assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4047809762)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 516400957) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4034193632)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 334776103) && (dual_port_ram_::w_data <= 4046975714)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 533743935) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 71717128) && (dual_port_ram_::w_data <= 3588520619)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 334776103) && (dual_port_ram_::w_data <= 3588520619)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 71717128) && (dual_port_ram_::w_data <= 3072202862)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2299985938) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1937068006) && (dual_port_ram_::w_data <= 3908586193)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1928356837)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 2293229073)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2691891264) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 71717128) && (dual_port_ram_::w_data <= 1679487432)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 1894744033)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1435954091)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2895372377) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2500385834) && (dual_port_ram_::w_data <= 3908586193)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2730891333) && (dual_port_ram_::w_data <= 4046975714)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12325) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1060861310)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3226844288) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3771244225)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4049)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 1725077453)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 4431)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 12280)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12325) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4486) && (dual_port_ram_::w_addr <= 8452)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 334776103) && (dual_port_ram_::w_data <= 1679487432)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 3218483839)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4100) && (dual_port_ram_::r_addr <= 8059)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1081465728) && (dual_port_ram_::w_data <= 2118782972)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 12256)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3045948523) && (dual_port_ram_::w_data <= 4042174177)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 717923669)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3072202862) && (dual_port_ram_::w_data <= 4046975714)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 13604)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10876) && (dual_port_ram_::r_addr <= 13646)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5746) && (dual_port_ram_::w_addr <= 8452)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13730) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5154) && (dual_port_ram_::r_addr <= 8059)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2895372377) && (dual_port_ram_::w_data <= 3591148716)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 13704)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3596751020) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13819) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 7926)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13961) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11129) && (dual_port_ram_::w_addr <= 13789)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2946) && (dual_port_ram_::w_addr <= 5694)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2769) && (dual_port_ram_::w_addr <= 5427)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 8071)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2926)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13621) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8083) && (dual_port_ram_::w_addr <= 10878)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 2506)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 2465)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13671) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1372629411) && (dual_port_ram_::w_data <= 2464432677)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 551337793)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7937) && (dual_port_ram_::r_addr <= 10680)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 2532) && (dual_port_ram_::r_addr <= 5154)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 2506) && (dual_port_ram_::r_addr <= 5137)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 2885213271)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 10761)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 739005784) && (dual_port_ram_::w_data <= 1450049964)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2750)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 1955) && (dual_port_ram_::r_addr <= 4137)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 11068)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1455060397) && (dual_port_ram_::w_data <= 2118782972)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14246) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 1871) && (dual_port_ram_::r_addr <= 3931)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2140539903)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4554)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 334776103) && (dual_port_ram_::w_data <= 1222606225)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 13830)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 9581)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12234) && (dual_port_ram_::w_addr <= 14220)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10275) && (dual_port_ram_::r_addr <= 12331)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 7204)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 1753) && (dual_port_ram_::r_addr <= 3513)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3318437003) && (dual_port_ram_::w_data <= 3806887621)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14442) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2730891333) && (dual_port_ram_::w_data <= 3588520619)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 2769082954)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12357) && (dual_port_ram_::r_addr <= 14349)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 6643)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 14349)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7326) && (dual_port_ram_::w_addr <= 9067)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6012) && (dual_port_ram_::r_addr <= 8059)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2783356491) && (dual_port_ram_::w_data <= 3314098315)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 10472)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1600573886) && (dual_port_ram_::w_data <= 2118782972)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3032575081) && (dual_port_ram_::w_data <= 3469985949)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 6268)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2155440640) && (dual_port_ram_::w_data <= 2732447301)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12662) && (dual_port_ram_::w_addr <= 14381)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12583) && (dual_port_ram_::r_addr <= 14380)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6320) && (dual_port_ram_::r_addr <= 8369)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10498) && (dual_port_ram_::r_addr <= 12387)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 10189)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 14380) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 1932)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 7307)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 14449) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11632) && (dual_port_ram_::w_addr <= 13357)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 14380) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 8979)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 13412)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 12532)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5746) && (dual_port_ram_::w_addr <= 7588)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2028)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 575125828) && (dual_port_ram_::w_data <= 1060861310)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1974)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 401096495)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 11544) && (dual_port_ram_::r_addr <= 13086)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8036) && (dual_port_ram_::w_addr <= 9823)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 5694)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6670) && (dual_port_ram_::w_addr <= 8452)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 1852)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3816274118) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1974)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3955) && (dual_port_ram_::r_addr <= 5979)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11632) && (dual_port_ram_::w_addr <= 13238)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9615) && (dual_port_ram_::w_addr <= 11750)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2091) && (dual_port_ram_::w_addr <= 3847)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3479427742) && (dual_port_ram_::w_data <= 3888363215)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4727) && (dual_port_ram_::w_addr <= 6394)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 8012)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 8934)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 1717)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2028) && (dual_port_ram_::w_addr <= 3781)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 14729) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 10181)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 415064881) && (dual_port_ram_::w_data <= 834365283)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 14795)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 14683) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 9837)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7258) && (dual_port_ram_::r_addr <= 9047)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2028) && (dual_port_ram_::w_addr <= 3759)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10249) && (dual_port_ram_::w_addr <= 12200)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 840473444) && (dual_port_ram_::w_data <= 1277780888)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12098) && (dual_port_ram_::w_addr <= 13551)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14847) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3803) && (dual_port_ram_::w_addr <= 5427)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12256) && (dual_port_ram_::w_addr <= 13643)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1725077453) && (dual_port_ram_::w_data <= 2118782972)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 12633)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3781) && (dual_port_ram_::w_addr <= 5366)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13367) && (dual_port_ram_::w_addr <= 14886)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14933) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 14999)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 2762) && (dual_port_ram_::r_addr <= 4137)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6985) && (dual_port_ram_::w_addr <= 8452)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14933) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1081465728) && (dual_port_ram_::w_data <= 1587168189)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5411) && (dual_port_ram_::w_addr <= 6969)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12234) && (dual_port_ram_::w_addr <= 13551)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1611) && (dual_port_ram_::w_addr <= 3202)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2640) && (dual_port_ram_::w_addr <= 4124)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 4694)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 2832) && (dual_port_ram_::r_addr <= 4137)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13452) && (dual_port_ram_::w_addr <= 14886)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 11998) && (dual_port_ram_::r_addr <= 13222)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14972) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 11568)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2613) && (dual_port_ram_::w_addr <= 4041)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 9073) && (dual_port_ram_::r_addr <= 10680)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5688) && (dual_port_ram_::w_addr <= 7116)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 1335)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 1335)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 6843)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8156) && (dual_port_ram_::w_addr <= 9439)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13676) && (dual_port_ram_::w_addr <= 15028)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 9891) && (dual_port_ram_::r_addr <= 11526)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 11568)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3905925329) && (dual_port_ram_::w_data <= 4283383038)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4170) && (dual_port_ram_::w_addr <= 5650)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15028) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 5240)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 14962)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 2638) && (dual_port_ram_::r_addr <= 3817)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 2573157938)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5699) && (dual_port_ram_::r_addr <= 7007)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 11172) && (dual_port_ram_::r_addr <= 12387)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2333306902) && (dual_port_ram_::w_data <= 2732447301)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1922727909) && (dual_port_ram_::w_data <= 2311040019)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 1909592547)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15051) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13144) && (dual_port_ram_::r_addr <= 14666)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6491) && (dual_port_ram_::r_addr <= 7839)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9160) && (dual_port_ram_::w_addr <= 10878)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15144) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 13671)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15144) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7860) && (dual_port_ram_::r_addr <= 9295)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2589375540) && (dual_port_ram_::w_data <= 3022563944)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6086) && (dual_port_ram_::w_addr <= 7456)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1581)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2511) && (dual_port_ram_::w_addr <= 3847)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 9712)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4081) && (dual_port_ram_::w_addr <= 5427)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1240) && (dual_port_ram_::w_addr <= 2557)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7153) && (dual_port_ram_::w_addr <= 8452)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 12068)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 9823)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13961) && (dual_port_ram_::w_addr <= 15071)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13258) && (dual_port_ram_::r_addr <= 14683)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1240) && (dual_port_ram_::w_addr <= 2613)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 5668)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 1453) && (dual_port_ram_::r_addr <= 2732)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13735) && (dual_port_ram_::r_addr <= 15031)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3548) && (dual_port_ram_::r_addr <= 5154)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 9823)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 6041)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 3545)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12177) && (dual_port_ram_::w_addr <= 13238)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1240) && (dual_port_ram_::w_addr <= 2480)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 15059) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6881) && (dual_port_ram_::w_addr <= 8131)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 6410)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 9352) && (dual_port_ram_::r_addr <= 10680)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9016) && (dual_port_ram_::w_addr <= 10476)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 3483)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 1453) && (dual_port_ram_::r_addr <= 2621)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 6350)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12589) && (dual_port_ram_::w_addr <= 13551)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7430) && (dual_port_ram_::w_addr <= 8452)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10358) && (dual_port_ram_::w_addr <= 11750)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1837140955) && (dual_port_ram_::w_data <= 2118782972)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6365) && (dual_port_ram_::r_addr <= 7511)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 11963)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7055) && (dual_port_ram_::r_addr <= 8369)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 9775) && (dual_port_ram_::r_addr <= 11108)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 1717) && (dual_port_ram_::r_addr <= 2790)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1299708314) && (dual_port_ram_::w_data <= 1711764428)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1136) && (dual_port_ram_::w_addr <= 2305)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3591) && (dual_port_ram_::w_addr <= 4760)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 14609)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 7588)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 9546)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 12804)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1136) && (dual_port_ram_::w_addr <= 2305)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 12234)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 9581)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4278) && (dual_port_ram_::w_addr <= 5366)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 9472)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9469) && (dual_port_ram_::w_addr <= 10878)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8373) && (dual_port_ram_::w_addr <= 9383)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 4257)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5286) && (dual_port_ram_::r_addr <= 6268)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 14526) && (dual_port_ram_::r_addr <= 15540)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2438265890) && (dual_port_ram_::w_data <= 2732447301)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 13388)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13961) && (dual_port_ram_::w_addr <= 14795)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 8362)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14142) && (dual_port_ram_::w_addr <= 15071)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5305) && (dual_port_ram_::w_addr <= 6394)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8967) && (dual_port_ram_::w_addr <= 10303)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 1819766744)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1899630562) && (dual_port_ram_::w_data <= 2671349310)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6320) && (dual_port_ram_::r_addr <= 7292)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13435) && (dual_port_ram_::r_addr <= 14497)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12838) && (dual_port_ram_::w_addr <= 13830)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10938) && (dual_port_ram_::w_addr <= 12200)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12435) && (dual_port_ram_::w_addr <= 13238)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5746) && (dual_port_ram_::w_addr <= 6670)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 9609) && (dual_port_ram_::r_addr <= 10680)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8688) && (dual_port_ram_::r_addr <= 9712)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9615) && (dual_port_ram_::w_addr <= 10911)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11007) && (dual_port_ram_::w_addr <= 12149)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 1803767255)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 5154)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3499) && (dual_port_ram_::w_addr <= 4531)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1136) && (dual_port_ram_::w_addr <= 2126)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4727) && (dual_port_ram_::w_addr <= 5694)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 8452)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1546321336) && (dual_port_ram_::w_data <= 2308860435)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13961) && (dual_port_ram_::w_addr <= 14730)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8219) && (dual_port_ram_::w_addr <= 8979)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7598) && (dual_port_ram_::r_addr <= 8663)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5746) && (dual_port_ram_::w_addr <= 6591)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5411) && (dual_port_ram_::w_addr <= 6394)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2167) && (dual_port_ram_::w_addr <= 3202)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8219) && (dual_port_ram_::w_addr <= 8934)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 7379)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1064) && (dual_port_ram_::w_addr <= 2028)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6491) && (dual_port_ram_::r_addr <= 7292)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1811424215) && (dual_port_ram_::w_data <= 2062501877)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 1690) && (dual_port_ram_::r_addr <= 2532)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 10974)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1186)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1186)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 5694)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14637) && (dual_port_ram_::w_addr <= 15483)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 7307)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7326) && (dual_port_ram_::w_addr <= 8191)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 2586) && (dual_port_ram_::r_addr <= 3328)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 11655) && (dual_port_ram_::r_addr <= 12387)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10674) && (dual_port_ram_::w_addr <= 11750)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 740) && (dual_port_ram_::r_addr <= 1609)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15508) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9408) && (dual_port_ram_::w_addr <= 10476)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9525) && (dual_port_ram_::w_addr <= 10628)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 789) && (dual_port_ram_::r_addr <= 1690)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1064)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 5597)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1064)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 11568)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11632) && (dual_port_ram_::w_addr <= 12556)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 5597)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14752) && (dual_port_ram_::w_addr <= 15538)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 11683) && (dual_port_ram_::r_addr <= 12387)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1186)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12556) && (dual_port_ram_::w_addr <= 13187)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 1064)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 8191)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8437) && (dual_port_ram_::w_addr <= 9067)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2091) && (dual_port_ram_::w_addr <= 2964)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3007) && (dual_port_ram_::w_addr <= 3847)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 987)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7364) && (dual_port_ram_::r_addr <= 8369)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8325) && (dual_port_ram_::w_addr <= 8979)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 10816)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 2428055585)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3883) && (dual_port_ram_::w_addr <= 4760)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 5234)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 8280)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1922727909) && (dual_port_ram_::w_data <= 2118782972)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14847) && (dual_port_ram_::w_addr <= 15611)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4554) && (dual_port_ram_::w_addr <= 5427)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3081) && (dual_port_ram_::w_addr <= 3865)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15577) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 9178)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2071693814) && (dual_port_ram_::w_data <= 2311040019)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 9775) && (dual_port_ram_::r_addr <= 10680)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12149) && (dual_port_ram_::w_addr <= 12848)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 9067)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 14124)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 11597)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3924) && (dual_port_ram_::w_addr <= 4760)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6699) && (dual_port_ram_::w_addr <= 7588)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11303) && (dual_port_ram_::w_addr <= 12113)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14933) && (dual_port_ram_::w_addr <= 15611)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 4694)) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10876) && (dual_port_ram_::r_addr <= 11657)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12904) && (dual_port_ram_::w_addr <= 13551)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14246) && (dual_port_ram_::w_addr <= 14886)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15679) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 3909)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10713) && (dual_port_ram_::w_addr <= 11568)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15679) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 7116)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1711764428) && (dual_port_ram_::w_data <= 1909592547)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2333306902) && (dual_port_ram_::w_data <= 2543570991)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 740)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3394) && (dual_port_ram_::r_addr <= 4137)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15679) && (dual_port_ram_::w_addr <= 16334)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5650) && (dual_port_ram_::w_addr <= 6394)) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2367267354) && (dual_port_ram_::w_data <= 2547900975)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12325) && (dual_port_ram_::w_addr <= 12848)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5034) && (dual_port_ram_::r_addr <= 5733)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10878) && (dual_port_ram_::w_addr <= 11750)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 710)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 12515)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 3046)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6617) && (dual_port_ram_::w_addr <= 7456)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11632) && (dual_port_ram_::w_addr <= 12424)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7819) && (dual_port_ram_::w_addr <= 8417)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 10674)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10081) && (dual_port_ram_::r_addr <= 10761)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 9199) && (dual_port_ram_::r_addr <= 9993)) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14442) && (dual_port_ram_::w_addr <= 14999)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 15560) && (dual_port_ram_::r_addr <= 16372)) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 2964)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 15028) && (dual_port_ram_::w_addr <= 15611)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 4979)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5767) && (dual_port_ram_::r_addr <= 6410)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5650) && (dual_port_ram_::w_addr <= 6282)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 14220)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8967) && (dual_port_ram_::w_addr <= 9727)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2547900975) && (dual_port_ram_::w_data <= 2732447301)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 1698942922)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 6843)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9016) && (dual_port_ram_::w_addr <= 9823)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9016) && (dual_port_ram_::w_addr <= 9823)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2554895920) && (dual_port_ram_::w_data <= 2732447301)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9823) && (dual_port_ram_::w_addr <= 10476)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7949) && (dual_port_ram_::w_addr <= 8452)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7153) && (dual_port_ram_::w_addr <= 7765)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3007) && (dual_port_ram_::w_addr <= 3545)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13961) && (dual_port_ram_::w_addr <= 14381)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 2333813782)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2311040019) && (dual_port_ram_::w_data <= 3050548331)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4170) && (dual_port_ram_::w_addr <= 4760)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 11244)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13238) && (dual_port_ram_::w_addr <= 13830)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3591) && (dual_port_ram_::w_addr <= 4124)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 13830)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3081) && (dual_port_ram_::w_addr <= 3545)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11689) && (dual_port_ram_::w_addr <= 12256)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 7934)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9160) && (dual_port_ram_::w_addr <= 9823)) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9160) && (dual_port_ram_::w_addr <= 9727)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6881) && (dual_port_ram_::w_addr <= 7456)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 11068)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11129) && (dual_port_ram_::w_addr <= 11632)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2695) && (dual_port_ram_::w_addr <= 3046)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 2646)) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1423484329) && (dual_port_ram_::w_data <= 2084875768)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2428055585)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2097015289) && (dual_port_ram_::r_data <= 2428055585)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2097015289) && (dual_port_ram_::r_data <= 2263846925)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 541580608) && (dual_port_ram_::r_data <= 1348031392)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 541580608) && (dual_port_ram_::r_data <= 954717041) ##2 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 541580608) && (dual_port_ram_::r_data <= 954717041) ##2 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8979) && (dual_port_ram_::w_addr <= 16327) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8231) && (dual_port_ram_::w_addr <= 16327) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 954717041) && (dual_port_ram_::r_data <= 1348031392)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 541580608)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 534) && (dual_port_ram_::r_addr <= 4549) && (dual_port_ram_::r_data == 3703252153) ##4 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 6312) ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 13062) ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 541580608)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3072202862) ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 954717041) && (dual_port_ram_::r_data <= 1348031392)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::r_data >= 2097015289) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 !dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_addr >= 13062) && (dual_port_ram_::r_addr <= 14285) ##2 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_addr >= 13766) && (dual_port_ram_::w_addr <= 13819) ##3 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 !dual_port_ram_::w_ena ##3 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 (dual_port_ram_::r_addr >= 4572) && (dual_port_ram_::r_addr <= 7204) ##3 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 (dual_port_ram_::w_addr >= 4505) && (dual_port_ram_::w_addr <= 11244) ##3 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 (dual_port_ram_::w_data >= 3617619119) && (dual_port_ram_::w_data <= 4046975714) ##3 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##4 (dual_port_ram_::w_data >= 2878064215) && (dual_port_ram_::w_data <= 2957789792)) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##3 (dual_port_ram_::w_addr >= 4505) && (dual_port_ram_::w_addr <= 14762) ##1 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) && (dual_port_ram_::w_data >= 71717128) && (dual_port_ram_::w_data <= 1679487432) ##4 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 (dual_port_ram_::w_data >= 71717128) && (dual_port_ram_::w_data <= 2957789792) ##2 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 (dual_port_ram_::w_addr >= 12515) && (dual_port_ram_::w_addr <= 15256) ##2 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 541580608)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3975625433) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 541580608) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 541580608) ##2 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8934) && (dual_port_ram_::w_addr <= 12804) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) && (dual_port_ram_::w_data >= 71717128) && (dual_port_ram_::w_data <= 1679487432) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 (dual_port_ram_::w_data >= 71717128) && (dual_port_ram_::w_data <= 2957789792)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 (dual_port_ram_::w_data >= 3617619119) && (dual_port_ram_::w_data <= 4046975714) ##1 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 (dual_port_ram_::w_addr >= 4505) && (dual_port_ram_::w_addr <= 11244) ##1 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 (dual_port_ram_::r_addr >= 4572) && (dual_port_ram_::r_addr <= 7204) ##1 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10647) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5090) && (dual_port_ram_::r_addr <= 10454) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 91) && (dual_port_ram_::r_addr <= 8360) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 541580608) ##2 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 541580608)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 7292) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13548) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8071) && (dual_port_ram_::w_addr <= 12098) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10974) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8157) && (dual_port_ram_::w_addr <= 12149) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 7926) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12838) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3931) && (dual_port_ram_::r_addr <= 7436) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8108) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4122) && (dual_port_ram_::r_addr <= 8215) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 6312)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##1 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14334)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14263)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12685)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12515)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14856)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5570) && (dual_port_ram_::w_addr <= 10938) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 7829)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10808)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 11244)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 12662)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2730891333)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14063) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 1023)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11267)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14063)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 6699)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 6733)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 7204)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13735)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13603)) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 8360) && dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10015) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4854) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5305) && (dual_port_ram_::w_addr <= 10718) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 5979) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 4553) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 10081) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 2883) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 8157) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 5505) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14285) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11963) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11447) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 10443) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 10329) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 9703) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2450562596) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 4757) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 12765) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 10443) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 3461) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 8360) ##1 (dual_port_ram_::r_data == 2428055585) ##1 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 7858) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 8036) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 8285) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 9176) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10359) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 7373) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12599) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12803) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 15782) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 8360) ##2 !dual_port_ram_::r_ena) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 1877314527) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena && (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 8360) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12848) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 8749) ##4 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 1829) ##1 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 8360) ##2 !dual_port_ram_::w_ena) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6881) && (dual_port_ram_::w_addr <= 10181) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6969) && (dual_port_ram_::w_addr <= 10277) ##2 (dual_port_ram_::r_addr == 8360) ##2 true) |-> (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 84) && (dual_port_ram_::w_addr <= 4394) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 84) && (dual_port_ram_::w_addr <= 5508) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 84) && (dual_port_ram_::w_addr <= 5597) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 84) && (dual_port_ram_::w_addr <= 4394) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 84) && (dual_port_ram_::w_addr <= 5508) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 84) && (dual_port_ram_::w_addr <= 5597) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1963) && (dual_port_ram_::w_addr <= 4624) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11713) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11689) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8362) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8417) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10974) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11007) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10878) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10626) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11267) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 1222606225) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041) ##2 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 (dual_port_ram_::r_data == 0)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14334) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 7147264) && (dual_port_ram_::w_data <= 1982421996) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 7147264) && (dual_port_ram_::w_data <= 2180658691) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8344) ##1 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 7385) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8108) ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13102) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 4170) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_data >= 2106629115) && (dual_port_ram_::w_data <= 2471170598) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_addr >= 3457) && (dual_port_ram_::w_addr <= 4624) ##1 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7588) && (dual_port_ram_::w_addr <= 11750) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2106629115) ##4 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 dual_port_ram_::w_ena ##1 dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13766) ##4 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 !dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_addr >= 1963) && (dual_port_ram_::w_addr <= 13766) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 534) && (dual_port_ram_::r_addr <= 13062) && (dual_port_ram_::r_data == 3703252153) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_data >= 2106629115) && (dual_port_ram_::w_data <= 3580936362) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_data >= 3072202862) && (dual_port_ram_::w_data <= 3975625433) ##2 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 4549) ##4 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 13819) ##2 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_data == 3703252153) ##1 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 !dual_port_ram_::r_ena ##1 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_addr >= 13062) && (dual_port_ram_::r_addr <= 14285) ##1 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 534) && (dual_port_ram_::r_addr <= 4549) && (dual_port_ram_::r_data == 3703252153) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 dual_port_ram_::w_ena ##2 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13291) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9870) ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1928356837) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13551) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##4 (dual_port_ram_::w_data >= 116389645) && (dual_port_ram_::w_data <= 3072202862)) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7588) && (dual_port_ram_::w_addr <= 11750) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1813331928) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289)) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 !dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 !dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 6699) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2730891333) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5597) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12685) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 (dual_port_ram_::r_data == 2248036875) ##2 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5518) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1277780888) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8138) && (dual_port_ram_::r_addr <= 12105) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8360) && (dual_port_ram_::r_addr <= 12357) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10626) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8360) && (dual_port_ram_::r_addr <= 12357) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10761) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8138) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10680) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3580936362) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_addr >= 1963) && (dual_port_ram_::w_addr <= 4624) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 7147264) && (dual_port_ram_::w_data <= 1982421996) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 7147264) && (dual_port_ram_::w_data <= 2180658691) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925) ##2 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11267) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 1222606225) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041) ##2 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2173416451) ##4 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 (dual_port_ram_::r_data == 0)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14334) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5286) && (dual_port_ram_::r_addr <= 10729) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12685)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2730891333)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 6699)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041) ##1 true) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925) ##1 true) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957) ##1 true) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 !dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##2 (dual_port_ram_::r_addr == 740) ##2 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 !dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##2 dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 !dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7436) && (dual_port_ram_::r_addr <= 10594) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 (dual_port_ram_::r_addr == 13388) ##3 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 (dual_port_ram_::r_data == 0)) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##2 true) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##3 dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##3 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13735) ##4 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143) ##4 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289) ##4 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3588520619) ##4 true) |-> (dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_data >= 3975625433) && (dual_port_ram_::w_data <= 4198153460) ##2 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::r_addr >= 4549) && (dual_port_ram_::r_addr <= 12662) ##3 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 13766) ##3 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 7385) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8360) && (dual_port_ram_::r_addr <= 12357) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3588520619)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13735)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3545) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925) ##3 true) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12128) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8108) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10525) && (dual_port_ram_::r_addr <= 13456) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3883) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1411616168) && (dual_port_ram_::w_data <= 2140539903) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_data >= 2106629115) && (dual_port_ram_::w_data <= 2471170598) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3580936362) ##4 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##4 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_addr >= 1963) && (dual_port_ram_::w_addr <= 13766) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_addr >= 3457) && (dual_port_ram_::w_addr <= 4624) ##1 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_data >= 2106629115) && (dual_port_ram_::w_data <= 3580936362) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_data >= 3072202862) && (dual_port_ram_::w_data <= 3975625433) ##2 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 dual_port_ram_::w_ena ##1 dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 534) && (dual_port_ram_::r_addr <= 13062) && (dual_port_ram_::r_data == 3703252153) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13766) ##4 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##4 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7436) && (dual_port_ram_::r_addr <= 10594) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2106629115) ##4 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 4549) ##4 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2730891333)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041) ##1 true) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 13819) ##2 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12685)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 !dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 6699)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 dual_port_ram_::w_ena ##2 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925) ##1 true) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##2 true) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957) ##1 true) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1887562209) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##2 dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##2 (dual_port_ram_::r_addr == 740) ##2 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 !dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 (dual_port_ram_::r_data == 0)) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 !dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 !dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 (dual_port_ram_::r_addr == 13388) ##3 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143) ##4 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##3 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13735) ##4 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289) ##4 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392) ##4 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3588520619) ##4 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##3 dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 7436) && (dual_port_ram_::r_addr <= 10594) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##2 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10525) && (dual_port_ram_::r_addr <= 13456) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12128) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9870) ##3 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_data == 2248036875) ##4 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14334) ##4 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 (dual_port_ram_::r_data == 0) ##3 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11267) ##4 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 !dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925) ##3 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 1222606225) ##4 true) |-> (dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9870) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11267) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 1222606225) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 !dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 (dual_port_ram_::r_data == 0) ##2 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14334) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5286) && (dual_port_ram_::r_addr <= 10729) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1937068006) && (dual_port_ram_::w_data <= 3908586193) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2394604573) && (dual_port_ram_::w_data <= 3908586193) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##4 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::w_ena ##1 dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 13819) ##2 dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3580936362) ##4 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_data >= 3072202862) && (dual_port_ram_::w_data <= 3975625433) ##2 dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##4 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 14285) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3975625433) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_data >= 2106629115) && (dual_port_ram_::w_data <= 2471170598) ##2 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_data >= 2097015289) && (dual_port_ram_::r_data <= 3703252153) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 13819) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_data >= 3580936362) && (dual_port_ram_::w_data <= 3975625433) ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 534) && (dual_port_ram_::r_addr <= 4549) && (dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && dual_port_ram_::w_ena ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 !dual_port_ram_::r_ena ##2 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 !dual_port_ram_::r_ena ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_addr >= 13766) && (dual_port_ram_::w_addr <= 13819) ##2 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 7385) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8417) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4100) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11007) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 1679487432) ##4 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##4 !dual_port_ram_::w_ena) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##4 dual_port_ram_::r_ena) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 71717128) ##4 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) && dual_port_ram_::w_ena ##4 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 (dual_port_ram_::r_data == 0) ##3 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 7829) ##4 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12515) ##4 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14063) ##4 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 1023) ##4 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9870) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11267) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 !dual_port_ram_::r_ena) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 dual_port_ram_::w_ena) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14334) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 !dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##3 !dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 1222606225) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 (dual_port_ram_::r_data == 0) ##2 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##1 dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3588520619)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13735)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 13819) ##2 dual_port_ram_::w_ena) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_data >= 3072202862) && (dual_port_ram_::w_data <= 3975625433) ##2 dual_port_ram_::w_ena) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 14285) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3975625433) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 13819) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_data >= 3580936362) && (dual_port_ram_::w_data <= 3975625433) ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::w_ena ##1 dual_port_ram_::r_ena) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_data >= 2097015289) && (dual_port_ram_::r_data <= 3703252153) ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3580936362) ##4 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 !dual_port_ram_::r_ena ##2 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289) ##2 true) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 !dual_port_ram_::r_ena ##1 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && dual_port_ram_::w_ena ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_data >= 2106629115) && (dual_port_ram_::w_data <= 2471170598) ##2 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2394604573) && (dual_port_ram_::w_data <= 3908586193) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##4 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##4 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1411616168) && (dual_port_ram_::w_data <= 2140539903) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 534) && (dual_port_ram_::r_addr <= 4549) && (dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_addr >= 13766) && (dual_port_ram_::w_addr <= 13819) ##2 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8108) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1937068006) && (dual_port_ram_::w_data <= 3908586193) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5411) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11807) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1887562209) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8360) && (dual_port_ram_::r_addr <= 12357) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3588520619) ##4 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143) ##4 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 (dual_port_ram_::r_data == 0)) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 !dual_port_ram_::r_ena) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##4 !dual_port_ram_::w_ena) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##2 dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041) ##4 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13735) ##4 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##2 (dual_port_ram_::r_addr == 740) ##2 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 (dual_port_ram_::r_addr == 13388) ##3 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##3 dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 !dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588) ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 0) && (dual_port_ram_::r_data <= 2428055585) && (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041) ##2 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13388) && (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 334776103) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 dual_port_ram_::r_ena) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 (dual_port_ram_::r_data == 0)) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14263) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5427) && (dual_port_ram_::w_addr <= 10878) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2729543237) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11007) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1725077453) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##2 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 7385) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1803705815) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1683484104) && (dual_port_ram_::w_data <= 1909592547) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10109) && (dual_port_ram_::r_addr <= 12128) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 71717128) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 1023) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8360) && (dual_port_ram_::r_addr <= 12357) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) && dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8360) && (dual_port_ram_::r_addr <= 12325) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12515) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 !dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 7829) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##3 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 (dual_port_ram_::r_data == 0) ##1 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14063) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##1 dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2428055585) ##2 (dual_port_ram_::r_data == 2428055585)) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 1679487432) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4100) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 9609) && (dual_port_ram_::r_addr <= 11092) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 18682626) && (dual_port_ram_::w_data <= 1501749683) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12381) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1435954091) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1937068006) && (dual_port_ram_::w_data <= 3908586193) ##2 (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##1 (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1922727909) && (dual_port_ram_::w_data <= 2311040019) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 !dual_port_ram_::r_ena && (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##1 (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2173416451) && (dual_port_ram_::w_data <= 2801589837) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 !dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##1 (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2500385834) && (dual_port_ram_::w_data <= 3908586193) ##2 (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041) ##2 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2155440640) && (dual_port_ram_::w_data <= 2871029846) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##2 (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 (dual_port_ram_::r_data == 0) ##2 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14263) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13388) && (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 334776103) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##3 !dual_port_ram_::r_ena) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3975625433) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5411) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13819) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14285) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##2 (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##2 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9870) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2333813782) && (dual_port_ram_::w_data <= 2929618013) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2372197914) && (dual_port_ram_::w_data <= 2769082954) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1837140955) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7466) && (dual_port_ram_::w_addr <= 10476) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3771244225) ##2 (dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2725137476) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7588) && (dual_port_ram_::w_addr <= 11750) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5427) && (dual_port_ram_::w_addr <= 10878) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8108) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7606) && (dual_port_ram_::w_addr <= 11750) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2730891333)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12685)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 6699)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8417) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##1 true) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3588520619)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13735)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878) ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##2 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##2 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##3 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1887562209) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1411616168) && (dual_port_ram_::w_data <= 2140539903) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##3 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##2 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2155440640) && (dual_port_ram_::w_data <= 2869000278) ##1 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193) ##4 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3616) && (dual_port_ram_::w_addr <= 7098) ##1 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3580936362) && (dual_port_ram_::w_data <= 3975625433) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##1 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3580936362) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena && (dual_port_ram_::r_data == 3703252153) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2471170598) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##4 !dual_port_ram_::r_ena) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13062) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 4624) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3580936362) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##4 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_data == 0) ##2 true) |-> (dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##1 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10525) && (dual_port_ram_::r_addr <= 13456) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10736) && (dual_port_ram_::w_addr <= 13766) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9870) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4170) && (dual_port_ram_::w_addr <= 5650) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##2 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3781) && (dual_port_ram_::w_addr <= 5366) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3955) && (dual_port_ram_::r_addr <= 7475) && (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4486) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12838) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4380) && (dual_port_ram_::r_addr <= 8293) && (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12128) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4554) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##3 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2946) && (dual_port_ram_::w_addr <= 5694) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4666) && (dual_port_ram_::w_addr <= 8979) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4666) && (dual_port_ram_::w_addr <= 8979) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5154) && (dual_port_ram_::r_addr <= 10720) ##1 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11007) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10974) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) && (dual_port_ram_::w_addr >= 8417) && (dual_port_ram_::w_addr <= 16327) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5411) ##1 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##2 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##1 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2946) && (dual_port_ram_::w_addr <= 5694) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena && (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5411) ##1 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) && (dual_port_ram_::w_addr >= 11129) && (dual_port_ram_::w_addr <= 16327) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4292) && (dual_port_ram_::r_addr <= 8369) ##1 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##1 (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 6643) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2097015289) && (dual_port_ram_::r_data <= 2263846925) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##2 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) && (dual_port_ram_::w_data >= 1546321336) && (dual_port_ram_::w_data <= 2814570575) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 14025) ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 10736) ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_data >= 1957934057) && (dual_port_ram_::w_data <= 3072202862) ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) && (dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16327) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8285) && (dual_port_ram_::r_addr <= 16364) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10720) && (dual_port_ram_::r_addr <= 16364) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2732447301) ##2 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8199) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##4 (dual_port_ram_::w_addr >= 3457) && (dual_port_ram_::w_addr <= 11052)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##4 dual_port_ram_::r_ena) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3781) && (dual_port_ram_::w_addr <= 5366) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##2 (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 14285) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && dual_port_ram_::w_ena ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_data >= 1957934057) && (dual_port_ram_::w_data <= 3975625433) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 13819) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 789) && (dual_port_ram_::r_addr <= 1609) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4170) && (dual_port_ram_::w_addr <= 5650) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13588) && (dual_port_ram_::r_addr <= 16364) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12765) && (dual_port_ram_::r_addr <= 16364) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data == 2428055585) ##2 true) |-> (dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 !dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 7292) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 (dual_port_ram_::w_data >= 4096230120) && (dual_port_ram_::w_data <= 4198153460)) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 0) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 (dual_port_ram_::w_data >= 3847752394) && (dual_port_ram_::w_data <= 4096230120)) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3743) && (dual_port_ram_::r_addr <= 4549) && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 3554761895) && (dual_port_ram_::w_data <= 3975625433) ##2 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_addr >= 13766) && (dual_port_ram_::w_addr <= 13819) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8417) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 0) && (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 0) && (dual_port_ram_::r_data <= 541580608) && (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8417) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8362) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 6312) ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 13062) ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 13062) && (dual_port_ram_::r_addr <= 14285) ##2 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_data >= 1957934057) && (dual_port_ram_::w_data <= 2471170598) ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::r_data == 0) ##1 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 9047) && (dual_port_ram_::r_addr <= 12662) ##2 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 3072202862) && (dual_port_ram_::w_data <= 3554761895) ##2 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 8437) ##2 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 2539830830) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5597) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_addr >= 3591) && (dual_port_ram_::w_addr <= 4624) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_data >= 0) && (dual_port_ram_::r_data <= 2097015289) ##2 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5411) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5518) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##4 (dual_port_ram_::w_addr >= 3457) && (dual_port_ram_::w_addr <= 7949)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_data >= 1957934057) && (dual_port_ram_::w_data <= 3072202862) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_addr >= 8437) && (dual_port_ram_::w_addr <= 13819) ##3 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 534) && (dual_port_ram_::r_addr <= 4549) && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 !dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 (dual_port_ram_::w_addr >= 3457) && (dual_port_ram_::w_addr <= 6312) ##1 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 16015) ##1 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 954717041) && (dual_port_ram_::r_data <= 1348031392) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##4 (dual_port_ram_::r_addr >= 8478) && (dual_port_ram_::r_addr <= 10081)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644) ##1 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10808) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5427) && (dual_port_ram_::w_addr <= 10816) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##2 (dual_port_ram_::r_addr >= 5391) && (dual_port_ram_::r_addr <= 14813) ##2 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##3 (dual_port_ram_::r_addr >= 12765) && (dual_port_ram_::r_addr <= 15772) ##1 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##3 (dual_port_ram_::w_addr >= 5503) && (dual_port_ram_::w_addr <= 8749) ##1 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##2 (dual_port_ram_::w_addr >= 1886) && (dual_port_ram_::w_addr <= 2905) ##2 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##1 (dual_port_ram_::w_addr >= 12504) && (dual_port_ram_::w_addr <= 14334) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##3 dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) && (dual_port_ram_::w_data >= 2730891333) && (dual_port_ram_::w_data <= 3397838485) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##1 (dual_port_ram_::r_addr >= 3724) && (dual_port_ram_::r_addr <= 11267) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##3 (dual_port_ram_::w_data >= 1024398714) && (dual_port_ram_::w_data <= 1106515331) ##1 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##2 (dual_port_ram_::w_data >= 1549510072) && (dual_port_ram_::w_data <= 3064575085) ##2 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10938) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3545) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13766) && (dual_port_ram_::w_addr <= 13819) ##2 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_data == 0) ##2 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2539830830) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 !dual_port_ram_::r_ena ##1 dual_port_ram_::r_ena) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 3743) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2106629115) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 4549) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3975625433) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 3591) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13766) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13819) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3803) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14285) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3554761895)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 9047) && (dual_port_ram_::r_addr <= 13062)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_data >= 2106629115) && (dual_port_ram_::w_data <= 2539830830) ##2 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 9047) && (dual_port_ram_::r_addr <= 14285) ##1 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 !dual_port_ram_::w_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 4624) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_addr >= 3591) && (dual_port_ram_::w_addr <= 13819) ##2 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 3591) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 4124) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2539830830) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2471170598) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 !dual_port_ram_::w_ena ##2 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 14285) ##1 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3975625433) ##1 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_data == 0) ##2 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3743) && (dual_port_ram_::r_addr <= 14285) && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 !dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 3743) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13062) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 9047) && (dual_port_ram_::r_addr <= 13062) ##1 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3554761895) ##1 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 8437) ##1 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::r_data >= 0) && (dual_port_ram_::r_data <= 2097015289)) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5570) && (dual_port_ram_::w_addr <= 10938) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3883) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3975625433) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5570) && (dual_port_ram_::w_addr <= 10938) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4170) && (dual_port_ram_::w_addr <= 8052) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 3554761895) && (dual_port_ram_::w_data <= 3975625433) ##3 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##4 (dual_port_ram_::r_addr >= 6576) && (dual_port_ram_::r_addr <= 7808)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 13062) && (dual_port_ram_::r_addr <= 14285) ##3 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##4 !dual_port_ram_::w_ena) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_data >= 3580936362) && (dual_port_ram_::w_data <= 3975625433) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 !dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##4 (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 7949)) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 6312) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_addr >= 1963) && (dual_port_ram_::w_addr <= 3591) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 13062) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data == 2987756644) ##3 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1411616168) && (dual_port_ram_::w_data <= 2140539903) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 13062) ##1 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::r_addr >= 14025) && (dual_port_ram_::r_addr <= 14285) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3743) && (dual_port_ram_::r_addr <= 4549) && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_addr >= 13766) && (dual_port_ram_::w_addr <= 13819) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 (dual_port_ram_::w_data >= 4096230120) && (dual_port_ram_::w_data <= 4198153460) ##1 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_data >= 1957934057) && (dual_port_ram_::w_data <= 2471170598) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 1963) && (dual_port_ram_::w_addr <= 4624) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 !dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 (dual_port_ram_::w_addr >= 3457) && (dual_port_ram_::w_addr <= 4624) ##1 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3072202862) ##1 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::w_addr >= 10736) && (dual_port_ram_::w_addr <= 13819) ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##4 (dual_port_ram_::w_data >= 116389645) && (dual_port_ram_::w_data <= 3072202862)) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 2106629115) && (dual_port_ram_::w_data <= 2471170598) ##3 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3580936362) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 0) && (dual_port_ram_::r_data <= 3491453088) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14039) && (dual_port_ram_::w_addr <= 16327) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##2 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2305) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 3580936362) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) && (dual_port_ram_::w_addr >= 1963) && (dual_port_ram_::w_addr <= 4624) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1879319008) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 13766) ##3 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::w_data >= 3975625433) && (dual_port_ram_::w_data <= 4198153460) ##2 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 (dual_port_ram_::r_addr >= 4549) && (dual_port_ram_::r_addr <= 12662) ##3 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) && dual_port_ram_::w_ena ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2730891333) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##4 dual_port_ram_::r_ena) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##1 !dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12685) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14856) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3397838485) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##4 !dual_port_ram_::w_ena) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13603) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 6699) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> dual_port_ram_::w_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 954717041) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 112818957) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 3580936362) && (dual_port_ram_::w_data <= 3975625433) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2155440640) && (dual_port_ram_::w_data <= 2869000278) ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##1 dual_port_ram_::w_ena ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6450) && (dual_port_ram_::w_addr <= 10044) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##3 !dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925) ##2 !dual_port_ram_::r_ena ##2 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1411616168) && (dual_port_ram_::w_data <= 2140539903) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4826) && (dual_port_ram_::w_addr <= 7456) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1894744033) && (dual_port_ram_::w_data <= 2372773402) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8199) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_addr >= 3591) && (dual_port_ram_::w_addr <= 4624) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 dual_port_ram_::r_ena ##1 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 2539830830) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 3072202862) && (dual_port_ram_::w_data <= 3554761895) ##1 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 13062)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_data >= 3072202862) && (dual_port_ram_::w_data <= 3554761895)) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13062) && (dual_port_ram_::r_addr <= 14285) && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_data >= 2471170598) && (dual_port_ram_::w_data <= 2539830830) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 13062) ##1 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) && (dual_port_ram_::w_addr >= 3591) && (dual_port_ram_::w_addr <= 4624) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 (dual_port_ram_::r_data == 0)) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::w_addr >= 4624) && (dual_port_ram_::w_addr <= 6312) ##1 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13062) && (dual_port_ram_::r_addr <= 14285) && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14285) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 !dual_port_ram_::w_ena ##2 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 3743) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 !dual_port_ram_::w_ena ##3 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2539830830) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3580936362) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3975625433) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 (dual_port_ram_::r_data == 0) ##3 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 3591) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13819) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13744) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1894744033) && (dual_port_ram_::w_data <= 2372773402) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 4624) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 4549) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2106629115) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13766) ##4 true) |-> (dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13062) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 !dual_port_ram_::r_ena ##1 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##3 (dual_port_ram_::r_data == 3703252153) ##1 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena && (dual_port_ram_::r_data == 3703252153) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##4 !dual_port_ram_::r_ena) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2471170598) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 534) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1528245686) && (dual_port_ram_::w_data <= 2670943294) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##1 dual_port_ram_::r_ena ##3 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3580936362) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 1963) ##4 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3703252153) ##2 (dual_port_ram_::r_data == 0) ##2 true) |-> (dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4666) && (dual_port_ram_::w_addr <= 8979) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6012) && (dual_port_ram_::r_addr <= 8059) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::w_addr >= 11463) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1860815325) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1558094265) && (dual_port_ram_::w_data <= 2308860435) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 3743) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2539830830) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 240138012) && (dual_port_ram_::w_data <= 2173416451) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 3743) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1860815325) && (dual_port_ram_::w_data <= 2670943294) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 13830) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13062) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::w_addr >= 9690) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::w_addr >= 11568) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::w_addr >= 11329) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1683484104) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 !dual_port_ram_::w_ena) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 3591) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 3491453088) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2539830830) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 3591) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 4624) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2471170598) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10761) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 14124) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5570) && (dual_port_ram_::w_addr <= 10938) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::w_addr >= 8784) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13819) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena && (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 4624) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13062) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14285) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3975625433) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 13819) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 !dual_port_ram_::w_ena ##1 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2471170598) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 14285) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3975625433) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8293) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8199) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::w_addr >= 8967) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::w_addr >= 11950) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 14381) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 dual_port_ram_::w_ena) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1928356837) && (dual_port_ram_::w_data <= 2280065039) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1411616168) && (dual_port_ram_::w_data <= 2140539903) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2140539903) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##2 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##4 (dual_port_ram_::r_data == 3703252153)) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_addr >= 18) && (dual_port_ram_::r_addr <= 4122) ##1 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data == 3703252153) ##1 dual_port_ram_::w_ena ##1 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 0) && (dual_port_ram_::r_data <= 2428055585) && (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data == 3703252153) ##2 !dual_port_ram_::r_ena) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::w_data >= 2180658691) && (dual_port_ram_::w_data <= 4283383038) ##1 (dual_port_ram_::r_data == 3703252153) ##2 true) |-> (dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##1 !dual_port_ram_::r_ena ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##2 true) |-> dual_port_ram_::r_ena);
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5694) && (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1455060397) && (dual_port_ram_::w_data <= 2030472178)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8157) && (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2606206518) && (dual_port_ram_::w_data <= 3147736695)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7588) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7721) ##1 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##3 true) |-> (dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1992710125) && (dual_port_ram_::w_data <= 2494016041)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1442784171) && (dual_port_ram_::w_data <= 1984638956)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2090455033) && (dual_port_ram_::w_data <= 2613965367)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12838) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10974) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1222606225) && (dual_port_ram_::w_data <= 1679487432)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1222606225) && (dual_port_ram_::w_data <= 1679487432)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2621725240) && (dual_port_ram_::w_data <= 3038920810)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 71717128) && (dual_port_ram_::w_data <= 334776103)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2730891333) && (dual_port_ram_::w_data <= 3072202862)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data >= 3491453088) && (dual_port_ram_::r_data <= 3703252153) ##1 true) |-> (dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2401039902) && (dual_port_ram_::w_data <= 2671349310)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2031192562) && (dual_port_ram_::w_data <= 2311040019)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2333306902) && (dual_port_ram_::w_data <= 2597813301)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1908484579) && (dual_port_ram_::w_data <= 2155440640)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2173416451) && (dual_port_ram_::w_data <= 2394604573)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1732671950) && (dual_port_ram_::w_data <= 1902895074)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2691891264) && (dual_port_ram_::w_data <= 2885213271)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 325612326) && (dual_port_ram_::w_data <= 4283383038) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1928356837) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1435954091) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2372197914) && (dual_port_ram_::w_data <= 4283383038) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1609217471) && (dual_port_ram_::w_data <= 1679487432)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2738390598) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11713) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11781) && (dual_port_ram_::w_addr <= 16334) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10878) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##4 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##3 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) ##2 true) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10878) && (dual_port_ram_::w_addr <= 16334) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1698942922) && (dual_port_ram_::w_data <= 2871029846) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1501749683) && (dual_port_ram_::w_data <= 2738390598) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14263) && (dual_port_ram_::w_addr <= 14334)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8888) && (dual_port_ram_::r_addr <= 12694) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5286) && (dual_port_ram_::r_addr <= 10729) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5411) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5979) && (dual_port_ram_::r_addr <= 10715) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8166) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6699) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11807) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2372197914) && (dual_port_ram_::w_data <= 3126868084) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 11267) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 0) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5234) && (dual_port_ram_::r_addr <= 10715) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5411) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 14263) && (dual_port_ram_::w_addr <= 14334)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1900411362) && (dual_port_ram_::w_data <= 2671349310) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2155440640) && (dual_port_ram_::w_data <= 2871029846) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 5195) && (dual_port_ram_::r_addr <= 10680) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && dual_port_ram_::w_ena) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 12515) && (dual_port_ram_::w_addr <= 14856)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6699) && (dual_port_ram_::r_addr <= 6733)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1786554836) && (dual_port_ram_::w_data <= 2476982311) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10525) && (dual_port_ram_::r_addr <= 13456) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11632) && (dual_port_ram_::w_addr <= 13238) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 325612326) && (dual_port_ram_::w_data <= 4283383038) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 1411616168) && (dual_port_ram_::w_data <= 2140539903) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8108) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 10808)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13388) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8360) && (dual_port_ram_::r_addr <= 12357) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12149) && (dual_port_ram_::w_addr <= 13238) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 8498) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10907) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11807) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 11267) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) (dual_port_ram_::w_ena ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13388)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 1023) && (dual_port_ram_::r_addr <= 6733) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 14263) && (dual_port_ram_::w_addr <= 14856)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13603) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7606) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12377) && (dual_port_ram_::w_addr <= 13238) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 11244)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12662) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3865030860) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 10143) && (dual_port_ram_::w_addr <= 10808)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 12515) && (dual_port_ram_::w_addr <= 12685)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13587) && (dual_port_ram_::w_addr <= 16334) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 7829)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7529) && (dual_port_ram_::w_addr <= 10515) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10878) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11713) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8166) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3803) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7529) && (dual_port_ram_::w_addr <= 11691) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5427) && (dual_port_ram_::w_addr <= 10816) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 12685) && (dual_port_ram_::w_addr <= 14856)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13388) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8369) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14334)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 6312)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 1023)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14856)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10808)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12515)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 12662)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 12721) && (dual_port_ram_::w_addr <= 13238) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11267)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 7829)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12685)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14263)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8202) && (dual_port_ram_::r_addr <= 11769) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7529) && (dual_port_ram_::w_addr <= 10515) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7529) && (dual_port_ram_::w_addr <= 11691) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::w_ena ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10576) && (dual_port_ram_::w_addr <= 13551) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8166) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8360) && (dual_port_ram_::r_addr <= 12357) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 2248036875) && (dual_port_ram_::r_data <= 2263846925)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6699) && (dual_port_ram_::r_addr <= 7204) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 10143) && (dual_port_ram_::w_addr <= 11244)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 14263) && (dual_port_ram_::w_addr <= 14856)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 13603) && (dual_port_ram_::r_addr <= 14063) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 13388)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2264619533) && (dual_port_ram_::w_data <= 2476982311) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2450562596) && (dual_port_ram_::w_data <= 2556054064) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9870) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7492) && (dual_port_ram_::w_addr <= 10515) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 11713) && (dual_port_ram_::w_addr <= 16334) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 7292) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 4246) && (dual_port_ram_::r_addr <= 8298) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8059) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3803) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3803) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5411) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8362) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 3929) && (dual_port_ram_::r_addr <= 7292) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 6699) && (dual_port_ram_::r_addr <= 6733) && (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 10808) && (dual_port_ram_::w_addr <= 11244)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10515) && (dual_port_ram_::w_addr <= 13551) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644) && (dual_port_ram_::w_addr >= 6312) && (dual_port_ram_::w_addr <= 7829)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 13273) && (dual_port_ram_::w_addr <= 16334) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2248036875)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12381) && (dual_port_ram_::r_addr <= 16372) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5427) && (dual_port_ram_::w_addr <= 10816) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 9870) && (dual_port_ram_::w_addr <= 13238) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 10576) && (dual_port_ram_::w_addr <= 13551) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 5427) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3220) && (dual_port_ram_::w_addr <= 6394) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 5449) && (dual_port_ram_::w_addr <= 10878) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 2417) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3847) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 12662)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 11244)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 12685)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2263846925)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 2097015289)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14263)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 7204)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14334)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 3072202862)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data == 2730891333)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10808)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr == 11267)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 10143)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 7829)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 6312)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr == 14856)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_data == 1348031392)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 8452) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 2356) && (dual_port_ram_::w_addr <= 4760) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9870) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10525) && (dual_port_ram_::r_addr <= 13456) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 8403) && (dual_port_ram_::r_addr <= 12387) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 7430) && (dual_port_ram_::w_addr <= 7765) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 3817) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 8166) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 12412) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 6430) && (dual_port_ram_::w_addr <= 9823) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3865) && (dual_port_ram_::w_addr <= 7606) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 3821) && (dual_port_ram_::w_addr <= 7492) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 0) && (dual_port_ram_::w_addr <= 3202) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 10715) && (dual_port_ram_::r_addr <= 16372) ##4 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_addr >= 4882) && (dual_port_ram_::w_addr <= 7492) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) (!dual_port_ram_::r_ena ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 5154) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::r_addr >= 0) && (dual_port_ram_::r_addr <= 4137) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##2 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 2118782972) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 1879319008) ##1 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 315424037) && (dual_port_ram_::w_data <= 4283383038));
assert property(@(posedge dual_port_ram_::clk) ((dual_port_ram_::w_data >= 2140539903) && (dual_port_ram_::w_data <= 4283383038) ##3 (dual_port_ram_::r_data >= 1348031392) && (dual_port_ram_::r_data <= 2987756644)) |-> (dual_port_ram_::w_data >= 0) && (dual_port_ram_::w_data <= 3908586193));
