Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Mar 26 15:11:49 2023
| Host         : DESKTOP-F0RAV2R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (87)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (87)
-------------------------------
 There are 87 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.854        0.000                      0                  194        0.130        0.000                      0                  194        2.596        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_in                  {0.000 5.000}        10.000          100.000         
  clk_clk_wiz_0         {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_clk_wiz_0_1       {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_clk_wiz_0               0.854        0.000                      0                  194        0.251        0.000                      0                  194        2.596        0.000                       0                    89  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_clk_wiz_0_1             0.856        0.000                      0                  194        0.251        0.000                      0                  194        2.596        0.000                       0                    89  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_clk_wiz_0_1  clk_clk_wiz_0          0.854        0.000                      0                  194        0.130        0.000                      0                  194  
clk_clk_wiz_0    clk_clk_wiz_0_1        0.854        0.000                      0                  194        0.130        0.000                      0                  194  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_clk_wiz_0
  To Clock:  clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            z_addr/R30_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.780ns (41.366%)  route 3.941ns (58.634%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 6.215 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.126 r  alu0/ERG0_carry__0/O[1]
                         net (fo=2, routed)           0.606     4.732    pip_fetch_reg/R30_reg[7][1]
    SLICE_X64Y7          LUT5 (Prop_lut5_I4_O)        0.329     5.061 r  pip_fetch_reg/R30[5]_i_4/O
                         net (fo=1, routed)           0.458     5.519    pip_fetch_reg/R30[5]_i_4_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.328     5.847 r  pip_fetch_reg/R30[5]_i_1/O
                         net (fo=1, routed)           0.000     5.847    z_addr/D[3]
    SLICE_X63Y7          FDRE                                         r  z_addr/R30_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.518     6.215    z_addr/clk
    SLICE_X63Y7          FDRE                                         r  z_addr/R30_reg[5]/C
                         clock pessimism              0.578     6.793    
                         clock uncertainty           -0.121     6.672    
    SLICE_X63Y7          FDRE (Setup_fdre_C_D)        0.029     6.701    z_addr/R30_reg[5]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.330ns (37.890%)  route 3.819ns (62.110%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.031 r  alu0/ERG0_carry__0/O[2]
                         net (fo=2, routed)           0.422     4.453    pip_fetch_reg/R30_reg[7][2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I2_O)        0.302     4.755 r  pip_fetch_reg/DATA_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.520     5.276    rf/DATA_reg_0_31_6_6/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_6_6/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     6.266    rf/DATA_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.408ns (38.441%)  route 3.856ns (61.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.105 r  alu0/ERG0_carry__0/O[3]
                         net (fo=2, routed)           0.455     4.561    pip_fetch_reg/R30_reg[7][3]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.306     4.867 r  pip_fetch_reg/DATA_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.524     5.391    rf/DATA_reg_0_31_7_7/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_7_7/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     6.415    rf/DATA_reg_0_31_7_7/DP
  -------------------------------------------------------------------
                         required time                          6.415    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.002ns (32.959%)  route 4.072ns (67.041%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 f  pip_fetch_reg/pip_pm_out_reg[13]/Q
                         net (fo=36, routed)          0.974     0.618    pip_fetch_reg/Q[1]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.156     0.774 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_7/O
                         net (fo=8, routed)           1.233     2.007    rf/DATA_reg_0_31_0_0/DPRA1
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     2.362 r  rf/DATA_reg_0_31_0_0/DP/O
                         net (fo=1, routed)           0.577     2.939    pip_fetch_reg/data_opb[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.063 r  pip_fetch_reg/ERG0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.063    alu0/S[0]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.610 r  alu0/ERG0_carry/O[2]
                         net (fo=2, routed)           0.653     4.263    pip_fetch_reg/O[2]
    SLICE_X65Y4          LUT5 (Prop_lut5_I2_O)        0.302     4.565 r  pip_fetch_reg/DATA_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.635     5.201    rf/DATA_reg_0_31_2_2/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_2_2/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     6.266    rf/DATA_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 2.408ns (38.728%)  route 3.810ns (61.272%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.105 r  alu0/ERG0_carry__0/O[3]
                         net (fo=2, routed)           0.455     4.561    pip_fetch_reg/R30_reg[7][3]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.306     4.867 r  pip_fetch_reg/DATA_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.478     5.344    rf/DATA_reg_0_31_7_7/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_7_7/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     6.445    rf/DATA_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.310ns (37.387%)  route 3.869ns (62.613%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.014 r  alu0/ERG0_carry__0/O[0]
                         net (fo=2, routed)           0.511     4.525    pip_fetch_reg/R30_reg[7][0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.299     4.824 r  pip_fetch_reg/DATA_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.481     5.305    rf/DATA_reg_0_31_4_4/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_4_4/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208     6.465    rf/DATA_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                          6.465    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.330ns (37.890%)  route 3.819ns (62.110%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.031 r  alu0/ERG0_carry__0/O[2]
                         net (fo=2, routed)           0.422     4.453    pip_fetch_reg/R30_reg[7][2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I2_O)        0.302     4.755 r  pip_fetch_reg/DATA_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.520     5.276    rf/DATA_reg_0_31_6_6/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_6_6/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     6.488    rf/DATA_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.310ns (38.242%)  route 3.731ns (61.758%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.014 r  alu0/ERG0_carry__0/O[0]
                         net (fo=2, routed)           0.511     4.525    pip_fetch_reg/R30_reg[7][0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.299     4.824 r  pip_fetch_reg/DATA_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.343     5.167    rf/DATA_reg_0_31_4_4/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_4_4/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     6.424    rf/DATA_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.002ns (32.959%)  route 4.072ns (67.041%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 f  pip_fetch_reg/pip_pm_out_reg[13]/Q
                         net (fo=36, routed)          0.974     0.618    pip_fetch_reg/Q[1]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.156     0.774 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_7/O
                         net (fo=8, routed)           1.233     2.007    rf/DATA_reg_0_31_0_0/DPRA1
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     2.362 r  rf/DATA_reg_0_31_0_0/DP/O
                         net (fo=1, routed)           0.577     2.939    pip_fetch_reg/data_opb[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.063 r  pip_fetch_reg/ERG0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.063    alu0/S[0]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.610 r  alu0/ERG0_carry/O[2]
                         net (fo=2, routed)           0.653     4.263    pip_fetch_reg/O[2]
    SLICE_X65Y4          LUT5 (Prop_lut5_I2_O)        0.302     4.565 r  pip_fetch_reg/DATA_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.635     5.201    rf/DATA_reg_0_31_2_2/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_2_2/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     6.488    rf/DATA_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_3_3/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 2.135ns (35.811%)  route 3.827ns (64.189%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.662     3.832 r  alu0/ERG0_carry/O[3]
                         net (fo=2, routed)           0.320     4.152    pip_fetch_reg/O[3]
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.306     4.458 r  pip_fetch_reg/DATA_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.630     5.088    rf/DATA_reg_0_31_3_3/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_3_3/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_3_3/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     6.415    rf/DATA_reg_0_31_3_3/DP
  -------------------------------------------------------------------
                         required time                          6.415    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  1.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pc/PC_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            pc/PC_CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.414%)  route 0.174ns (48.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.595    -0.586    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pc/PC_CNT_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.271    pc/PC_CNT_reg[6]
    SLICE_X62Y4          LUT4 (Prop_lut4_I2_O)        0.043    -0.228 r  pc/PC_CNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    pc/p_0_in[8]
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.866    -0.824    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[8]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.107    -0.479    pc/PC_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.624%)  route 0.214ns (53.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X62Y8          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.214    -0.232    seg_view_controller0/trig
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.046    -0.186 r  seg_view_controller0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    seg_view_controller0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.865    -0.825    seg_view_controller0/clk
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.131    -0.440    seg_view_controller0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pc/PC_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            pc/PC_CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.552%)  route 0.182ns (49.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.595    -0.586    pc/CLK
    SLICE_X62Y3          FDRE                                         r  pc/PC_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pc/PC_CNT_reg[5]/Q
                         net (fo=4, routed)           0.182    -0.263    pc/PC_CNT_reg[5]
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  pc/PC_CNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    pc/p_0_in[6]
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.866    -0.824    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.091    -0.479    pc/PC_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.491%)  route 0.214ns (53.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X62Y8          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.214    -0.232    seg_view_controller0/trig
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.187 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.865    -0.825    seg_view_controller0/clk
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.120    -0.451    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  seg_view_controller0/SYNC_PROC.count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.298    seg_view_controller0/SYNC_PROC.count_reg[10]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_5
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.864    -0.826    seg_view_controller0/clk
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.134    -0.453    seg_view_controller0/SYNC_PROC.count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[14]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_5
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X60Y7          FDRE (Hold_fdre_C_D)         0.134    -0.454    seg_view_controller0/SYNC_PROC.count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[18]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_5
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X60Y8          FDRE (Hold_fdre_C_D)         0.134    -0.454    seg_view_controller0/SYNC_PROC.count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_5
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X60Y9          FDRE (Hold_fdre_C_D)         0.134    -0.454    seg_view_controller0/SYNC_PROC.count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.592    -0.589    seg_view_controller0/clk
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  seg_view_controller0/SYNC_PROC.count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.300    seg_view_controller0/SYNC_PROC.count_reg[26]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.190 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_5
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.862    -0.828    seg_view_controller0/clk
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.134    -0.455    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  seg_view_controller0/SYNC_PROC.count_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.298    seg_view_controller0/SYNC_PROC.count_reg[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.188    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_5
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.864    -0.826    seg_view_controller0/clk
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X60Y4          FDRE (Hold_fdre_C_D)         0.134    -0.453    seg_view_controller0/SYNC_PROC.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_clk_wiz_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.692       6.443      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y9      mem_mapped_io0/seg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y9      mem_mapped_io0/seg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y9      mem_mapped_io0/seg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y8      mem_mapped_io0/seg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y9      mem_mapped_io0/seg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X64Y9      mem_mapped_io0/seg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X64Y9      mem_mapped_io0/seg3_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X64Y7      mem_mapped_io0/ser_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_2_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_2_2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_2_2/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_clk_wiz_0_1
  To Clock:  clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            z_addr/R30_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.780ns (41.366%)  route 3.941ns (58.634%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 6.215 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.126 r  alu0/ERG0_carry__0/O[1]
                         net (fo=2, routed)           0.606     4.732    pip_fetch_reg/R30_reg[7][1]
    SLICE_X64Y7          LUT5 (Prop_lut5_I4_O)        0.329     5.061 r  pip_fetch_reg/R30[5]_i_4/O
                         net (fo=1, routed)           0.458     5.519    pip_fetch_reg/R30[5]_i_4_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.328     5.847 r  pip_fetch_reg/R30[5]_i_1/O
                         net (fo=1, routed)           0.000     5.847    z_addr/D[3]
    SLICE_X63Y7          FDRE                                         r  z_addr/R30_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.518     6.215    z_addr/clk
    SLICE_X63Y7          FDRE                                         r  z_addr/R30_reg[5]/C
                         clock pessimism              0.578     6.793    
                         clock uncertainty           -0.119     6.674    
    SLICE_X63Y7          FDRE (Setup_fdre_C_D)        0.029     6.703    z_addr/R30_reg[5]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.330ns (37.890%)  route 3.819ns (62.110%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.031 r  alu0/ERG0_carry__0/O[2]
                         net (fo=2, routed)           0.422     4.453    pip_fetch_reg/R30_reg[7][2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I2_O)        0.302     4.755 r  pip_fetch_reg/DATA_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.520     5.276    rf/DATA_reg_0_31_6_6/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_6_6/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     6.268    rf/DATA_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.408ns (38.441%)  route 3.856ns (61.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.105 r  alu0/ERG0_carry__0/O[3]
                         net (fo=2, routed)           0.455     4.561    pip_fetch_reg/R30_reg[7][3]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.306     4.867 r  pip_fetch_reg/DATA_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.524     5.391    rf/DATA_reg_0_31_7_7/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_7_7/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     6.417    rf/DATA_reg_0_31_7_7/DP
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.002ns (32.959%)  route 4.072ns (67.041%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 f  pip_fetch_reg/pip_pm_out_reg[13]/Q
                         net (fo=36, routed)          0.974     0.618    pip_fetch_reg/Q[1]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.156     0.774 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_7/O
                         net (fo=8, routed)           1.233     2.007    rf/DATA_reg_0_31_0_0/DPRA1
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     2.362 r  rf/DATA_reg_0_31_0_0/DP/O
                         net (fo=1, routed)           0.577     2.939    pip_fetch_reg/data_opb[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.063 r  pip_fetch_reg/ERG0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.063    alu0/S[0]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.610 r  alu0/ERG0_carry/O[2]
                         net (fo=2, routed)           0.653     4.263    pip_fetch_reg/O[2]
    SLICE_X65Y4          LUT5 (Prop_lut5_I2_O)        0.302     4.565 r  pip_fetch_reg/DATA_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.635     5.201    rf/DATA_reg_0_31_2_2/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_2_2/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     6.268    rf/DATA_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 2.408ns (38.728%)  route 3.810ns (61.272%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.105 r  alu0/ERG0_carry__0/O[3]
                         net (fo=2, routed)           0.455     4.561    pip_fetch_reg/R30_reg[7][3]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.306     4.867 r  pip_fetch_reg/DATA_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.478     5.344    rf/DATA_reg_0_31_7_7/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_7_7/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     6.447    rf/DATA_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.310ns (37.387%)  route 3.869ns (62.613%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.014 r  alu0/ERG0_carry__0/O[0]
                         net (fo=2, routed)           0.511     4.525    pip_fetch_reg/R30_reg[7][0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.299     4.824 r  pip_fetch_reg/DATA_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.481     5.305    rf/DATA_reg_0_31_4_4/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_4_4/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208     6.467    rf/DATA_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                          6.467    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.330ns (37.890%)  route 3.819ns (62.110%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.031 r  alu0/ERG0_carry__0/O[2]
                         net (fo=2, routed)           0.422     4.453    pip_fetch_reg/R30_reg[7][2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I2_O)        0.302     4.755 r  pip_fetch_reg/DATA_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.520     5.276    rf/DATA_reg_0_31_6_6/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_6_6/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     6.490    rf/DATA_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          6.490    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.310ns (38.242%)  route 3.731ns (61.758%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.014 r  alu0/ERG0_carry__0/O[0]
                         net (fo=2, routed)           0.511     4.525    pip_fetch_reg/R30_reg[7][0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.299     4.824 r  pip_fetch_reg/DATA_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.343     5.167    rf/DATA_reg_0_31_4_4/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_4_4/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     6.426    rf/DATA_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.002ns (32.959%)  route 4.072ns (67.041%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 f  pip_fetch_reg/pip_pm_out_reg[13]/Q
                         net (fo=36, routed)          0.974     0.618    pip_fetch_reg/Q[1]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.156     0.774 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_7/O
                         net (fo=8, routed)           1.233     2.007    rf/DATA_reg_0_31_0_0/DPRA1
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     2.362 r  rf/DATA_reg_0_31_0_0/DP/O
                         net (fo=1, routed)           0.577     2.939    pip_fetch_reg/data_opb[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.063 r  pip_fetch_reg/ERG0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.063    alu0/S[0]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.610 r  alu0/ERG0_carry/O[2]
                         net (fo=2, routed)           0.653     4.263    pip_fetch_reg/O[2]
    SLICE_X65Y4          LUT5 (Prop_lut5_I2_O)        0.302     4.565 r  pip_fetch_reg/DATA_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.635     5.201    rf/DATA_reg_0_31_2_2/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_2_2/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     6.490    rf/DATA_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                          6.490    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_3_3/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 2.135ns (35.811%)  route 3.827ns (64.189%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.662     3.832 r  alu0/ERG0_carry/O[3]
                         net (fo=2, routed)           0.320     4.152    pip_fetch_reg/O[3]
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.306     4.458 r  pip_fetch_reg/DATA_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.630     5.088    rf/DATA_reg_0_31_3_3/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_3_3/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_3_3/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.119     6.675    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     6.417    rf/DATA_reg_0_31_3_3/DP
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  1.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pc/PC_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            pc/PC_CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.414%)  route 0.174ns (48.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.595    -0.586    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pc/PC_CNT_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.271    pc/PC_CNT_reg[6]
    SLICE_X62Y4          LUT4 (Prop_lut4_I2_O)        0.043    -0.228 r  pc/PC_CNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    pc/p_0_in[8]
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.866    -0.824    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[8]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.107    -0.479    pc/PC_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.624%)  route 0.214ns (53.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X62Y8          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.214    -0.232    seg_view_controller0/trig
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.046    -0.186 r  seg_view_controller0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    seg_view_controller0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.865    -0.825    seg_view_controller0/clk
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.131    -0.440    seg_view_controller0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pc/PC_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            pc/PC_CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.552%)  route 0.182ns (49.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.595    -0.586    pc/CLK
    SLICE_X62Y3          FDRE                                         r  pc/PC_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pc/PC_CNT_reg[5]/Q
                         net (fo=4, routed)           0.182    -0.263    pc/PC_CNT_reg[5]
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  pc/PC_CNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    pc/p_0_in[6]
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.866    -0.824    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.091    -0.479    pc/PC_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.491%)  route 0.214ns (53.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X62Y8          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.214    -0.232    seg_view_controller0/trig
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.187 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.865    -0.825    seg_view_controller0/clk
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.120    -0.451    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  seg_view_controller0/SYNC_PROC.count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.298    seg_view_controller0/SYNC_PROC.count_reg[10]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_5
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.864    -0.826    seg_view_controller0/clk
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.134    -0.453    seg_view_controller0/SYNC_PROC.count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[14]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_5
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X60Y7          FDRE (Hold_fdre_C_D)         0.134    -0.454    seg_view_controller0/SYNC_PROC.count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[18]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_5
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X60Y8          FDRE (Hold_fdre_C_D)         0.134    -0.454    seg_view_controller0/SYNC_PROC.count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_5
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X60Y9          FDRE (Hold_fdre_C_D)         0.134    -0.454    seg_view_controller0/SYNC_PROC.count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.592    -0.589    seg_view_controller0/clk
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  seg_view_controller0/SYNC_PROC.count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.300    seg_view_controller0/SYNC_PROC.count_reg[26]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.190 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_5
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.862    -0.828    seg_view_controller0/clk
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.134    -0.455    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  seg_view_controller0/SYNC_PROC.count_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.298    seg_view_controller0/SYNC_PROC.count_reg[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.188    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_5
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.864    -0.826    seg_view_controller0/clk
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X60Y4          FDRE (Hold_fdre_C_D)         0.134    -0.453    seg_view_controller0/SYNC_PROC.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_clk_wiz_0_1
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.692       6.443      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y9      mem_mapped_io0/seg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y9      mem_mapped_io0/seg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y9      mem_mapped_io0/seg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y8      mem_mapped_io0/seg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X65Y9      mem_mapped_io0/seg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X64Y9      mem_mapped_io0/seg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X64Y9      mem_mapped_io0/seg3_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X64Y7      mem_mapped_io0/ser_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_2_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_2_2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X64Y5      rf/DATA_reg_0_31_2_2/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_clk_wiz_0_1
  To Clock:  clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            z_addr/R30_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.780ns (41.366%)  route 3.941ns (58.634%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 6.215 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.126 r  alu0/ERG0_carry__0/O[1]
                         net (fo=2, routed)           0.606     4.732    pip_fetch_reg/R30_reg[7][1]
    SLICE_X64Y7          LUT5 (Prop_lut5_I4_O)        0.329     5.061 r  pip_fetch_reg/R30[5]_i_4/O
                         net (fo=1, routed)           0.458     5.519    pip_fetch_reg/R30[5]_i_4_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.328     5.847 r  pip_fetch_reg/R30[5]_i_1/O
                         net (fo=1, routed)           0.000     5.847    z_addr/D[3]
    SLICE_X63Y7          FDRE                                         r  z_addr/R30_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.518     6.215    z_addr/clk
    SLICE_X63Y7          FDRE                                         r  z_addr/R30_reg[5]/C
                         clock pessimism              0.578     6.793    
                         clock uncertainty           -0.121     6.672    
    SLICE_X63Y7          FDRE (Setup_fdre_C_D)        0.029     6.701    z_addr/R30_reg[5]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.330ns (37.890%)  route 3.819ns (62.110%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.031 r  alu0/ERG0_carry__0/O[2]
                         net (fo=2, routed)           0.422     4.453    pip_fetch_reg/R30_reg[7][2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I2_O)        0.302     4.755 r  pip_fetch_reg/DATA_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.520     5.276    rf/DATA_reg_0_31_6_6/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_6_6/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     6.266    rf/DATA_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.408ns (38.441%)  route 3.856ns (61.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.105 r  alu0/ERG0_carry__0/O[3]
                         net (fo=2, routed)           0.455     4.561    pip_fetch_reg/R30_reg[7][3]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.306     4.867 r  pip_fetch_reg/DATA_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.524     5.391    rf/DATA_reg_0_31_7_7/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_7_7/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     6.415    rf/DATA_reg_0_31_7_7/DP
  -------------------------------------------------------------------
                         required time                          6.415    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.002ns (32.959%)  route 4.072ns (67.041%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 f  pip_fetch_reg/pip_pm_out_reg[13]/Q
                         net (fo=36, routed)          0.974     0.618    pip_fetch_reg/Q[1]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.156     0.774 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_7/O
                         net (fo=8, routed)           1.233     2.007    rf/DATA_reg_0_31_0_0/DPRA1
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     2.362 r  rf/DATA_reg_0_31_0_0/DP/O
                         net (fo=1, routed)           0.577     2.939    pip_fetch_reg/data_opb[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.063 r  pip_fetch_reg/ERG0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.063    alu0/S[0]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.610 r  alu0/ERG0_carry/O[2]
                         net (fo=2, routed)           0.653     4.263    pip_fetch_reg/O[2]
    SLICE_X65Y4          LUT5 (Prop_lut5_I2_O)        0.302     4.565 r  pip_fetch_reg/DATA_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.635     5.201    rf/DATA_reg_0_31_2_2/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_2_2/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     6.266    rf/DATA_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 2.408ns (38.728%)  route 3.810ns (61.272%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.105 r  alu0/ERG0_carry__0/O[3]
                         net (fo=2, routed)           0.455     4.561    pip_fetch_reg/R30_reg[7][3]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.306     4.867 r  pip_fetch_reg/DATA_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.478     5.344    rf/DATA_reg_0_31_7_7/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_7_7/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     6.445    rf/DATA_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.310ns (37.387%)  route 3.869ns (62.613%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.014 r  alu0/ERG0_carry__0/O[0]
                         net (fo=2, routed)           0.511     4.525    pip_fetch_reg/R30_reg[7][0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.299     4.824 r  pip_fetch_reg/DATA_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.481     5.305    rf/DATA_reg_0_31_4_4/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_4_4/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208     6.465    rf/DATA_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                          6.465    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.330ns (37.890%)  route 3.819ns (62.110%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.031 r  alu0/ERG0_carry__0/O[2]
                         net (fo=2, routed)           0.422     4.453    pip_fetch_reg/R30_reg[7][2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I2_O)        0.302     4.755 r  pip_fetch_reg/DATA_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.520     5.276    rf/DATA_reg_0_31_6_6/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_6_6/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     6.488    rf/DATA_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.310ns (38.242%)  route 3.731ns (61.758%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.014 r  alu0/ERG0_carry__0/O[0]
                         net (fo=2, routed)           0.511     4.525    pip_fetch_reg/R30_reg[7][0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.299     4.824 r  pip_fetch_reg/DATA_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.343     5.167    rf/DATA_reg_0_31_4_4/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_4_4/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     6.424    rf/DATA_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.002ns (32.959%)  route 4.072ns (67.041%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 f  pip_fetch_reg/pip_pm_out_reg[13]/Q
                         net (fo=36, routed)          0.974     0.618    pip_fetch_reg/Q[1]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.156     0.774 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_7/O
                         net (fo=8, routed)           1.233     2.007    rf/DATA_reg_0_31_0_0/DPRA1
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     2.362 r  rf/DATA_reg_0_31_0_0/DP/O
                         net (fo=1, routed)           0.577     2.939    pip_fetch_reg/data_opb[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.063 r  pip_fetch_reg/ERG0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.063    alu0/S[0]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.610 r  alu0/ERG0_carry/O[2]
                         net (fo=2, routed)           0.653     4.263    pip_fetch_reg/O[2]
    SLICE_X65Y4          LUT5 (Prop_lut5_I2_O)        0.302     4.565 r  pip_fetch_reg/DATA_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.635     5.201    rf/DATA_reg_0_31_2_2/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_2_2/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     6.488    rf/DATA_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_3_3/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0 rise@7.692ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 2.135ns (35.811%)  route 3.827ns (64.189%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.662     3.832 r  alu0/ERG0_carry/O[3]
                         net (fo=2, routed)           0.320     4.152    pip_fetch_reg/O[3]
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.306     4.458 r  pip_fetch_reg/DATA_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.630     5.088    rf/DATA_reg_0_31_3_3/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_3_3/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_3_3/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     6.415    rf/DATA_reg_0_31_3_3/DP
  -------------------------------------------------------------------
                         required time                          6.415    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  1.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pc/PC_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            pc/PC_CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.414%)  route 0.174ns (48.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.595    -0.586    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pc/PC_CNT_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.271    pc/PC_CNT_reg[6]
    SLICE_X62Y4          LUT4 (Prop_lut4_I2_O)        0.043    -0.228 r  pc/PC_CNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    pc/p_0_in[8]
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.866    -0.824    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[8]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.121    -0.466    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.107    -0.359    pc/PC_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.624%)  route 0.214ns (53.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X62Y8          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.214    -0.232    seg_view_controller0/trig
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.046    -0.186 r  seg_view_controller0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    seg_view_controller0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.865    -0.825    seg_view_controller0/clk
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.121    -0.451    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.131    -0.320    seg_view_controller0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pc/PC_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            pc/PC_CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.552%)  route 0.182ns (49.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.595    -0.586    pc/CLK
    SLICE_X62Y3          FDRE                                         r  pc/PC_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pc/PC_CNT_reg[5]/Q
                         net (fo=4, routed)           0.182    -0.263    pc/PC_CNT_reg[5]
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  pc/PC_CNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    pc/p_0_in[6]
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.866    -0.824    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.121    -0.450    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.091    -0.359    pc/PC_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.491%)  route 0.214ns (53.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X62Y8          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.214    -0.232    seg_view_controller0/trig
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.187 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.865    -0.825    seg_view_controller0/clk
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.121    -0.451    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.120    -0.331    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  seg_view_controller0/SYNC_PROC.count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.298    seg_view_controller0/SYNC_PROC.count_reg[10]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_5
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.864    -0.826    seg_view_controller0/clk
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.121    -0.467    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.134    -0.333    seg_view_controller0/SYNC_PROC.count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[14]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_5
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.121    -0.468    
    SLICE_X60Y7          FDRE (Hold_fdre_C_D)         0.134    -0.334    seg_view_controller0/SYNC_PROC.count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[18]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_5
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.121    -0.468    
    SLICE_X60Y8          FDRE (Hold_fdre_C_D)         0.134    -0.334    seg_view_controller0/SYNC_PROC.count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_5
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.121    -0.468    
    SLICE_X60Y9          FDRE (Hold_fdre_C_D)         0.134    -0.334    seg_view_controller0/SYNC_PROC.count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.592    -0.589    seg_view_controller0/clk
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  seg_view_controller0/SYNC_PROC.count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.300    seg_view_controller0/SYNC_PROC.count_reg[26]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.190 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_5
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.862    -0.828    seg_view_controller0/clk
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.121    -0.469    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.134    -0.335    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0 rise@0.000ns - clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  seg_view_controller0/SYNC_PROC.count_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.298    seg_view_controller0/SYNC_PROC.count_reg[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.188    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_5
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.864    -0.826    seg_view_controller0/clk
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.121    -0.467    
    SLICE_X60Y4          FDRE (Hold_fdre_C_D)         0.134    -0.333    seg_view_controller0/SYNC_PROC.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_clk_wiz_0
  To Clock:  clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            z_addr/R30_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.780ns (41.366%)  route 3.941ns (58.634%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 6.215 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.126 r  alu0/ERG0_carry__0/O[1]
                         net (fo=2, routed)           0.606     4.732    pip_fetch_reg/R30_reg[7][1]
    SLICE_X64Y7          LUT5 (Prop_lut5_I4_O)        0.329     5.061 r  pip_fetch_reg/R30[5]_i_4/O
                         net (fo=1, routed)           0.458     5.519    pip_fetch_reg/R30[5]_i_4_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I5_O)        0.328     5.847 r  pip_fetch_reg/R30[5]_i_1/O
                         net (fo=1, routed)           0.000     5.847    z_addr/D[3]
    SLICE_X63Y7          FDRE                                         r  z_addr/R30_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.518     6.215    z_addr/clk
    SLICE_X63Y7          FDRE                                         r  z_addr/R30_reg[5]/C
                         clock pessimism              0.578     6.793    
                         clock uncertainty           -0.121     6.672    
    SLICE_X63Y7          FDRE (Setup_fdre_C_D)        0.029     6.701    z_addr/R30_reg[5]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.330ns (37.890%)  route 3.819ns (62.110%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.031 r  alu0/ERG0_carry__0/O[2]
                         net (fo=2, routed)           0.422     4.453    pip_fetch_reg/R30_reg[7][2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I2_O)        0.302     4.755 r  pip_fetch_reg/DATA_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.520     5.276    rf/DATA_reg_0_31_6_6/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_6_6/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     6.266    rf/DATA_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.408ns (38.441%)  route 3.856ns (61.559%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.105 r  alu0/ERG0_carry__0/O[3]
                         net (fo=2, routed)           0.455     4.561    pip_fetch_reg/R30_reg[7][3]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.306     4.867 r  pip_fetch_reg/DATA_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.524     5.391    rf/DATA_reg_0_31_7_7/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_7_7/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     6.415    rf/DATA_reg_0_31_7_7/DP
  -------------------------------------------------------------------
                         required time                          6.415    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.002ns (32.959%)  route 4.072ns (67.041%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 f  pip_fetch_reg/pip_pm_out_reg[13]/Q
                         net (fo=36, routed)          0.974     0.618    pip_fetch_reg/Q[1]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.156     0.774 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_7/O
                         net (fo=8, routed)           1.233     2.007    rf/DATA_reg_0_31_0_0/DPRA1
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     2.362 r  rf/DATA_reg_0_31_0_0/DP/O
                         net (fo=1, routed)           0.577     2.939    pip_fetch_reg/data_opb[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.063 r  pip_fetch_reg/ERG0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.063    alu0/S[0]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.610 r  alu0/ERG0_carry/O[2]
                         net (fo=2, routed)           0.653     4.263    pip_fetch_reg/O[2]
    SLICE_X65Y4          LUT5 (Prop_lut5_I2_O)        0.302     4.565 r  pip_fetch_reg/DATA_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.635     5.201    rf/DATA_reg_0_31_2_2/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_2_2/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407     6.266    rf/DATA_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 2.408ns (38.728%)  route 3.810ns (61.272%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.105 r  alu0/ERG0_carry__0/O[3]
                         net (fo=2, routed)           0.455     4.561    pip_fetch_reg/R30_reg[7][3]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.306     4.867 r  pip_fetch_reg/DATA_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.478     5.344    rf/DATA_reg_0_31_7_7/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_7_7/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     6.445    rf/DATA_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.310ns (37.387%)  route 3.869ns (62.613%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.014 r  alu0/ERG0_carry__0/O[0]
                         net (fo=2, routed)           0.511     4.525    pip_fetch_reg/R30_reg[7][0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.299     4.824 r  pip_fetch_reg/DATA_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.481     5.305    rf/DATA_reg_0_31_4_4/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_4_4/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208     6.465    rf/DATA_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                          6.465    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.330ns (37.890%)  route 3.819ns (62.110%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.031 r  alu0/ERG0_carry__0/O[2]
                         net (fo=2, routed)           0.422     4.453    pip_fetch_reg/R30_reg[7][2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I2_O)        0.302     4.755 r  pip_fetch_reg/DATA_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.520     5.276    rf/DATA_reg_0_31_6_6/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_6_6/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     6.488    rf/DATA_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.310ns (38.242%)  route 3.731ns (61.758%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622     3.792 r  alu0/ERG0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.792    alu0/ERG0_carry_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.014 r  alu0/ERG0_carry__0/O[0]
                         net (fo=2, routed)           0.511     4.525    pip_fetch_reg/R30_reg[7][0]
    SLICE_X64Y7          LUT6 (Prop_lut6_I5_O)        0.299     4.824 r  pip_fetch_reg/DATA_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.343     5.167    rf/DATA_reg_0_31_4_4/D
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_4_4/WCLK
    SLICE_X64Y6          RAMD32                                       r  rf/DATA_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     6.424    rf/DATA_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.002ns (32.959%)  route 4.072ns (67.041%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.356 f  pip_fetch_reg/pip_pm_out_reg[13]/Q
                         net (fo=36, routed)          0.974     0.618    pip_fetch_reg/Q[1]
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.156     0.774 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_7/O
                         net (fo=8, routed)           1.233     2.007    rf/DATA_reg_0_31_0_0/DPRA1
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.355     2.362 r  rf/DATA_reg_0_31_0_0/DP/O
                         net (fo=1, routed)           0.577     2.939    pip_fetch_reg/data_opb[0]
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.063 r  pip_fetch_reg/ERG0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.063    alu0/S[0]
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.610 r  alu0/ERG0_carry/O[2]
                         net (fo=2, routed)           0.653     4.263    pip_fetch_reg/O[2]
    SLICE_X65Y4          LUT5 (Prop_lut5_I2_O)        0.302     4.565 r  pip_fetch_reg/DATA_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.635     5.201    rf/DATA_reg_0_31_2_2/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_2_2/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185     6.488    rf/DATA_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 pip_fetch_reg/pip_pm_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            rf/DATA_reg_0_31_3_3/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_clk_wiz_0_1 rise@7.692ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 2.135ns (35.811%)  route 3.827ns (64.189%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 6.216 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.638    -0.874    pip_fetch_reg/CLK
    SLICE_X64Y4          FDRE                                         r  pip_fetch_reg/pip_pm_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.396 r  pip_fetch_reg/pip_pm_out_reg[4]/Q
                         net (fo=1, routed)           0.848     0.452    pip_fetch_reg/pip_fetch_pm_out[4]
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.330     0.782 r  pip_fetch_reg/DATA_reg_0_31_0_0_i_3/O
                         net (fo=24, routed)          1.199     1.982    rf/DATA_reg_0_31_2_2/A0
    SLICE_X64Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.359     2.341 r  rf/DATA_reg_0_31_2_2/SP/O
                         net (fo=6, routed)           0.829     3.170    alu0/data_opa[2]
    SLICE_X65Y5          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.662     3.832 r  alu0/ERG0_carry/O[3]
                         net (fo=2, routed)           0.320     4.152    pip_fetch_reg/O[3]
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.306     4.458 r  pip_fetch_reg/DATA_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.630     5.088    rf/DATA_reg_0_31_3_3/D
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_in (IN)
                         net (fo=0)                   0.000     7.692    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          1.519     6.216    rf/DATA_reg_0_31_3_3/WCLK
    SLICE_X64Y5          RAMD32                                       r  rf/DATA_reg_0_31_3_3/DP/CLK
                         clock pessimism              0.578     6.794    
                         clock uncertainty           -0.121     6.673    
    SLICE_X64Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     6.415    rf/DATA_reg_0_31_3_3/DP
  -------------------------------------------------------------------
                         required time                          6.415    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  1.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pc/PC_CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            pc/PC_CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.414%)  route 0.174ns (48.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.595    -0.586    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pc/PC_CNT_reg[6]/Q
                         net (fo=4, routed)           0.174    -0.271    pc/PC_CNT_reg[6]
    SLICE_X62Y4          LUT4 (Prop_lut4_I2_O)        0.043    -0.228 r  pc/PC_CNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    pc/p_0_in[8]
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.866    -0.824    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[8]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.121    -0.466    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.107    -0.359    pc/PC_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.624%)  route 0.214ns (53.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X62Y8          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.214    -0.232    seg_view_controller0/trig
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.046    -0.186 r  seg_view_controller0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    seg_view_controller0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.865    -0.825    seg_view_controller0/clk
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.121    -0.451    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.131    -0.320    seg_view_controller0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pc/PC_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            pc/PC_CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.552%)  route 0.182ns (49.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.595    -0.586    pc/CLK
    SLICE_X62Y3          FDRE                                         r  pc/PC_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pc/PC_CNT_reg[5]/Q
                         net (fo=4, routed)           0.182    -0.263    pc/PC_CNT_reg[5]
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  pc/PC_CNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    pc/p_0_in[6]
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.866    -0.824    pc/CLK
    SLICE_X62Y4          FDRE                                         r  pc/PC_CNT_reg[6]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.121    -0.450    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.091    -0.359    pc/PC_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 seg_view_controller0/trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.491%)  route 0.214ns (53.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X62Y8          FDRE                                         r  seg_view_controller0/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  seg_view_controller0/trig_reg/Q
                         net (fo=4, routed)           0.214    -0.232    seg_view_controller0/trig
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.187 r  seg_view_controller0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    seg_view_controller0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.865    -0.825    seg_view_controller0/clk
    SLICE_X64Y8          FDRE                                         r  seg_view_controller0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.121    -0.451    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.120    -0.331    seg_view_controller0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  seg_view_controller0/SYNC_PROC.count_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.298    seg_view_controller0/SYNC_PROC.count_reg[10]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  seg_view_controller0/SYNC_PROC.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    seg_view_controller0/SYNC_PROC.count_reg[8]_i_1_n_5
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.864    -0.826    seg_view_controller0/clk
    SLICE_X60Y6          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[10]/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.121    -0.467    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.134    -0.333    seg_view_controller0/SYNC_PROC.count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[14]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[12]_i_1_n_5
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y7          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[14]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.121    -0.468    
    SLICE_X60Y7          FDRE (Hold_fdre_C_D)         0.134    -0.334    seg_view_controller0/SYNC_PROC.count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[18]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[16]_i_1_n_5
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y8          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[18]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.121    -0.468    
    SLICE_X60Y8          FDRE (Hold_fdre_C_D)         0.134    -0.334    seg_view_controller0/SYNC_PROC.count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.593    -0.588    seg_view_controller0/clk
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  seg_view_controller0/SYNC_PROC.count_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.299    seg_view_controller0/SYNC_PROC.count_reg[22]
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  seg_view_controller0/SYNC_PROC.count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    seg_view_controller0/SYNC_PROC.count_reg[20]_i_1_n_5
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.863    -0.827    seg_view_controller0/clk
    SLICE_X60Y9          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[22]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.121    -0.468    
    SLICE_X60Y9          FDRE (Hold_fdre_C_D)         0.134    -0.334    seg_view_controller0/SYNC_PROC.count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.592    -0.589    seg_view_controller0/clk
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  seg_view_controller0/SYNC_PROC.count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.300    seg_view_controller0/SYNC_PROC.count_reg[26]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.190 r  seg_view_controller0/SYNC_PROC.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.190    seg_view_controller0/SYNC_PROC.count_reg[24]_i_1_n_5
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.862    -0.828    seg_view_controller0/clk
    SLICE_X60Y10         FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[26]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.121    -0.469    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.134    -0.335    seg_view_controller0/SYNC_PROC.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 seg_view_controller0/SYNC_PROC.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            seg_view_controller0/SYNC_PROC.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_clk_wiz_0_1 rise@0.000ns - clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.594    -0.587    seg_view_controller0/clk
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  seg_view_controller0/SYNC_PROC.count_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.298    seg_view_controller0/SYNC_PROC.count_reg[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  seg_view_controller0/SYNC_PROC.count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.188    seg_view_controller0/SYNC_PROC.count_reg[0]_i_2_n_5
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=87, routed)          0.864    -0.826    seg_view_controller0/clk
    SLICE_X60Y4          FDRE                                         r  seg_view_controller0/SYNC_PROC.count_reg[2]/C
                         clock pessimism              0.238    -0.587    
                         clock uncertainty            0.121    -0.467    
    SLICE_X60Y4          FDRE (Hold_fdre_C_D)         0.134    -0.333    seg_view_controller0/SYNC_PROC.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.145    





