{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765228492313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765228492313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 02:44:52 2025 " "Processing started: Tue Dec  9 02:44:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765228492313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228492313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo_top_bb -c demo_top_bb " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo_top_bb -c demo_top_bb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228492313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765228495266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765228495266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_tx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_tx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_other " "Found entity 1: uart_tx_other" {  } { { "RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_tx_32.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_tx_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_32 " "Found entity 1: uart_tx_32" {  } { { "RTL_Mavishan/uart_tx_32.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_rx_other_16.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_rx_other_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other_16 " "Found entity 1: uart_rx_other_16" {  } { { "RTL_Mavishan/uart_rx_other_16.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_rx_other_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_rx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_rx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other " "Found entity 1: uart_rx_other" {  } { { "RTL_Mavishan/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_rx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_other_32_16.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_other_32_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other_32_16 " "Found entity 1: uart_other_32_16" {  } { { "RTL_Mavishan/uart_other_32_16.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other_32_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/uart_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/uart_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other " "Found entity 1: uart_other" {  } { { "RTL_Mavishan/uart_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/top_with_bb_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/top_with_bb_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bb_v1 " "Found entity 1: top_with_bb_v1" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_with_bram " "Found entity 1: slave_with_bram" {  } { { "RTL_Mavishan/slave_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(27) " "Verilog HDL Declaration information at slave_port.v(27): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765228524953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(28) " "Verilog HDL Declaration information at slave_port.v(28): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765228524953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(26) " "Verilog HDL Declaration information at slave_port.v(26): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765228524954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(19) " "Verilog HDL Declaration information at slave_port.v(19): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765228524954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(7) " "Verilog HDL Declaration information at slave_port.v(7): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765228524954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "RTL_Mavishan/slave_memory_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_memory_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_bram_2k.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_bram_2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram_2k " "Found entity 1: slave_bram_2k" {  } { { "RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/slave_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/slave_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram " "Found entity 1: slave_bram" {  } { { "RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "RTL_Mavishan/mux3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "RTL_Mavishan/mux2.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(37) " "Verilog HDL Declaration information at master_port.v(37): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765228524966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765228524967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765228524967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/master_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/master_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_bram " "Found entity 1: master_bram" {  } { { "RTL_Mavishan/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/demo_top_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/demo_top_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb " "Found entity 1: demo_top_bb" {  } { { "RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "RTL_Mavishan/dec3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/dec3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "RTL_Mavishan/bus_m2_s3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_m2_s3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "RTL_Mavishan/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "RTL_Mavishan/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/baudrate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/arbiter_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/arbiter_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_mav " "Found entity 1: arbiter_mav" {  } { { "RTL_Mavishan/arbiter_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/arbiter_mav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_mavishan/addr_decoder_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_mavishan/addr_decoder_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder_mav " "Found entity 1: addr_decoder_mav" {  } { { "RTL_Mavishan/addr_decoder_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/addr_decoder_mav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228524992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228524992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_top_bb " "Elaborating entity \"demo_top_bb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765228525106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(147) " "Verilog HDL assignment warning at demo_top_bb.v(147): truncated value with size 32 to match size of target (2)" {  } { { "RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525115 "|demo_top_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(152) " "Verilog HDL assignment warning at demo_top_bb.v(152): truncated value with size 32 to match size of target (2)" {  } { { "RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525116 "|demo_top_bb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_with_bb_v1 top_with_bb_v1:bus " "Elaborating entity \"top_with_bb_v1\" for hierarchy \"top_with_bb_v1:bus\"" {  } { { "RTL_Mavishan/demo_top_bb.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/demo_top_bb.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port top_with_bb_v1:bus\|master_port:master1 " "Elaborating entity \"master_port\" for hierarchy \"top_with_bb_v1:bus\|master_port:master1\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "master1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(99) " "Verilog HDL assignment warning at master_port.v(99): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525172 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(105) " "Verilog HDL assignment warning at master_port.v(105): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525172 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(120) " "Verilog HDL assignment warning at master_port.v(120): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525172 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(134) " "Verilog HDL assignment warning at master_port.v(134): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525173 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(146) " "Verilog HDL assignment warning at master_port.v(146): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/master_port.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525173 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master top_with_bb_v1:bus\|bus_bridge_master:bb_master " "Elaborating entity \"bus_bridge_master\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "bb_master" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bus_bridge_master.v(155) " "Verilog HDL assignment warning at bus_bridge_master.v(155): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525201 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 bus_bridge_master.v(177) " "Verilog HDL assignment warning at bus_bridge_master.v(177): truncated value with size 17 to match size of target (16)" {  } { { "RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525202 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\"" {  } { { "RTL_Mavishan/bus_bridge_master.v" "fifo_queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3)" {  } { { "RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525219 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(35) " "Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3)" {  } { { "RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/fifo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525220 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_other top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module " "Elaborating entity \"uart_other\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\"" {  } { { "RTL_Mavishan/bus_bridge_master.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/bus_bridge_master.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_other top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_tx_other:transmitter " "Elaborating entity \"uart_tx_other\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_tx_other:transmitter\"" {  } { { "RTL_Mavishan/uart_other.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 uart_tx_other.v(21) " "Verilog HDL or VHDL warning at uart_tx_other.v(21): object \"flag1\" assigned a value but never read" {  } { { "RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_other.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765228525243 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag2 uart_tx_other.v(22) " "Verilog HDL or VHDL warning at uart_tx_other.v(22): object \"flag2\" assigned a value but never read" {  } { { "RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_tx_other.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765228525243 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_other top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_rx_other:receiver " "Elaborating entity \"uart_rx_other\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_rx_other:receiver\"" {  } { { "RTL_Mavishan/uart_other.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|baudrate:bd " "Elaborating entity \"baudrate\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|baudrate:bd\"" {  } { { "RTL_Mavishan/uart_other.v" "bd" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/uart_other.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudrate.sv(23) " "Verilog HDL assignment warning at baudrate.sv(23): truncated value with size 32 to match size of target (9)" {  } { { "RTL_Mavishan/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/baudrate.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525277 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate:bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 baudrate.sv(28) " "Verilog HDL assignment warning at baudrate.sv(28): truncated value with size 32 to match size of target (13)" {  } { { "RTL_Mavishan/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/baudrate.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525277 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate:bd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram top_with_bb_v1:bus\|slave_with_bram:slave1 " "Elaborating entity \"slave_with_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\"" {  } { { "RTL_Mavishan/top_with_bb_v1.v" "slave1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/top_with_bb_v1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp\"" {  } { { "RTL_Mavishan/slave_with_bram.v" "sp" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_with_bram.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(81) " "Verilog HDL assignment warning at slave_port.v(81): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525296 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(97) " "Verilog HDL assignment warning at slave_port.v(97): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525296 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(130) " "Verilog HDL assignment warning at slave_port.v(130): truncated value with size 32 to match size of target (4)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525296 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(154) " "Verilog HDL assignment warning at slave_port.v(154): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525297 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(168) " "Verilog HDL assignment warning at slave_port.v(168): truncated value with size 32 to match size of target (8)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525297 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 slave_port.v(187) " "Verilog HDL assignment warning at slave_port.v(187): truncated value with size 32 to match size of target (2)" {  } { { "RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_port.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228525297 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\"" {  } { { "RTL_Mavishan/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_with_bram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram_2k top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory " "Elaborating entity \"slave_bram_2k\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\"" {  } { { "RTL_Mavishan/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_memory_bram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_Mavishan/slave_bram_2k.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file meminit/slave2k.mif " "Parameter \"init_file\" = \"meminit/slave2k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228525719 ""}  } { { "RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765228525719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tqk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tqk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tqk1 " "Found entity 1: altsyncram_tqk1" {  } { { "db/altsyncram_tqk1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_tqk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228525861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228525861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tqk1 top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated " "Elaborating entity \"altsyncram_tqk1\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbb2 " "Found entity 1: altsyncram_hbb2" {  } { { "db/altsyncram_hbb2.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_hbb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228525946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228525946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbb2 top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|altsyncram_hbb2:altsyncram1 " "Elaborating entity \"altsyncram_hbb2\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|altsyncram_hbb2:altsyncram1\"" {  } { { "db/altsyncram_tqk1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_tqk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525946 ""}
{ "Error" "EMIO_MIO_MISSING_END" "slave2k.mif " "Missing syntax END in the Memory Initialization File \"slave2k.mif\"" {  } { { "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/meminit/slave2k.mif" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/meminit/slave2k.mif" 10 -1 0 } }  } 0 113025 "Missing syntax END in the Memory Initialization File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525967 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "meminit/slave2k.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File meminit/slave2k.mif -- setting all initial values to 0" {  } { { "RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1765228525968 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|altsyncram_hbb2:altsyncram1 " "Can't elaborate user hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_tqk1:auto_generated\|altsyncram_hbb2:altsyncram1\"" {  } { { "db/altsyncram_tqk1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/db/altsyncram_tqk1.tdf" 38 2 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228525979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/output_files/demo_top_bb.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/our_bus_together_simulation/output_files/demo_top_bb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228526076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765228526156 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  9 02:45:26 2025 " "Processing ended: Tue Dec  9 02:45:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765228526156 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765228526156 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765228526156 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228526156 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228526876 ""}
