// Gokul's D-flipflop

module IFID_ff (q, d, wen, clk, rst);

    output         q; //DFF output
    input          d; //DFF input
    input 	   wen; //Write Enable - I can't think of a good reason to use this here
    input          clk; //Clock
    input          rst; //Reset (used synchronously)

    reg            state;

    // inputs //
    input d_PC;
    input d_instr;

    // outputs //
    output q_PC;
    output q_instr;
    assign q = state;

    always @(posedge clk) begin
      state = rst ? 0 : (wen ? d : state);
    end

endmodule