 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:30:00 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              71.00
  Critical Path Length:        119.02
  Critical Path Slack:         979.30
  Critical Path Clk Period:   1100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                715
  Buf/Inv Cell Count:              60
  Buf Cell Count:                   4
  Inv Cell Count:                  56
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       520
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1472.002042
  Noncombinational Area:  1291.559850
  Buf/Inv Area:             79.292929
  Total Buffer Area:             8.13
  Total Inverter Area:          71.16
  Macro/Black Box Area:      0.000000
  Net Area:                694.145606
  -----------------------------------
  Cell Area:              2763.561892
  Design Area:            3457.707498


  Design Rules
  -----------------------------------
  Total Number of Nets:           982
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.32
  Logic Optimization:                  1.32
  Mapping Optimization:                8.75
  -----------------------------------------
  Overall Compile Time:               36.33
  Overall Compile Wall Clock Time:    37.65

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
