/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [17:0] celloutsig_0_1z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [21:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = !(celloutsig_0_7z ? celloutsig_0_2z[8] : celloutsig_0_11z);
  assign celloutsig_0_33z = !(celloutsig_0_27z ? celloutsig_0_1z[5] : celloutsig_0_13z);
  assign celloutsig_1_7z = ~celloutsig_1_1z;
  assign celloutsig_0_4z = ~celloutsig_0_3z;
  assign celloutsig_1_11z = ~in_data[163];
  assign celloutsig_1_12z = ~celloutsig_1_2z;
  assign celloutsig_1_14z = ~celloutsig_1_3z;
  assign celloutsig_0_11z = ~in_data[66];
  assign celloutsig_0_27z = ~celloutsig_0_19z;
  assign celloutsig_1_1z = celloutsig_1_0z[0] | in_data[143];
  assign celloutsig_1_8z = celloutsig_1_1z | celloutsig_1_5z[5];
  assign celloutsig_0_13z = in_data[61] | celloutsig_0_7z;
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ celloutsig_1_0z[1]);
  assign celloutsig_1_19z = ~(celloutsig_1_3z ^ in_data[175]);
  assign celloutsig_0_15z = ~(celloutsig_0_4z ^ celloutsig_0_7z);
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_0z[3], celloutsig_0_11z, celloutsig_0_16z[4:1], celloutsig_0_16z[2], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_14z } & celloutsig_0_0z[13:1];
  assign celloutsig_0_8z = { celloutsig_0_2z[11:10], celloutsig_0_7z, celloutsig_0_4z } === { celloutsig_0_1z[9], celloutsig_0_5z };
  assign celloutsig_0_3z = celloutsig_0_0z[13:2] >= in_data[84:73];
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_8z } >= _00_[9:3];
  assign celloutsig_0_7z = { celloutsig_0_2z[8:7], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z } >= { celloutsig_0_5z[0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_6z[4:1] >= { celloutsig_0_17z[11], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_5z[2], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z } > celloutsig_0_0z[10:5];
  assign celloutsig_0_0z = in_data[78:65] % { 1'h1, in_data[17:5] };
  assign celloutsig_1_0z = in_data[165] ? in_data[174:172] : { 1'h0, in_data[164:163] };
  assign celloutsig_1_17z = ~ { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_34z = ^ { celloutsig_0_16z[3:1], celloutsig_0_16z[2], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_1_4z = ^ { in_data[130:129], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[82:81], celloutsig_0_3z } << in_data[16:14];
  assign celloutsig_0_6z = { in_data[30:19], celloutsig_0_4z } - { in_data[40:30], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[13:2] - in_data[33:22];
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 22'h000000;
    else if (clkin_data[0]) celloutsig_1_5z = { in_data[146:136], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 18'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_1z = { in_data[16:13], celloutsig_0_0z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z) | (in_data[129] & in_data[146]));
  assign { celloutsig_0_16z[3], celloutsig_0_16z[4], celloutsig_0_16z[1], celloutsig_0_16z[2] } = ~ { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_16z[0] = celloutsig_0_16z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
