{
  "processor": "OKI MSM80C85AH",
  "manufacturer": "OKI",
  "year": 1985,
  "schema_version": "1.0",
  "base_architecture": "i8085",
  "base_timing_reference": "models/intel/i8085/timing/i8085_timing.json",
  "timing_notes": "Enhanced CMOS 8085 variant; faster timing on memory and control operations vs standard MSM80C85; memory access 6 vs 7 cycles; control flow 5 vs 7 cycles; 5MHz max clock",
  "source": "OKI MSM80C85AH datasheet, enhanced 8085 CMOS documentation",
  "instruction_count": 48,
  "instructions": [
    {"mnemonic": "MOV", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register"},
    {"mnemonic": "MVI", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to register"},
    {"mnemonic": "LXI", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load register pair immediate"},
    {"mnemonic": "LDA", "bytes": 3, "cycles": 12, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load accumulator direct (improved)"},
    {"mnemonic": "STA", "bytes": 3, "cycles": 12, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store accumulator direct (improved)"},
    {"mnemonic": "LDAX", "bytes": 1, "cycles": 6, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load accumulator indirect (improved)"},
    {"mnemonic": "STAX", "bytes": 1, "cycles": 6, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store accumulator indirect (improved)"},
    {"mnemonic": "MOV_M", "bytes": 1, "cycles": 6, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Move to/from memory via HL (improved)"},
    {"mnemonic": "XCHG", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange DE and HL"},
    {"mnemonic": "ADD", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P,C", "notes": "Add register to A"},
    {"mnemonic": "ADI", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "S,Z,AC,P,C", "notes": "Add immediate"},
    {"mnemonic": "ADC", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P,C", "notes": "Add with carry"},
    {"mnemonic": "SUB", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P,C", "notes": "Subtract register from A"},
    {"mnemonic": "SUI", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "S,Z,AC,P,C", "notes": "Subtract immediate"},
    {"mnemonic": "SBB", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P,C", "notes": "Subtract with borrow"},
    {"mnemonic": "ANA", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P,C", "notes": "AND register with A"},
    {"mnemonic": "ANI", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "S,Z,AC,P,C", "notes": "AND immediate"},
    {"mnemonic": "ORA", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P,C", "notes": "OR register with A"},
    {"mnemonic": "XRA", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P,C", "notes": "XOR register with A"},
    {"mnemonic": "CMP", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P,C", "notes": "Compare register with A"},
    {"mnemonic": "CPI", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "S,Z,AC,P,C", "notes": "Compare immediate"},
    {"mnemonic": "INR", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P", "notes": "Increment register"},
    {"mnemonic": "DCR", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "S,Z,AC,P", "notes": "Decrement register"},
    {"mnemonic": "INX", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Increment register pair"},
    {"mnemonic": "DCX", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Decrement register pair"},
    {"mnemonic": "DAD", "bytes": 1, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Double add"},
    {"mnemonic": "RLC", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate left circular"},
    {"mnemonic": "RRC", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate right circular"},
    {"mnemonic": "RAL", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate left through carry"},
    {"mnemonic": "RAR", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate right through carry"},
    {"mnemonic": "DAA", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "S,Z,AC,P,C", "notes": "Decimal adjust accumulator"},
    {"mnemonic": "CMA", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Complement accumulator"},
    {"mnemonic": "JMP", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump unconditional"},
    {"mnemonic": "JZ", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if zero (improved)"},
    {"mnemonic": "JNZ", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if not zero (improved)"},
    {"mnemonic": "JC", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if carry (improved)"},
    {"mnemonic": "CALL", "bytes": 3, "cycles": 16, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call subroutine (improved)"},
    {"mnemonic": "RET", "bytes": 1, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "PUSH", "bytes": 1, "cycles": 12, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register pair"},
    {"mnemonic": "POP", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register pair"},
    {"mnemonic": "PCHL", "bytes": 1, "cycles": 6, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump to HL"},
    {"mnemonic": "RST", "bytes": 1, "cycles": 12, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Restart vector call"},
    {"mnemonic": "IN", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUT", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "EI", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "HLT", "bytes": 1, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt (CMOS ultra-low power)"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
