{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450563120583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450563120583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 20:12:00 2015 " "Processing started: Sat Dec 19 20:12:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450563120583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450563120583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste_Mod_comm -c teste_Mod_comm " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste_Mod_comm -c teste_Mod_comm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450563120583 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450563121052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_mod_comm.v 1 1 " "Found 1 design units, including 1 entities, in source file teste_mod_comm.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste_Mod_comm " "Found entity 1: teste_Mod_comm" {  } { { "teste_Mod_comm.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/teste_Mod_comm.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450563121115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450563121115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suav.v 1 1 " "Found 1 design units, including 1 entities, in source file suav.v" { { "Info" "ISGN_ENTITY_NAME" "1 suav " "Found entity 1: suav" {  } { { "Suav.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/Suav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450563121130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450563121130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregn.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregn.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_v " "Found entity 1: shift_register_v" {  } { { "ShiftRegN.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/ShiftRegN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450563121130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450563121130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Package_slicer.v(57) " "Verilog HDL information at Package_slicer.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "Package_slicer.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/Package_slicer.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1450563121130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file package_slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Package_slicer " "Found entity 1: Package_slicer" {  } { { "Package_slicer.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/Package_slicer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450563121130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450563121130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 0 0 " "Found 0 design units, including 0 entities, in source file teste.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450563121146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BIT_OUT Suav.v(9) " "Verilog HDL Implicit Net warning at Suav.v(9): created implicit net for \"BIT_OUT\"" {  } { { "Suav.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/Suav.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450563121146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste_Mod_comm " "Elaborating entity \"teste_Mod_comm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450563121208 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "teste_Mod_comm.v(49) " "Verilog HDL Case Statement information at teste_Mod_comm.v(49): all case item expressions in this case statement are onehot" {  } { { "teste_Mod_comm.v" "" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/teste_Mod_comm.v" 49 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1450563121208 "|teste_Mod_comm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suav suav:suaviza " "Elaborating entity \"suav\" for hierarchy \"suav:suaviza\"" {  } { { "teste_Mod_comm.v" "suaviza" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/teste_Mod_comm.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450563121255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_v suav:suaviza\|shift_register_v:vec " "Elaborating entity \"shift_register_v\" for hierarchy \"suav:suaviza\|shift_register_v:vec\"" {  } { { "Suav.v" "vec" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/Suav.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450563121396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Package_slicer Package_slicer:slicer " "Elaborating entity \"Package_slicer\" for hierarchy \"Package_slicer:slicer\"" {  } { { "teste_Mod_comm.v" "slicer" { Text "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/teste_Mod_comm.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450563121427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450563123303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/output_files/teste_Mod_comm.map.smsg " "Generated suppressed messages file C:/Users/Wagner/Documents/ufg/Iniciação Cientifica -2015-1 - FPGA/Projeto/teste mod_com/output_files/teste_Mod_comm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450563123396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450563123584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450563123584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "452 " "Implemented 452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450563123740 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450563123740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "442 " "Implemented 442 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450563123740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450563123740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450563123771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 20:12:03 2015 " "Processing ended: Sat Dec 19 20:12:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450563123771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450563123771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450563123771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450563123771 ""}
