
---------- Begin Simulation Statistics ----------
simSeconds                                   0.502110                       # Number of seconds simulated (Second)
simTicks                                 502109573000                       # Number of ticks simulated (Tick)
finalTick                                5090560871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  40076.38                       # Real time elapsed on the host (Second)
hostTickRate                                 12528816                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4388564                       # Number of bytes of host memory used (Byte)
simInsts                                   4272172027                       # Number of instructions simulated (Count)
simOps                                     6179074603                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   106601                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     154182                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 502115367500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 502115367500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 502115367500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 502115367500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   916                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  916                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 3891                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                3891                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1498                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           58                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1658                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         1630                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          118                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         1920                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          138                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         3976                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1464                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1528                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          104                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           96                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          104                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1552                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2026                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     9614                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           17                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         2996                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3265                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           30                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio          815                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          236                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          276                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          220                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         5417                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         2928                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3056                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          208                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          208                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3104                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         3812                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     16402                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             1946000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             2754957                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             1972392                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             1834917                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               215000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              1415500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              227495                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1244000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             3200500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1161000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1479500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2189038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.045441313000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        44477                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        44477                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3594273                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             672572                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1476095                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     715088                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1476095                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   715088                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2145                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1885                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1476095                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               715088                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1092443                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  260768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   70777                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   26311                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   11612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    5900                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3360                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1950                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     171                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  28852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  41152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  44133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  45060                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  45344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  45524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  45657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  45726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  45724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  45658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  45726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  45787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  45899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  46174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  45821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  45649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        44477                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.144277                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     63.129113                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         44469     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         44477                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        44477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.077231                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.061287                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.068666                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         43540     97.89%     97.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           821      1.85%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            62      0.14%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23             8      0.02%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             5      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             6      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             9      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            15      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         44477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  137280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                94470080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             45765632                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              188146343.10905677                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              91146702.75366369                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  502109577500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     229150.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     94332800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     45764288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 187872936.650821417570                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 91144026.047079563141                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1476095                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       715088                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  61637899500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 12297479023000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     41757.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  17197154.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0     94470080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       94470080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     45765632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     45765632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1476095                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1476095                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       715088                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         715088                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    188146343                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         188146343                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     91146703                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         91146703                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    279293046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        279293046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1473950                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              715067                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        91086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        90044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        80198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        85412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        87404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        90373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        91829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        87471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        93522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        88996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       102654                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        94427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        98530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        93867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        98312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        99825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        45632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        44841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        40348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        41801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        42651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        44791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        42941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        41154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        44249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        43962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        48520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        45132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        45266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        48284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        47806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        47689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             34001337000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7369750000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        61637899500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23068.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41818.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              889390                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             230310                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           32.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1069324                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   131.015587                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    98.046356                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   150.102267                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       660421     61.76%     61.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       283738     26.53%     88.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        64400      6.02%     94.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        22914      2.14%     96.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11265      1.05%     97.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         6508      0.61%     98.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4392      0.41%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3740      0.35%     98.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11946      1.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1069324                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              94332800                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           45764288                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              187.872937                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               91.144026                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3647811720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1938850320                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5026160160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1796509980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 39636289680.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  84152367240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 121947143520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  258145132620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   514.121113                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 316125768750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16766620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 169222962250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      3987982740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2119640325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5499556440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1936139760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 39636289680.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  85593180180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 120733826880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  259506616005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   516.832640                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 312970889750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16766620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 172377840250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           78                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       319488                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           78                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          62978375                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.287039                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.290747                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    62475987     99.20%     99.20% |      482686      0.77%     99.97% |       17999      0.03%    100.00% |        1525      0.00%    100.00% |         156      0.00%    100.00% |          21      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            62978375                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   2258142646                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.437765                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.306949                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.734741                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  1523583733     67.47%     67.47% |   692774599     30.68%     98.15% |    39584941      1.75%     99.90% |     1735244      0.08%     99.98% |      335589      0.01%     99.99% |       77753      0.00%    100.00% |       24936      0.00%    100.00% |       20025      0.00%    100.00% |        5826      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   2258142646                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     2297507592                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.290561                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033162                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.699182                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  2297383039     99.99%     99.99% |       82542      0.00%    100.00% |       36360      0.00%    100.00% |        4018      0.00%    100.00% |        1322      0.00%    100.00% |         239      0.00%    100.00% |          68      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       2297507592                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   2284907824                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018064                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012452                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.199268                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  2284907106    100.00%    100.00% |         629      0.00%    100.00% |          31      0.00%    100.00% |          39      0.00%    100.00% |          14      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    2284907824                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     12599768                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     50.706551                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.635544                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    58.822534                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    12475304     99.01%     99.01% |       82472      0.65%     99.67% |       36341      0.29%     99.96% |        4018      0.03%     99.99% |        1322      0.01%    100.00% |         239      0.00%    100.00% |          68      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     12599768                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      35608907                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.954543                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.861035                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    35218206     98.90%     98.90% |      376173      1.06%     99.96% |       13278      0.04%    100.00% |        1145      0.00%    100.00% |          92      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        35608907                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      27185115                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.421413                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.053266                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    27073428     99.59%     99.59% |      106513      0.39%     99.98% |        4721      0.02%    100.00% |         380      0.00%    100.00% |          64      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        27185115                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        184353                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001725                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.058711                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      184194     99.91%     99.91% |           0      0.00%     99.91% |         159      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          184353                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1476044      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          710096      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1476096      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       715088      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           61      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       733420      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1476044      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        710086      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       733420      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1476045      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       710086      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           10      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.Data          |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             61                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            4992                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           61                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         4992                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   271671783     23.87%     23.87% |   285127776     25.05%     48.92% |   217216819     19.08%     68.00% |   364170349     32.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1138186727                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   147153824     23.16%     23.16% |   160800992     25.31%     48.47% |   120924687     19.03%     67.51% |   206444347     32.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    635323850                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   126455725     24.13%     24.13% |   127050762     24.25%     48.38% |   115392884     22.02%     70.40% |   155104436     29.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    524003807                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       36429     21.95%     21.95% |       40900     24.65%     46.60% |       53489     32.23%     78.83% |       35127     21.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       165945                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     2998456     23.88%     23.88% |     3743273     29.81%     53.69% |     2006949     15.98%     69.67% |     3808802     30.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     12557480                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         330     16.11%     16.11% |         586     28.60%     44.70% |         605     29.53%     74.23% |         528     25.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         2049                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        4558     27.86%     27.86% |        4762     29.11%     56.97% |        3280     20.05%     77.02% |        3759     22.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        16359                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     1010757     18.92%     18.92% |     1684420     31.53%     50.45% |      674106     12.62%     63.06% |     1973458     36.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5342741                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        3988     24.38%     24.38% |        5624     34.38%     58.76% |        2543     15.54%     74.30% |        4204     25.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        16359                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     1992945     27.55%     27.55% |     2061519     28.50%     56.05% |     1339933     18.52%     74.58% |     1838825     25.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7233222                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        7810     55.78%     55.78% |        2429     17.35%     73.13% |        1959     13.99%     87.12% |        1804     12.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        14002                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        2648     35.56%     35.56% |        1952     26.22%     61.78% |        1416     19.02%     80.80% |        1430     19.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         7446                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     2748107     23.93%     23.93% |     3420827     29.79%     53.72% |     1779527     15.50%     69.22% |     3535012     30.78%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11483473                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1092668     19.18%     19.18% |     1799120     31.58%     50.76% |      729287     12.80%     63.56% |     2076462     36.44%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5697537                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      165873     23.48%     23.48% |      204436     28.94%     52.43% |      168174     23.81%     76.24% |      167843     23.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       706326                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1740926     28.27%     28.27% |     1740616     28.27%     56.54% |     1110367     18.03%     74.58% |     1565490     25.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6157399                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       23984     20.77%     20.77% |       28759     24.91%     45.68% |       38475     33.32%     79.00% |       24241     21.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       115459                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1395     18.19%     18.19% |        2045     26.67%     44.86% |        2655     34.62%     79.48% |        1574     20.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         7669                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6431     29.68%     29.68% |        4870     22.48%     52.16% |        5611     25.90%     78.05% |        4756     21.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21668                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         396     23.04%     23.04% |         473     27.52%     50.55% |         488     28.39%     78.94% |         362     21.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         1719                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        4515     21.12%     21.12% |        5318     24.88%     46.00% |        6864     32.11%     78.11% |        4679     21.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        21376                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     3786832     15.14%     15.14% |     8528360     34.10%     49.24% |     2490518      9.96%     59.20% |    10204963     40.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     25010673                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   146981519     23.16%     23.16% |   160591685     25.31%     48.47% |   120750888     19.03%     67.50% |   206271748     32.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    634595840                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        2649     35.57%     35.57% |        1953     26.22%     61.79% |        1416     19.01%     80.80% |        1430     19.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         7448                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       10949     24.80%     24.80% |       11055     25.04%     49.83% |       12420     28.13%     77.96% |        9731     22.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        44155                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      245821     23.35%     23.35% |      317104     30.13%     53.48% |      220554     20.95%     74.44% |      269080     25.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1052559                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    36867075     21.26%     21.26% |    45168030     26.04%     47.30% |    33262713     19.18%     66.48% |    58140960     33.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    173438778                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      143860     13.16%     13.16% |      409495     37.47%     50.63% |       72957      6.68%     57.31% |      466570     42.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1092882                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         480     21.26%     21.26% |         372     16.47%     37.73% |         963     42.65%     80.38% |         443     19.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         2258                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |      864313     20.39%     20.39% |     1271383     30.00%     50.40% |      598198     14.12%     64.51% |     1503988     35.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4237882                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          32     10.85%     10.85% |          61     20.68%     31.53% |         166     56.27%     87.80% |          36     12.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          295                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        1981     21.93%     21.93% |        3059     33.86%     55.79% |        1648     18.24%     74.03% |        2346     25.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total         9034                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   229923486     24.62%     24.62% |   229628348     24.58%     49.20% |   180729156     19.35%     68.55% |   293744325     31.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    934025315                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   124567885     24.11%     24.11% |   124898216     24.17%     48.28% |   114207655     22.10%     70.38% |   153070580     29.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    516744336                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |        1015     24.95%     24.95% |         712     17.50%     42.45% |        1630     40.07%     82.52% |         711     17.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         4068                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1883794     26.00%     26.00% |     2149444     29.67%     55.66% |     1181329     16.30%     71.97% |     2031024     28.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7245591                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         298     17.00%     17.00% |         525     29.95%     46.95% |         438     24.99%     71.93% |         492     28.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         1753                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        2577     35.19%     35.19% |        1703     23.25%     58.44% |        1632     22.28%     80.72% |        1412     19.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         7324                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |          12     16.90%     16.90% |          24     33.80%     50.70% |           4      5.63%     56.34% |          31     43.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           71                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     1010757     18.92%     18.92% |     1684420     31.53%     50.45% |      674106     12.62%     63.06% |     1973458     36.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5342741                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        3988     24.38%     24.38% |        5624     34.38%     58.76% |        2543     15.54%     74.30% |        4204     25.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        16359                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      251622     23.43%     23.43% |      320428     29.83%     53.26% |      229077     21.33%     74.59% |      272973     25.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1074100                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1741323     28.27%     28.27% |     1741091     28.27%     56.54% |     1110855     18.04%     74.58% |     1565852     25.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6159121                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        2754     82.53%     82.53% |         198      5.93%     88.46% |         240      7.19%     95.65% |         145      4.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         3337                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        5056     47.41%     47.41% |        2231     20.92%     68.33% |        1719     16.12%     84.44% |        1659     15.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        10665                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        2648     35.56%     35.56% |        1952     26.22%     61.78% |        1416     19.02%     80.80% |        1430     19.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         7446                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         327      4.84%      4.84% |        1873     27.73%     32.57% |        2490     36.86%     69.43% |        2065     30.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         6755                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      6.25%      6.25% |           1      6.25%     12.50% |          14     87.50%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           16                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           9     39.13%     39.13% |           9     39.13%     78.26% |           1      4.35%     82.61% |           4     17.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           23                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     2748107     23.93%     23.93% |     3420826     29.79%     53.72% |     1779526     15.50%     69.22% |     3535010     30.78%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11483469                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           2     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            4                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       728214      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5705795      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6159195      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE         7448      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11483472      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            5      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       707513      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       735993      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1476044      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1443516      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          11394      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean         9035      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              54673      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all          93200      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          16359      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11509308      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             20      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        87892      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       859486      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       528665      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       639562      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       345944      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1317      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE         7446      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          625      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        90317      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           38      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4483331      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5627090      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       704956      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       641290      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        16359      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         2049      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11483469      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         1932      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         4386      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          219      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          243      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           74      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1443516      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         1497      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          445      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2573      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1813      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          53912      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all        90317      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack            761      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          625      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           77      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       859410      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          502      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS            9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        87969      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       528665      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          288      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock         8763      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           18      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11500545      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           40      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         7291      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean         9000      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           68      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           33      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           35      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        16291      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   1138179973                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.273916                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019350                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.027200                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  1138099758     99.99%     99.99% |       59764      0.01%    100.00% |       18714      0.00%    100.00% |        1188      0.00%    100.00% |         492      0.00%    100.00% |          51      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   1138179973                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   1132474766                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000588                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000407                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024235                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1131809243     99.94%     99.94% |      665523      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   1132474766                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      5705207                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    55.529186                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.207135                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    65.487616                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     5624992     98.59%     98.59% |       59764      1.05%     99.64% |       18714      0.33%     99.97% |        1188      0.02%     99.99% |         492      0.01%    100.00% |          51      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      5705207                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    479212764                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.656788                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.105137                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.734625                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   479176524     99.99%     99.99% |       16746      0.00%    100.00% |       15769      0.00%    100.00% |        2692      0.00%    100.00% |         786      0.00%    100.00% |         182      0.00%    100.00% |          61      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    479212764                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    473083291                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.077875                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.055112                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.347287                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   473082979    100.00%    100.00% |         274      0.00%    100.00% |          10      0.00%    100.00% |          18      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    473083291                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples      6129473                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    46.338258                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.457546                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    51.435082                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |     6093271     99.41%     99.41% |       16718      0.27%     99.68% |       15759      0.26%     99.94% |        2692      0.04%     99.98% |         786      0.01%    100.00% |         182      0.00%    100.00% |          61      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total      6129473                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    635323834                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.055467                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004194                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.569292                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   635316269    100.00%    100.00% |        5659      0.00%    100.00% |        1738      0.00%    100.00% |         124      0.00%    100.00% |          39      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    635323834                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    634595840                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000190                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   634595817    100.00%    100.00% |          23      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    634595840                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       727994                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    49.405977                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.568538                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    58.485073                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |      720429     98.96%     98.96% |        5659      0.78%     99.74% |        1738      0.24%     99.98% |         124      0.02%     99.99% |          39      0.01%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       727994                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     44614155                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.113773                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.058255                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.173743                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    44613791    100.00%    100.00% |         262      0.00%    100.00% |          85      0.00%    100.00% |          12      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     44614155                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     44590168                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.084484                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.056147                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.827580                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    44589762    100.00%    100.00% |         355      0.00%    100.00% |          21      0.00%    100.00% |          21      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     44590168                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        23987                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    55.559803                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.137886                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    67.450237                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       23674     98.70%     98.70% |         220      0.92%     99.61% |          76      0.32%     99.93% |          12      0.05%     99.98% |           3      0.01%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        23987                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        88433                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.406014                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.739763                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    33.201851                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       86205     97.48%     97.48% |        2059      2.33%     99.81% |          48      0.05%     99.86% |          63      0.07%     99.93% |          34      0.04%     99.97% |          20      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        88433                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        75326                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.003518                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000201                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.571477                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |       75323    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        75326                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        13107                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    57.695201                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    41.887552                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    68.545245                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       10879     83.00%     83.00% |        2059     15.71%     98.71% |          48      0.37%     99.08% |          63      0.48%     99.56% |          34      0.26%     99.82% |          20      0.15%     99.97% |           2      0.02%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        13107                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        88433                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       88433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        88433                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        88433                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       88433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        88433                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1481337                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2191423                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    254906500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   116.320081                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      2924863                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000287                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2191423                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000272                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1443516                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         4302166                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      5807572                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.300940                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.584831                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15      5797436     99.83%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31         9763      0.17%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          335      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63           29      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      5807572                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    395289138                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      2838034                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    398127172                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    146981519                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       172304                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    147153823                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    545280995                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.053623                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    142847000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          350                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.261970                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      5758445                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.001131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        41317                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.431827                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        45875                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      5766255                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000566                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      2758716                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         4995612                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      7223019                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.554612                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.447706                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15      7176067     99.35%     99.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        44711      0.62%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         2070      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63          144      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           26      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      7223019                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    408632793                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      3544260                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    412177053                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    160591722                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       209354                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    160801076                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    572978129                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.056382                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    207614000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1907                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.362342                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      7174441                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        46248                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        51010                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      7176870                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000705                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      3433139                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000337                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         2878594                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      3856858                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.367518                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     1.744986                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      3848236     99.78%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31         8273      0.21%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          323      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           24      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      3856858                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    330763532                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      1844301                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    332607833                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    120750989                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       173838                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    120924827                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    453532660                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.044590                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    112794000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count         2509                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.248701                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      3797666                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000746                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        57374                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        60654                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      3799624                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000373                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      1789007                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         6315002                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      7394147                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.540002                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.377686                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      7349710     99.40%     99.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        42432      0.57%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         1847      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          140      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           16      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      7394147                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    515627398                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3645318                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    519272716                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    206271748                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       172599                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    206444347                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    725717063                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.071399                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    282329500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         2100                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.389035                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      7352929                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001444                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        39414                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.767562                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        43173                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      7354733                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000722                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3544944                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000348                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6090                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     38696779                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.806135                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.746815                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     38304538     98.99%     98.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       377507      0.98%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        13424      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1188      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79          106      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95           15      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     38696779                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1476284                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002610                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       124441                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24083481                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002367                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8080000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          889                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.335500                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11104728                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1495280                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     12600008                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     25508000                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.020982                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3088111                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000303                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11525806                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        42228876                       (Unspecified)
system.ruby.network.msg_byte.Control        337831008                       (Unspecified)
system.ruby.network.msg_count.Request_Control       493114                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      3944912                       (Unspecified)
system.ruby.network.msg_count.Response_Data     44385495                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3195755640                       (Unspecified)
system.ruby.network.msg_count.Response_Control     76066638                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    608533104                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     21748983                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1565926776                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     12743781                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    101950248                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      5758445                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.005734                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        45875                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      2758716                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.002747                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      7174340                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.007144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        51010                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      3433087                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.003419                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      3799484                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.003784                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        57374                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      7354733                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.007324                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        39414                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24083239                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.023982                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3087873                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003075                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11525667                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.011477                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1481097                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001475                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1443516                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001437                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      3797525                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.003782                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        60654                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      1788920                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.001781                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      7352929                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.007322                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        43173                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3544944                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003530                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1476044                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001470                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     25507761                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.025401                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       124408                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000124                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      2924624                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.002912                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      5766255                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.005742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        41317                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      7176771                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.007147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        46248                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.334026                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      3010338                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     24082704                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        41317                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       330536                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      3017136                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    217233792                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      2793979                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      2758716                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     22351832                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     22069728                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1883794                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1         1015                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    135633168                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        73080                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0       864313                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0      6914504                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      5766255                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000566                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        41317                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      5758445                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001341                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   3948259000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   685.646733                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        45875                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     13459000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   293.384196                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      2758716                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        45500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.016493                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization     14934546                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.487180                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      5807572                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    238952736                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    192492160                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     12030780                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        41317                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       330536                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      3007690                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    216553680                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      2758565                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     22068520                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization     11858538                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     1.180872                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      8563036                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    189736608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes    121232320                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   3961763500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      7636643                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   462.658746                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.35                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.22                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      3010338                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     24082704                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1         9446                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1       680112                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        35414                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      2758716                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       283312                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     22069728                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1883794                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1         1015                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    135633168                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        73080                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0       864313                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0      6914504                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.622583                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      3753614                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     30028912                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        46248                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       369984                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      3761772                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    270847584                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      3465395                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      3433139                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     27723160                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     27465112                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      2149444                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          713                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    154759968                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        51336                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0      1271383                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0     10171064                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      7176870                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000705                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        46248                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      7174441                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   4740108000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   660.693704                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        51010                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     12684000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   248.657126                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      3433139                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000337                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        82500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.024030                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization     18618207                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.853998                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      7223118                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    297891312                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    240106368                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     15006692                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.55                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.45                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        46248                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       369984                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      3751662                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    270119664                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      3425208                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     27401664                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization     13970363                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.391167                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count     10658590                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    223525808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes    138257088                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   4752874500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      8788911                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   445.919629                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.41                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.26                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      3753614                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     30028912                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        10110                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1       727920                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        40187                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      3433139                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       321496                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     27465112                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      2149444                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          713                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    154759968                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        51336                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0      1271383                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0     10171064                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     0.875284                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      2018139                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     16145112                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        57374                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       458992                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      2023887                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    145719864                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      1834761                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      1789007                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     14678088                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     14312056                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      1181329                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1630                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0     85055688                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       117360                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       598198                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      4785584                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      3799624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000373                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        57374                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      3797666                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.000861                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   2483033500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   653.831459                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        60654                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time      9336000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   153.922248                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      1789007                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        31500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.017608                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization      9995387                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     0.995339                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      3856998                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    159926192                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    129070208                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy      8066920                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.30                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        57374                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       458992                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      2016722                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    145203984                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      1782902                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     14263216                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization 7584159.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     0.755230                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count      5647327                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    121346552                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes     76167936                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   2492401000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      4802577                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   441.341718                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      2018139                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     16145112                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         7165                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       515880                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        51859                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      1789007                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       414872                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     14312056                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      1181329                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1630                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0     85055688                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       117360                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       598198                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      4785584                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.622787                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      3817917                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     30543336                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        39414                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       315312                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      3824533                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    275366376                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3572661                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3544944                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     28581288                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     28359552                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      2031024                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          712                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    146233728                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        51264                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1503988                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0     12031904                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      7354733                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000722                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        39414                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      7352929                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001612                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   4530158000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   616.102508                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        43173                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     10283500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   238.192852                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3544944                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000348                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time       103000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.029055                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization 18963021.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     1.888335                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      7394147                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    303408344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    244255168                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     15265986                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.56                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.45                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        39414                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       315312                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      3816487                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    274787064                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3538246                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     28305968                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization     13629651                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.357239                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count     10941046                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    218074416                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    130546048                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   4540544500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      8315314                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   415.000951                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      3817917                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     30543336                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1         8046                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       579312                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        34415                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3544944                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       275320                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     28359552                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      2031024                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          712                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    146233728                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        51264                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1503988                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0     12031904                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     6.024925                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14076292                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    112610336                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       124408                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2       995264                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     14776304                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1063893888                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     13815738                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11525806                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    110525904                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     92206448                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7245591                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         4070                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    521682552                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       293040                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4237882                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     33903056                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24083481                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002366                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3088112                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000303                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11525806                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1476284                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000398                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1289527000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   873.495208                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     25508000                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   2956015500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   115.885820                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       124408                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        51000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.409941                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization     54317912                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.408970                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     38697399                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    869086648                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    559507456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     35001346                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     12600008                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    100800064                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1492643                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    107470296                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1591399                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11525806                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     12731192                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     92206448                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7245591                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         4070                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    521682552                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       293040                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4237882                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     33903056                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization     66688990                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     6.640880                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     27108692                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1067023840                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    850154304                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4245593500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     53671941                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   156.613735                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         1.98                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.58                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1476284                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     11810272                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       124408                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2       995264                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13283661                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    956423592                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12224339                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1     97794712                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.581079                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1476284                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     11810272                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2186441                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    157423752                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2176946                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     17415568                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1481337                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1443516                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      2924863                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000291                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     18594000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.357221                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4302810.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.428473                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      2924853                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     68844968                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     45446144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      2840409                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1476284                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     11810272                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       710096                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     51126912                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       733420                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      5867360                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 7367811.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.733686                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      2924863                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    117884984                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes     94486080                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     18594000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      5905771                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.357221                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1476345                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    106296840                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1443526                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     11548208                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000264                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000276                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2526.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000252                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        40424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.507821                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14076292                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    112610336                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       184353                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1474824                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     14795361                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1065265992                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     13829740                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11525806                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    110637920                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     92206448                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7245591                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         4070                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    521682552                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       293040                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4242935                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     33943480                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      5766255                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000567                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      3589500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.622501                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      7354733                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000723                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      3070000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.417418                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        39414                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.025372                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24083481                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002698                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1692164500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    70.262455                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3088112                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000306                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     15626000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     5.060050                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11525806                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1780500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.154479                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1481337                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     13163000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     8.885892                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1443516                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        41317                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.036305                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      7176870                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000705                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2627500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.366107                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        46248                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.064868                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      3799624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000374                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      1567500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.412541                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        57374                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.017429                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization     14934546                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.487180                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      5807572                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    238952736                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    192492160                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      3591000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     12033133                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.618331                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        41317                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       330536                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      3007690                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    216553680                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      2758565                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     22068520                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization     18618207                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.853998                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      7223118                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    297891312                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    240106368                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2630500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     15007275                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.364178                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.55                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.45                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        46248                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       369984                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      3751662                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    270119664                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      3425208                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     27401664                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization      9995387                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     0.995339                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      3856998                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    159926192                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    129070208                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      1568500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy      8067345                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.406663                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.30                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        57374                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       458992                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      2016722                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    145203984                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      1782902                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     14263216                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization 18963021.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     1.888335                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      7394147                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    303408344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    244255168                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      3071000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     15266657                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.415329                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.56                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.45                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        39414                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       315312                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      3816487                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    274787064                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3538246                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     28305968                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization     54317914                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.408970                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     38697399                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    869086648                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    559507456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1709571000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     35883151                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    44.177930                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     12600008                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    100800064                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1492643                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    107470296                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1591399                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11525806                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     12731192                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     92206448                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7245591                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         4070                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    521682552                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       293040                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4237882                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     33903056                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4302810.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.428473                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      2924853                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     68844968                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     45446144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     13163000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      2841543                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.500397                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1476284                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     11810272                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       710096                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     51126912                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       733420                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      5867360                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000276                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               806230787                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             1710521790                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          133443                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            1608187428                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1299435                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    278667060                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    581497728                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        35210                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    804041967                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      2.000129                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.102713                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        283302294     35.23%     35.23% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        142235643     17.69%     52.92% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         92779947     11.54%     64.46% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         82154424     10.22%     74.68% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         81731120     10.17%     84.85% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         59825897      7.44%     92.29% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         35035411      4.36%     96.64% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         18155660      2.26%     98.90% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8          8821571      1.10%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    804041967                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        3806585     16.34%     16.34% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     16.34% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              1      0.00%     16.34% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         1266      0.01%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           23      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            32      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           301      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            8      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     16.35% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6050      0.03%     16.37% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     16.37% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     16.37% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     16.37% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     16.37% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     16.37% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1512      0.01%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     16.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      17189646     73.79%     90.17% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       915000      3.93%     94.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1362217      5.85%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        13823      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        43731      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    808880362     50.30%     50.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       360656      0.02%     50.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        92032      0.01%     50.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd    113928687      7.08%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         1424      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         2646      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2628908      0.16%     57.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     57.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt          722      0.00%     57.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1705088      0.11%     57.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     57.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         1302      0.00%     57.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     57.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     57.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     25393398      1.58%     59.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     21442369      1.33%     60.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       189106      0.01%     60.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      7861335      0.49%     61.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       435619      0.03%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    402589088     25.03%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     82459902      5.13%     91.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead     99671320      6.20%     97.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     40499733      2.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   1608187428                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                1.994699                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   23296464                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.014486                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      3415301815                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1629217719                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1279425411                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        629710907                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       360431995                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    297108270                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1315926154                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           315514007                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               1596216103                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            494683729                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         10542538                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 616923233                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              75646021                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           122239504                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  1.979850                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                  89455                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2188820                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           197729036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts          993526459                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1431988172                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.811484                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.811484                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.232310                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.232310                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        1858928335                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1070382831                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          192270013                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         244576423                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          427758863                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         623266869                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        777066153                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           44893                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    523398621                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    137307820                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    221906249                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     60660987                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups       91867898                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     80164310                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      4688205                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     72624274                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      1636766                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       72453031                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.997642                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2355053                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         1522                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       902352                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       836867                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        65485                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted         6741                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    278676537                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls        98233                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      4413447                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    766303050                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.868697                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.698950                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    355280614     46.36%     46.36% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    167278108     21.83%     68.19% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     41400669      5.40%     73.59% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     63439366      8.28%     81.87% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     17491500      2.28%     84.16% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      5582862      0.73%     84.88% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      7753171      1.01%     85.90% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     17422788      2.27%     88.17% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8     90653972     11.83%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    766303050                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    993526459                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1431988172                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          548218852                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            433753442                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              38314                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          71555013                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         280124129                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1274629407                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      1994875                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        13180      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    725812871     50.69%     50.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       346713      0.02%     50.71% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        72694      0.01%     50.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd     98333037      6.87%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1408      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         2618      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.58% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2460522      0.17%     57.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     57.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt          706      0.00%     57.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1689218      0.12%     57.87% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     57.87% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.87% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         1302      0.00%     57.87% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.87% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     57.87% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     57.87% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     25358082      1.77%     59.64% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.64% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.64% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     21206197      1.48%     61.12% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       188042      0.01%     61.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      7847513      0.55%     61.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       435217      0.03%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    351744109     24.56%     86.28% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     74206949      5.18%     91.46% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     82009333      5.73%     97.19% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     40258461      2.81%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1431988172                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples     90653972                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       118317465                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    422781944                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        203857757                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     54362419                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       4722382                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     69832592                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       285142                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    1757854244                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       561710                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    153869576                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1268874037                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches           91867898                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     75644951                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            644999694                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       10002718                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             52160                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        46709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        66325                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         3201                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         2943                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        147180001                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1353746                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1037                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    804041967                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.268447                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.262240                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       501857455     62.42%     62.42% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         8618724      1.07%     63.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        28484455      3.54%     67.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        29023272      3.61%     70.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        24477253      3.04%     73.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        18910069      2.35%     76.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        26762865      3.33%     79.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         9030488      1.12%     80.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       156877386     19.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    804041967                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.113947                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.573835                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          4722382                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          42019952                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        52110056                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    1710655233                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        65424                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       523398621                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      137307820                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        71579                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3320064                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        48061678                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       335092                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3105577                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1420802                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      4526379                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      1578748971                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     1576533681                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1235655548                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       1792910292                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               1.955437                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.689190                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          163864159                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads       89645179                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       264460                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       335092                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      22842410                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     14442001                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          1397                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    433752450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     3.050030                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     5.770775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     431482921     99.48%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19       795781      0.18%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       288543      0.07%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39       818485      0.19%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        45818      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2428      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1105      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         5065      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         3391      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         1644      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         3508      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         4904      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        33482      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139       101795      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         9553      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        33376      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        19284      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         6378      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        36328      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        17059      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4099      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1621      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3424      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1729      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1100      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1074      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269          938      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          991      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289          985      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          786      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        24855      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1595                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    433752450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      500461860                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      122331756                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1337764                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses            91098                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      147189607                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             4461                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          238                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples          119                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 831778571.428571                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 317336904.395400                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          119    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value     39279000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    998064000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total          119                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 403115334000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  98981650000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18398000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       4722382                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       141101552                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      137873859                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2142703                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        232082602                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    286118869                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    1735289388                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        32173                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     118493292                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     162736925                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      57701033                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents           73                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   3214947728                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         5930719135                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2067693561                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        216521104                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   2659776526                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       555171202                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          58224                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        58346                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        325273586                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              2386294352                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             3459174755                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts       993526459                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1431988172                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               838909690                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1835481823                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          199420                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1711569512                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1285882                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    316184311                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    655452537                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        42961                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    836393725                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.046368                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.117286                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        289664680     34.63%     34.63% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        140224831     16.77%     51.40% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2        101671131     12.16%     63.55% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         88328674     10.56%     74.11% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         86318948     10.32%     84.43% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         62994060      7.53%     91.97% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         37655516      4.50%     96.47% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         19449871      2.33%     98.79% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8         10086014      1.21%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    836393725                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        3898383     15.50%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          772      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           18      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            44      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     15.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          5298      0.02%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             7      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            7      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     15.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd       125808      0.50%     16.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     16.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     16.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     16.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     16.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     16.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        65376      0.26%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     16.28% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      17794368     70.74%     87.02% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1978794      7.87%     94.89% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1264140      5.03%     99.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        21720      0.09%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        50478      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    887397035     51.85%     51.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       268565      0.02%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        81900      0.00%     51.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd    103731824      6.06%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2117      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         2654      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      8524913      0.50%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt         4438      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      5092950      0.30%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         1308      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     58.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     29601059      1.73%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     24773443      1.45%     61.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       714864      0.04%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult     10175279      0.59%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       468954      0.03%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    419215411     24.49%     87.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     89843766      5.25%     92.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead     95433435      5.58%     97.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     36185119      2.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1711569512                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.040231                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   25154735                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014697                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      3636595204                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1774978552                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1371507156                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        649378162                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       377184530                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    309672661                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1411268790                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           325404979                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               1698996244                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            506780144                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts         11123365                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 631941945                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              83306801                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           125161801                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.025243                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 107125                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2515965                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           165057349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts         1057562786                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1519496931                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.793248                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.793248                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.260640                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.260640                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        1975698954                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites       1148632166                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          248539896                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         259105168                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          448905377                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         643375102                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        812698832                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           75007                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    543596124                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    140966766                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    220332085                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     58330515                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups      102522306                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     85073433                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      5110876                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     77115666                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1870523                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       76922316                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.997493                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        4054496                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2107                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1691831                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1614379                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        77452                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         8930                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    316201302                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       156459                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      4834524                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    793746668                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     1.914335                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.730234                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    364251744     45.89%     45.89% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    168951281     21.29%     67.18% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     47783118      6.02%     73.20% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     62838174      7.92%     81.11% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     20535932      2.59%     83.70% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      5750445      0.72%     84.42% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      8836088      1.11%     85.54% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     15846677      2.00%     87.53% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     98953209     12.47%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    793746668                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted   1057562786                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1519496931                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          561039254                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            445386262                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              61452                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          77654855                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         290769358                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1347801739                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2867199                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        18585      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    791434602     52.09%     52.09% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       256694      0.02%     52.10% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        66486      0.00%     52.11% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd     89602175      5.90%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2032      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         2618      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      7436126      0.49%     58.49% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.49% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt         4384      0.00%     58.49% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      4806948      0.32%     58.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1302      0.00%     58.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     29271534      1.93%     60.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     24365768      1.60%     62.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       714022      0.05%     62.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10005689      0.66%     63.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       468712      0.03%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    365422072     24.05%     87.13% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     79765837      5.25%     92.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     79964190      5.26%     97.64% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     35887155      2.36%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1519496931                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     98953209                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       127215239                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    426841139                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        219817744                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     57399052                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       5120551                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     73838668                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       286857                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1887491578                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       620906                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    168707345                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1369968310                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches          102522306                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     82591191                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            662058648                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles       10803524                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             78601                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        47836                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        94872                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         2714                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         1947                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        160827394                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1473408                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            1763                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    836393725                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.348882                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.284636                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       510159754     61.00%     61.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1        10617120      1.27%     62.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        28744426      3.44%     65.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        29921529      3.58%     69.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        27063512      3.24%     72.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        25625940      3.06%     75.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        26675682      3.19%     78.77% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7        10404053      1.24%     80.01% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       167181709     19.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    836393725                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.122209                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.633034                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          5120551                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          55702245                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        41022521                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1835681243                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        45756                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       543596124                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      140966766                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       109999                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2850466                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        37551045                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       304489                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      3290295                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1651690                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4941985                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1684144614                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1681179817                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1330628583                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       1954091826                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.004006                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.680945                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          165143518                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       98209862                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       257329                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       304489                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      25313774                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads     11644664                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          1344                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    445384117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     3.115591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     6.399435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     442057619     99.25%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       847786      0.19%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       300149      0.07%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1603683      0.36%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       175657      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        16111      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         4343      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79        12862      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         7512      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2770      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         5165      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         6601      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        35055      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        94543      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        12635      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        37047      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        24436      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         8946      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        43526      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        27897      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         8950      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         5022      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         4189      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2498      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1790      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1696      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1769      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1869      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1655      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299         1046      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        29290      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1639                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    445384117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      511893461                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      125284123                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1336183                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses           113905                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      160840567                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             6384                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          199                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          100                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 826547750.050000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 335590941.837692                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          100    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value     36089000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998555000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          100                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 419339944495                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  82654775005                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    120662500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       5120551                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       151862176                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      139582880                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      2991161                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        249719583                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    287117374                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1861589765                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        86341                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents     107162726                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     147124262                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      69623631                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents           11                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   3390607682                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         6311120363                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      2216073183                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        278896519                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2786928285                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       603679397                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          87923                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        87891                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        337399048                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2530455244                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             3714151551                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts      1057562786                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1519496931                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               627519880                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             1478925561                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded           98284                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            1418950655                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued       1023208                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    199288660                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    412764625                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        26433                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    622955836                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.277771                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.108135                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        174228626     27.97%     27.97% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        108095307     17.35%     45.32% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         83429966     13.39%     58.71% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         78350796     12.58%     71.29% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         71018327     11.40%     82.69% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         53534031      8.59%     91.28% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         30863174      4.95%     96.24% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         15464351      2.48%     98.72% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          7971258      1.28%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    622955836                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        3334886     18.13%     18.13% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     18.13% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     18.13% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          540      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            3      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             1      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     18.14% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         10293      0.06%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt            19      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc           14      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            2      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     18.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        18472      0.10%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult          115      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     18.29% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      11550167     62.80%     81.09% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      1468940      7.99%     89.08% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      1984689     10.79%     99.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        23453      0.13%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        31630      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    686985745     48.42%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2392366      0.17%     48.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1596519      0.11%     48.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd     95002653      6.70%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         1813      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd          358      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     10349557      0.73%     56.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     56.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt         1078      0.00%     56.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     10296359      0.73%     56.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     56.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          317      0.00%     56.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     56.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     56.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     30621433      2.16%     59.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     29564305      2.08%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       519536      0.04%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     13352174      0.94%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       201476      0.01%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    321574206     22.66%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     78188278      5.51%     90.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead    101957090      7.19%     97.44% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     36313762      2.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   1418950655                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.261204                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   18391594                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.012961                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      2807188165                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1327553797                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   1072366867                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        673083783                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       351012464                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    311948089                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         1099772736                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           337537883                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               1409815835                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            417673608                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts          8079662                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 531626993                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              64054211                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           113953385                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.246647                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                  99373                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                4564044                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles           376699266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts          855475632                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1279735171                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.733533                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.733533                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.363265                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.363265                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        1609575291                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites        895050509                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          274897626                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         262296452                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          348659574                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         477963765                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        669085850                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           36375                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    424950554                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    124197840                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    169872471                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     51983309                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       76022604                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     65283593                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      3441402                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     59807966                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1265047                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       59665077                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.997611                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        2498869                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         1515                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups       542882                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       487583                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        55299                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted         6808                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    199300856                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls        71851                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      3214171                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    595907143                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.147541                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.892542                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    260335886     43.69%     43.69% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    122456402     20.55%     64.24% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     32234276      5.41%     69.65% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     47130270      7.91%     77.56% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     19638588      3.30%     80.85% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      4325626      0.73%     81.58% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      7831612      1.31%     82.89% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     11388611      1.91%     84.80% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     90565872     15.20%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    595907143                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    855475632                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1279735171                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          470339136                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            362215523                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              24688                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          60964757                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         301383716                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1101626844                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      2339171                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass         8067      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    625256411     48.86%     48.86% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2352734      0.18%     49.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1580394      0.12%     49.17% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd     85864141      6.71%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         1664      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          264      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     10083791      0.79%     56.66% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     56.66% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt          806      0.00%     56.66% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     10253183      0.80%     57.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     57.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          116      0.00%     57.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     57.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     30566615      2.39%     59.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     29379820      2.30%     62.15% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       509680      0.04%     62.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     13337067      1.04%     63.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       201282      0.02%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    284347849     22.22%     85.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     72014818      5.63%     91.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     77867674      6.08%     97.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     36108795      2.82%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1279735171                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     90565872                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        93863953                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    308195718                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        168078150                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     49364393                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       3453622                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     57876545                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       236404                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    1514469234                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       450379                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    127321982                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts            1051955227                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           76022604                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     62651529                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            491759336                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles        7371200                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             72239                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        35807                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles        74408                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         5342                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1122                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        120952210                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1035021                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            1031                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    622955836                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.499884                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.354583                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       367444135     58.98%     58.98% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         8566392      1.38%     60.36% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        21418750      3.44%     63.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        24012968      3.85%     67.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        18722303      3.01%     70.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        17069855      2.74%     73.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        21288256      3.42%     76.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         9559124      1.53%     78.35% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       134874053     21.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    622955836                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.121148                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.676370                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          3453622                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          27174108                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        24673201                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    1479023845                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        41772                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       424950554                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      124197840                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts        55476                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          1723855                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        22719656                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       260095                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      2213666                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1082722                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      3296388                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      1385814015                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     1384314956                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1079808036                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       1613434118                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               2.206010                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.669261                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          141604185                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       62735032                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       205044                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       260095                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      16074222                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     21886025                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache           859                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    362215059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.527290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     7.099110                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     350559888     96.78%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6735191      1.86%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1538153      0.42%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39       720655      0.20%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       811439      0.22%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       635717      0.18%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       759295      0.21%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        15026      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        94592      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       173182      0.05%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        11172      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         3739      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        11236      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        25990      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        10929      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        15894      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169         8979      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179         7235      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        17410      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        15162      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209         7850      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         5605      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         4417      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         1803      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         4349      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         2704      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269          877      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279          765      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289          773      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          559      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        14473      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1553                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    362215059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      421271680                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      114013972                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses           994691                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            60532                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      120961912                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             4700                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          402                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples          201                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 937063350.746269                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 182505209.428327                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          201    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value     21379500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998578500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total          201                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 309365752500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 188349733500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4399896000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       3453622                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       116320098                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       74562105                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      1968971                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        193380694                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    233270346                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    1497269101                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        43668                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      72852233                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     146660527                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      38359498                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           22                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   2594048777                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         4941148159                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      1749361901                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        290724505                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   2192901116                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       401147647                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          49290                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        48808                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        290888597                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              1984361000                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             2985199804                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       855475632                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1279735171                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               986202574                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             2340203140                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          178543                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            2185670200                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1730416                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    392528864                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    818573834                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        35308                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    984081004                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      2.221027                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.137379                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        302530437     30.74%     30.74% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        160067144     16.27%     47.01% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        127397395     12.95%     59.95% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3        113452494     11.53%     71.48% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4        109674630     11.14%     82.63% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         83868937      8.52%     91.15% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         49387737      5.02%     96.17% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         25536683      2.59%     98.76% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8         12165547      1.24%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    984081004                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        5669512     19.02%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              1      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd          356      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     19.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          8721      0.03%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             3      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            8      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     19.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       173566      0.58%     19.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     19.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     19.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     19.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     19.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     19.64% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        84309      0.28%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     19.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      19950806     66.94%     86.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2475350      8.31%     95.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1418623      4.76%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        22888      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        41394      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu   1140901412     52.20%     52.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       662022      0.03%     52.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       421655      0.02%     52.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd    123790828      5.66%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt          627      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd          814      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     12334034      0.56%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt          428      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      7738429      0.35%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift          396      0.00%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     39339242      1.80%     60.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     35592736      1.63%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       893736      0.04%     62.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     12452478      0.57%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       491969      0.02%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    535867746     24.52%     87.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite    116670441      5.34%     92.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead    119419125      5.46%     98.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     39050688      1.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   2185670200                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                2.216249                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   29804143                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.013636                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      4576225713                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     2269506797                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1760430946                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        810730250                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       463722034                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    387640222                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1809239945                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           406193004                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               2169559082                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            644922622                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts         14286749                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 799578296                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches             106600403                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           154655674                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  2.199912                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                  84917                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2121570                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles            17852793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts         1365606399                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1947852818                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.722172                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.722172                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.384712                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.384712                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        2543900725                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1474781004                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          328195394                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         328385142                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          585010611                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         822156832                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads       1032214630                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           68211                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    690967787                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    173614504                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    267030362                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     71404681                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups      130758244                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted    110253270                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      6356704                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     99238217                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      2330783                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       99077960                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.998385                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4768319                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1008                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1929799                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1861311                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        68488                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted         6665                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    392549398                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       143235                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      6013234                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    931251356                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     2.091651                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.826252                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    402275050     43.20%     43.20% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    193306632     20.76%     63.95% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     60228819      6.47%     70.42% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     79636496      8.55%     78.97% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     28106964      3.02%     81.99% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      6576044      0.71%     82.70% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6     11227600      1.21%     83.90% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     16644624      1.79%     85.69% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    133249127     14.31%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    931251356                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted   1365606399                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1947852818                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          711741530                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            569163196                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              61170                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          99588265                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         366541348                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1727204269                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3294841                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        16865      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu   1020520368     52.39%     52.39% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       639959      0.03%     52.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       408252      0.02%     52.45% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd    108429181      5.57%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          528      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd          792      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu     11012891      0.57%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt          390      0.00%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      7392523      0.38%     58.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift          382      0.00%     58.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     38925940      2.00%     60.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     35140486      1.80%     62.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       891296      0.05%     62.81% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.81% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     12239732      0.63%     63.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       491703      0.03%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    468023911     24.03%     87.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite    103862033      5.33%     92.82% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead    101139285      5.19%     98.01% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     38716301      1.99%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1947852818                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    133249127                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       161290011                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    463175015                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        284324857                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     68972526                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       6318595                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     95277164                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       352262                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2405717745                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       629959                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    214368725                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1753853811                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches          130758244                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches    105707590                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            762899161                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       13328870                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             43642                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        42950                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        60237                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          561                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles         1293                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        206466606                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1828307                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            1193                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    984081004                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.536065                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.343496                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       571032722     58.03%     58.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        12092092      1.23%     59.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        34862614      3.54%     62.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        39753958      4.04%     66.84% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        33356999      3.39%     70.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        35495217      3.61%     73.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        31735912      3.22%     77.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        12717314      1.29%     78.35% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       213034176     21.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    984081004                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.132588                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.778391                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          6318595                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          65307560                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        33527557                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    2340381683                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        43299                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       690967787                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      173614504                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts        95537                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          2893370                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        30182107                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       326352                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      4080307                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      2050370                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      6130677                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      2151747697                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     2148071168                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1718876777                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       2550085071                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               2.178124                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.674047                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          213205126                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads      121804591                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       315131                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       326352                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      31036170                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     13884392                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache           899                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    569161135                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.119117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     5.932285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     562751984     98.87%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      2535762      0.45%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       722538      0.13%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      2026744      0.36%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       374377      0.07%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       166980      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       160683      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        12481      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        31888      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        47848      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         4743      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         5179      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        25974      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139        82040      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        14851      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        31447      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        23831      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        10567      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        41997      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        29338      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        10371      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5239      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         3832      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         2674      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         1864      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         1817      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         1809      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         2005      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         1734      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1083      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        27455      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    569161135                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      650870637                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      154803812                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1688877                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           135578                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      206474937                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             4410                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           40                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean    448056925                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 462986901.932250                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value     10248000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    997407000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           20                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 493101277000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   8961138500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       6318595                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       192956066                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      143480146                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      2544597                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        318901128                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    319880472                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2372238847                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents        97875                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     111966874                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     174842747                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      66419328                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents           11                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   4324503734                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         8065278988                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2845603892                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        363460569                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   3569579888                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       754923846                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          81882                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        75049                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        408452616                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              3138367881                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4733768348                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts      1365606399                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1947852818                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5090560871500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.514574                       # Number of seconds simulated (Second)
simTicks                                 514574079000                       # Number of ticks simulated (Tick)
finalTick                                5103025377500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  40319.76                       # Real time elapsed on the host (Second)
hostTickRate                                 12762330                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4839124                       # Number of bytes of host memory used (Byte)
simInsts                                   4287915691                       # Number of instructions simulated (Count)
simOps                                     6213665238                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   106348                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     154110                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 514579873500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 514579873500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 514579873500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 514579873500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  2038                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 2038                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 4868                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                4868                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         1154                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1154                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           44                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1554                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           58                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1728                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         4508                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          130                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         2082                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          148                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7062                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           32                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1584                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1750                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          100                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1628                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2118                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    13812                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         2308                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2308                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           22                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         3108                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3390                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           42                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         2254                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          260                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         4164                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          296                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          220                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7236                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           68                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         3168                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3389                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          212                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          200                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3256                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         3993                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     20316                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             2032500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             3836455                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             2116892                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             1923917                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               300500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              3917000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              602993                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1295000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             5877000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1322000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1551500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2320966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.045441313000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        47257                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        47257                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3809166                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             714523                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1563451                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     759725                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1563451                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   759725                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2210                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1919                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1563451                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               759725                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1160708                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  276406                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   73564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   26769                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   11703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    5937                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1953                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     603                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    814                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    935                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  30877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  43767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  46903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  47865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  48142                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  48343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  48475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  48571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  48587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  48519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  48599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  48669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  48804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  49078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  48654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  48459                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   2013                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        47257                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.041793                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     61.326969                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         47249     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         47257                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        47257                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.075883                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.060034                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.065387                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         46283     97.94%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           855      1.81%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            63      0.13%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23             8      0.02%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             5      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             6      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             9      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            15      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         47257                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  141440                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               100060864                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             48622400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              194453759.10588765                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              94490573.82464848                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  514574044500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     221495.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     99919424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     48620672                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 194178891.004729390144                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 94487215.707575514913                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1563451                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       759725                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  64978360500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 12603852263500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     41560.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  16590019.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0    100060864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      100060864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     48622400                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     48622400                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1563451                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1563451                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       759725                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         759725                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    194453759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         194453759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     94490574                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         94490574                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    288944333                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        288944333                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1561241                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              759698                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        96579                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        95504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        85164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        90708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        93977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        95275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        97220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        93542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        98155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        94605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       108827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       101449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       104364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        97303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       104070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       104499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        48438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        47816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        42804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        44364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        45956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        47152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        45672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        44327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        46516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        46518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        51709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        49095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        48437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        50097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        50619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        50178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             35705091750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7806205000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        64978360500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22869.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41619.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              950815                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             243250                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           32.02                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1126883                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   131.816602                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    98.183480                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   152.334116                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       697214     61.87%     61.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       296524     26.31%     88.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        67571      6.00%     94.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        24259      2.15%     96.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12111      1.07%     97.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7145      0.63%     98.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4832      0.43%     98.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4087      0.36%     98.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13140      1.17%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1126883                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              99919424                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           48620672                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              194.178891                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               94.487216                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.52                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.45                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3857770560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2050442295                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5341405440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1913281380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 40620328320.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  88655359260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 122941520160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  265380107415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   515.727702                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 318656794250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17182880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 178740182750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4188980880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2226484755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5807568900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2052342180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 40620328320.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  90161977560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 121672788480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  266730471075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   518.351938                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 315357433500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17182880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 182039542500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           80                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       327680                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           80                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples         127625687                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.281483                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.283571                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |   126613823     99.21%     99.21% |      972244      0.76%     99.97% |       36173      0.03%    100.00% |        3084      0.00%    100.00% |         319      0.00%    100.00% |          42      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total           127625687                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   4526814105                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.438776                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.307479                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.737999                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  3052796387     67.44%     67.44% |  1389569013     30.70%     98.13% |    79759225      1.76%     99.90% |     3626876      0.08%     99.98% |      716240      0.02%     99.99% |      183396      0.00%    100.00% |       76531      0.00%    100.00% |       68917      0.00%    100.00% |       17520      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   4526814105                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     4605588486                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.295395                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033454                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.766623                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  4605333395     99.99%     99.99% |      168188      0.00%    100.00% |       75188      0.00%    100.00% |        8319      0.00%    100.00% |        2727      0.00%    100.00% |         519      0.00%    100.00% |         140      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       4605588486                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   4579966549                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018063                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012434                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.210017                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  4579966335    100.00%    100.00% |         162      0.00%    100.00% |          50      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    4579966549                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     25621937                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     50.869074                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.694178                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    59.146188                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    25367060     99.01%     99.01% |      168026      0.66%     99.66% |       75138      0.29%     99.95% |        8318      0.03%     99.99% |        2727      0.01%    100.00% |         518      0.00%    100.00% |         140      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     25621937                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      72036219                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.947557                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.855149                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    71249585     98.91%     98.91% |      757475      1.05%     99.96% |       26645      0.04%    100.00% |        2302      0.00%    100.00% |         186      0.00%    100.00% |          24      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        72036219                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      55189993                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.421360                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.050192                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    54964763     99.59%     99.59% |      214769      0.39%     99.98% |        9528      0.02%    100.00% |         782      0.00%    100.00% |         133      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        55189993                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        399475                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001687                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.058065                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      399138     99.92%     99.92% |           0      0.00%     99.92% |         337      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          399475                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1563400      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          754605      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1563452      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       759725      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           63      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       776267      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1563400      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        754593      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       776267      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1563401      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       754593      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           12      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.Data          |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             63                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            5120                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           63                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         5120                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   271911224     23.82%     23.82% |   285695555     25.02%     48.84% |   218930766     19.18%     68.01% |   365211276     31.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1141748821                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   147464170     23.06%     23.06% |   161532368     25.26%     48.33% |   122643168     19.18%     67.51% |   207737656     32.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    639377362                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   126658846     24.04%     24.04% |   127525238     24.20%     48.24% |   116775928     22.16%     70.40% |   156001536     29.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    526961548                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       41027     21.40%     21.40% |       47572     24.82%     46.22% |       61194     31.93%     78.15% |       41884     21.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       191677                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     3033026     23.38%     23.38% |     3821305     29.45%     52.83% |     2163713     16.68%     69.50% |     3956966     30.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     12975010                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         442     13.77%     13.77% |        1109     34.56%     48.33% |        1009     31.44%     79.78% |         649     20.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         3209                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        5280     26.09%     26.09% |        6180     30.54%     56.63% |        4336     21.43%     78.06% |        4440     21.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        20236                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     1019687     18.61%     18.61% |     1706396     31.15%     49.76% |      733720     13.39%     63.15% |     2018741     36.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5478544                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        5236     25.87%     25.87% |        6569     32.46%     58.34% |        3389     16.75%     75.08% |        5042     24.92%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        20236                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     2018106     26.86%     26.86% |     2117153     28.18%     55.04% |     1436529     19.12%     74.16% |     1941084     25.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7512872                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        8918     49.59%     49.59% |        3462     19.25%     68.85% |        3135     17.43%     86.28% |        2467     13.72%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        17982                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        3542     33.68%     33.68% |        2825     26.86%     60.54% |        2201     20.93%     81.47% |        1949     18.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        10517                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     2761262     23.65%     23.65% |     3450909     29.55%     53.20% |     1863024     15.96%     69.16% |     3601316     30.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11676511                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1104382     18.87%     18.87% |     1825479     31.18%     50.05% |      795448     13.59%     63.64% |     2128710     36.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5854019                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      184454     20.32%     20.32% |      246741     27.19%     47.51% |      234346     25.82%     73.33% |      242070     26.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       907611                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1745200     28.07%     28.07% |     1749984     28.15%     56.22% |     1134798     18.25%     74.47% |     1587179     25.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6217161                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       27206     19.94%     19.94% |       33848     24.80%     44.74% |       45428     33.29%     78.03% |       29988     21.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       136470                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1871     21.04%     21.04% |        2437     27.40%     48.44% |        2860     32.16%     80.59% |        1726     19.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         8894                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6506     29.86%     29.86% |        4882     22.40%     52.26% |        5624     25.81%     78.07% |        4779     21.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21791                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         615     28.30%     28.30% |         592     27.24%     55.55% |         562     25.86%     81.41% |         404     18.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         2173                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        4945     19.81%     19.81% |        6761     27.09%     46.90% |        7621     30.53%     77.43% |        5635     22.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        24962                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     3823374     15.01%     15.01% |     8584597     33.70%     48.71% |     2775984     10.90%     59.61% |    10289564     40.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     25473519                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   147273209     23.07%     23.07% |   161280744     25.26%     48.33% |   122403182     19.17%     67.50% |   207490802     32.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    638447937                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        3543     33.68%     33.68% |        2826     26.87%     60.55% |        2201     20.92%     81.47% |        1949     18.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        10519                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       11858     24.87%     24.87% |       12266     25.72%     50.59% |       13067     27.40%     77.99% |       10497     22.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        47688                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      266805     20.95%     20.95% |      363611     28.55%     49.50% |      293064     23.01%     72.52% |      349984     27.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1273464                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    36913053     21.17%     21.17% |    45314492     25.98%     47.15% |    33722020     19.34%     66.48% |    58454941     33.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    174404506                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      146810     12.83%     12.83% |      415848     36.33%     49.15% |      102556      8.96%     58.11% |      479457     41.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1144671                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         638     23.92%     23.92% |         516     19.35%     43.27% |         988     37.05%     80.31% |         525     19.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         2667                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |      870006     20.14%     20.14% |     1286384     29.78%     49.92% |      627665     14.53%     64.45% |     1535962     35.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4320017                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          54      9.33%      9.33% |          78     13.47%     22.80% |         404     69.78%     92.57% |          43      7.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          579                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        2143     20.63%     20.63% |        3533     34.01%     54.63% |        2097     20.18%     74.82% |        2616     25.18%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total        10389                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   230068215     24.58%     24.58% |   229966674     24.57%     49.15% |   181631952     19.41%     68.55% |   294334251     31.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    936001092                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   124762668     24.01%     24.01% |   125355979     24.13%     48.14% |   115535810     22.24%     70.37% |   153932543     29.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    519587000                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |        1324     27.32%     27.32% |         940     19.39%     46.71% |        1710     35.28%     81.99% |         873     18.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         4847                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1891256     25.71%     25.71% |     2164525     29.42%     55.13% |     1235359     16.79%     71.92% |     2065354     28.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7356494                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         388     14.76%     14.76% |        1031     39.22%     53.97% |         604     22.97%     76.95% |         606     23.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         2629                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        3137     31.86%     31.86% |        2647     26.89%     58.75% |        2238     22.73%     81.48% |        1823     18.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         9845                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |          13     18.06%     18.06% |          24     33.33%     51.39% |           4      5.56%     56.94% |          31     43.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           72                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     1019687     18.61%     18.61% |     1706396     31.15%     49.76% |      733720     13.39%     63.15% |     2018741     36.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5478544                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        5236     25.87%     25.87% |        6569     32.46%     58.34% |        3389     16.75%     75.08% |        5042     24.92%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        20236                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      272290     21.05%     21.05% |      366575     28.34%     49.39% |      301168     23.28%     72.67% |      353501     27.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1293534                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1745816     28.07%     28.07% |     1750578     28.15%     56.22% |     1135360     18.26%     74.47% |     1587583     25.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6219337                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        2805     75.44%     75.44% |         310      8.34%     83.78% |         397     10.68%     94.46% |         206      5.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         3718                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        6113     42.86%     42.86% |        3152     22.10%     64.95% |        2738     19.20%     84.15% |        2261     15.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        14264                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        3542     33.68%     33.68% |        2825     26.86%     60.54% |        2201     20.93%     81.47% |        1949     18.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        10517                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         329      4.84%      4.84% |        1876     27.62%     32.47% |        2502     36.84%     69.31% |        2084     30.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         6791                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      4.35%      4.35% |           1      4.35%      8.70% |          16     69.57%     78.26% |           5     21.74%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           23                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |          10     41.67%     41.67% |           9     37.50%     79.17% |           1      4.17%     83.33% |           4     16.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           24                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     2761262     23.65%     23.65% |     3450908     29.55%     53.20% |     1863022     15.96%     69.16% |     3601314     30.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11676506                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           1     20.00%     20.00% |           2     40.00%     60.00% |           2     40.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            5                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       929620      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5863539      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6219413      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE        10520      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11676511      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            5      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       751753      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       779107      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1563401      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1530872      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          14694      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        10391      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              63692      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all         105154      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          20236      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11708398      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             24      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR       104134      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       904956      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       554309      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       824709      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       363957      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1581      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        10517      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          799      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean       101688      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           55      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4573671      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5660238      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       748425      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       672444      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        20236      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         3209      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11676506      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         2529      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         4975      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          219      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          243      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           74      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1530872      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         2009      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          532      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2840      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         2135      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          62740      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all       101688      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack            952      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          799      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           84      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       904873      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          502      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS            9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data       104219      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       554309      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          314      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock        12098      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           29      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11696300      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           40      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         9802      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        10348      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           86      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           43      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           43      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        20150      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   2279922004                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.278464                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019599                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.093590                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  2279758452     99.99%     99.99% |      121196      0.01%    100.00% |       38678      0.00%    100.00% |        2523      0.00%    100.00% |        1022      0.00%    100.00% |         119      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   2279922004                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   2268353883                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000588                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000408                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024243                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  2267019926     99.94%     99.94% |     1333957      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   2268353883                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples     11568121                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    55.766167                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.325553                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    65.833305                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |    11404569     98.59%     98.59% |      121196      1.05%     99.63% |       38678      0.33%     99.97% |        2523      0.02%     99.99% |        1022      0.01%    100.00% |         119      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total     11568121                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    961115204                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.660061                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.105099                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.797152                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   961041077     99.99%     99.99% |       34097      0.00%    100.00% |       32399      0.00%    100.00% |        5501      0.00%    100.00% |        1610      0.00%    100.00% |         386      0.00%    100.00% |         124      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    961115204                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    948808013                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.077775                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.054988                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.364477                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   948807919    100.00%    100.00% |          66      0.00%    100.00% |          26      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    948808013                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples     12307191                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    46.550739                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.546148                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    51.924979                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |    12233158     99.40%     99.40% |       34031      0.28%     99.67% |       32373      0.26%     99.94% |        5500      0.04%     99.98% |        1610      0.01%    100.00% |         385      0.00%    100.00% |         124      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total     12307191                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples   1274701172                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.061818                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004748                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.679695                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |  1274684945    100.00%    100.00% |       12072      0.00%    100.00% |        3792      0.00%    100.00% |         266      0.00%    100.00% |          85      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total   1274701172                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples   1273043777                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000206                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  1273043723    100.00%    100.00% |          54      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total   1273043777                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples      1657395                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    48.544410                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.198312                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    57.141843                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |     1641168     99.02%     99.02% |       12072      0.73%     99.75% |        3792      0.23%     99.98% |         266      0.02%     99.99% |          85      0.01%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total      1657395                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     89341338                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.115930                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.058397                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.244604                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    89340556    100.00%    100.00% |         562      0.00%    100.00% |         186      0.00%    100.00% |          24      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     89341338                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     89290953                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.085103                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.056184                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.883413                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    89290024    100.00%    100.00% |         809      0.00%    100.00% |          45      0.00%    100.00% |          51      0.00%    100.00% |          19      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     89290953                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        50385                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    55.746492                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.166908                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    67.561495                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       49723     98.69%     98.69% |         466      0.92%     99.61% |         162      0.32%     99.93% |          24      0.05%     99.98% |           6      0.01%     99.99% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        50385                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       254384                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.024734                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.757415                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    31.042347                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |      248733     97.78%     97.78% |        5248      2.06%     99.84% |         104      0.04%     99.88% |         157      0.06%     99.94% |          85      0.03%     99.98% |          48      0.02%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total       254384                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       215539                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.002988                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000205                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.513195                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      215532    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       215539                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        38845                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    53.534947                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    40.097208                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    63.015134                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       33194     85.45%     85.45% |        5248     13.51%     98.96% |         104      0.27%     99.23% |         157      0.40%     99.63% |          85      0.22%     99.85% |          48      0.12%     99.98% |           4      0.01%     99.99% |           1      0.00%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        38845                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       254384                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      254384    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total       254384                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       254384                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      254384    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       254384                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1568823                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2323416                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000278                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    256801250                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   110.527452                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3099707                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000304                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2323416                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000288                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1530872                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         4305757                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      5863500                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.304649                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.595040                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15      5853092     99.82%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31        10016      0.17%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          347      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63           35      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      5863500                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    395714120                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      2855611                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    398569731                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    147273209                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       190960                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    147464169                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    546033900                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.053566                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    143116000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          354                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.262101                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      5807833                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.001138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        46749                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.481610                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        52029                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      5816751                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000570                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      2774281                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000272                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         5004006                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      7342175                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.553137                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.440005                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15      7294914     99.36%     99.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        45001      0.61%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         2088      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63          145      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           26      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      7342175                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    409637934                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      3581371                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    413219305                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    161280781                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       251671                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    161532452                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    574751757                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.056420                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    208170500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1910                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.362192                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      7283951                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001427                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        54861                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        61041                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      7287413                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      3466420                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         2909039                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      4108537                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.369339                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     1.745069                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      4099435     99.78%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31         8734      0.21%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          341      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           25      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      4108537                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    333768855                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      1935957                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    335704812                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    122403283                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       240023                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    122643306                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    458348118                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.044957                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    114557500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count         2523                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.249936                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      4039003                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000791                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        66539                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.002247                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        70875                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      4042138                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000396                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      1874757                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         6331822                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      7617572                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.536924                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.362811                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      7572661     99.41%     99.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        42897      0.56%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         1855      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          141      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           16      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      7617572                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    517490756                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3719968                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    521210724                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    207490802                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       246849                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    207737651                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    728948375                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.071544                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    283426000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         2124                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.388815                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      7568133                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001483                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        46973                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.787671                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        51413                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      7570599                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3613315                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000354                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6262                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     39715528                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.788708                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.731574                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     39317734     99.00%     99.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       382910      0.96%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        13543      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1213      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79          112      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95           15      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     39715528                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1563640                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002758                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       145546                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24698919                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002422                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8224500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          930                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.332990                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11434728                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1587680                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     13022408                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     26205751                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021608                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3288455                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000322                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11728773                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001149                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        43758144                       (Unspecified)
system.ruby.network.msg_byte.Control        350065152                       (Unspecified)
system.ruby.network.msg_count.Request_Control       575757                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4606056                       (Unspecified)
system.ruby.network.msg_count.Response_Data     46050710                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3315651120                       (Unspecified)
system.ruby.network.msg_count.Response_Control     77729340                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    621834720                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     22084029                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1590050088                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     12990960                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    103927680                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      5807833                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.005643                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        52029                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      2774281                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.002696                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      7283850                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.007078                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        61041                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      3466368                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.003368                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      4041998                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.003928                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        66539                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      7570599                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.007356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        46973                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24698677                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.023999                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3288216                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003195                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11728634                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.011396                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1568583                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001524                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1530872                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001488                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      4038862                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.003924                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        70875                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      1874670                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.001822                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      7568132                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.007354                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        51413                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3613315                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003511                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1563400                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001519                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     26205512                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.025463                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       145513                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3099468                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.003012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      5816751                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.005652                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        46749                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      7287314                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.007081                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        54861                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.313478                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      3046571                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     24372568                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        46749                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       373992                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      3054031                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    219890232                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      2813425                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      2774281                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     22507400                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     22194248                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1891256                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1         1324                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    136170432                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        95328                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0       870006                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0      6960048                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      5816751                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000570                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        46749                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      5807833                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001346                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   3965768500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   682.831015                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        52029                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     15584500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   299.534875                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      2774281                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000272                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        48000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.017302                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization     15103866                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.467609                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      5863500                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    241661856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    194753856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     12172141                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        46749                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       373992                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      3043029                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    219098088                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      2773722                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     22189776                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization 11931399.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     1.159347                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      8634143                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    190902392                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes    121829248                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   3981401000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      7675201                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   461.122893                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.35                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.22                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      3046571                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     24372568                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        11002                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1       792144                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        39703                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      2774281                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       317624                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     22194248                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1891256                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1         1324                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    136170432                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        95328                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0       870006                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0      6960048                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.608780                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      3833042                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     30664336                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        54861                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       438888                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      3843686                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    276745392                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      3503827                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      3466420                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     28030616                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     27731360                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      2164525                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          941                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    155845800                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        67752                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0      1286384                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0     10291072                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      7287413                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        54861                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      7283951                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001649                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   4775174500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   655.574770                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        61041                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     16492000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   270.179060                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      3466420                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        85000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.024521                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization     18992005                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.845410                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      7342274                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    303872080                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    245133888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     15320924                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.55                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        54861                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       438888                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      3830217                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    275775624                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      3457196                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     27657568                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization     14121446                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.372149                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count     10811412                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    225943136                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes    139451840                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   4791751500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      8866269                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   443.212367                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.41                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      3833042                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     30664336                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        13469                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1       969768                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        46631                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      3466420                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       373048                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     27731360                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      2164525                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          941                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    155845800                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        67752                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0      1286384                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0     10291072                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     0.909916                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      2175979                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     17407832                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        66539                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       532312                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      2183459                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    157209048                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      1927844                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      1874757                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     15422752                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     14998056                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      1235359                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1710                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0     88945848                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       123120                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       627665                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      5021320                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      4042138                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000396                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        66539                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      4039003                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.000906                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   2604126000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   644.744755                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        70875                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time     12162500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   171.604938                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      1874757                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        39500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.021069                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization     10749450                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.044500                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      4108677                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    171991208                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    139121792                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy      8695159                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.31                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        66539                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       532312                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      2173778                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    156512016                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      1868360                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     14946880                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization 7979317.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     0.775332                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count      5984635                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    127669080                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes     79792000                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   2616328000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      5035138                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   437.174197                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      2175979                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     17407832                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         9681                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       697032                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        59484                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      1874757                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       475872                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     14998056                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      1235359                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1710                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0     88945848                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       123120                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       627665                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      5021320                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.631821                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      3966816                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     31734528                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        46973                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       375784                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      3974396                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    286156512                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3646742                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3613315                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     29173936                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     28906520                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      2065354                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          874                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    148705488                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        62928                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1535962                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0     12287696                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      7570599                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        46973                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      7568132                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001645                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   4608346000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   608.914591                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        51413                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     12142500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   236.175675                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3613315                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000354                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time       107500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.029751                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization     19668254                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     1.911120                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      7617572                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    314692064                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    253751488                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     15859518                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        46973                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       375784                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      3964867                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    285470424                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3605732                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     28845856                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization     13919458                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.352522                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count     11232860                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    222711328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    132848448                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   4620596000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      8464389                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   411.346353                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      3966816                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     31734528                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1         9529                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       686088                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        41010                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3613315                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       328080                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     28906520                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      2065354                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          874                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    148705488                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        62928                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1535962                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0     12287696                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     6.051909                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14586048                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    116688384                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       145513                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1164104                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     15326332                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1103495904                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     14163025                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11728773                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    113304200                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     93830184                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7356494                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         4849                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    529667568                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       349128                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4320017                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     34560136                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24698919                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002420                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3288455                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000322                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11728773                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001149                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1563640                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000419                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1356773500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   867.701965                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     26205751                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   3033101500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   115.741827                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       145513                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        57500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.395154                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization 55638949.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.406311                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     39716147                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    890223192                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    572494016                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     35813912                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     13022408                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    104179264                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1583876                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    114039072                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1699730                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11728773                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     13597840                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     93830184                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7356494                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         4849                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    529667568                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       349128                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4320017                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     34560136                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization     68927276                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     6.697508                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     27914904                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1102836416                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    879517184                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4389932500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     55527660                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   157.261243                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         2.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.59                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1563640                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     12509120                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       145513                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1164104                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13742456                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    989456832                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12463295                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1     99706360                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.601125                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1563640                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     12509120                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2318308                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    166918176                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2307151                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     18457208                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1568823                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1530872                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3099707                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000308                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     19569000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.313177                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4568267.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.443888                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3099695                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     73092280                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     48294720                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      3018446                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1563640                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     12509120                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       754605                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     54331560                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       776267                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      6210136                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 7804665.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.758362                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3099707                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    124874648                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes    100076992                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     19569000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6255218                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.313177                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1563703                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    112586616                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1530884                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     12247072                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000264                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000276                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2591.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000252                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        41464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.514889                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14586048                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    116688384                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       215122                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1720976                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     15350435                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1105231320                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     14181007                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11728773                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    113448056                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     93830184                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7356494                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         4849                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    529667568                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       349128                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4325200                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     34601600                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      5816751                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000571                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      3973500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.683113                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      7570599                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      3447000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.455314                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        46973                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.042578                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24698919                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002756                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1714276000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    69.406924                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3288455                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000326                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     18356500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     5.582105                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11728773                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1810000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.154321                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1568823                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     13969500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     8.904446                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1530872                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        46749                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.042782                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      7287413                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000715                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2945000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.404121                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        54861                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.054684                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      4042138                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000396                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      2164500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.535484                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        66539                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.022543                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization     15103866                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.467609                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      5863500                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    241661856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    194753856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      3975500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     12174633                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.678008                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        46749                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       373992                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      3043029                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    219098088                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      2773722                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     22189776                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization     18992005                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.845410                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      7342274                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    303872080                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    245133888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2948000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     15321572                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.401510                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.55                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        54861                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       438888                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      3830217                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    275775624                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      3457196                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     27657568                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization 10749450.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.044500                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      4108677                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    171991208                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    139121792                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      2166000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy      8695801                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.527177                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.31                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        66539                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       532312                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      2173778                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    156512016                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      1868360                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     14946880                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization     19668254                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     1.911120                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      7617572                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    314692064                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    253751488                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      3449000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     15860268                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.452769                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        46973                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       375784                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      3964867                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    285470424                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3605732                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     28845856                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization 55638949.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.406311                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     39716147                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    890223192                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    572494016                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1734442500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36709940                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    43.670966                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     13022408                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    104179264                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1583876                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    114039072                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1699730                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11728773                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     13597840                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     93830184                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7356494                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         4849                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    529667568                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       349128                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4320017                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     34560136                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4568267.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.443888                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3099695                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     73092280                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     48294720                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     13969500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      3019626                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.506734                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1563640                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     12509120                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       754605                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     54331560                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       776267                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      6210136                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000276                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               808531643                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             1713392883                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          164047                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            1610963340                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1300674                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    279072150                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    582179175                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        39738                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    806159851                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      1.998318                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.102636                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        284516859     35.29%     35.29% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        142468953     17.67%     52.97% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         92974020     11.53%     64.50% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         82299838     10.21%     74.71% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         81858966     10.15%     84.86% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         59908868      7.43%     92.29% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         35098133      4.35%     96.65% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         18195881      2.26%     98.90% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8          8838333      1.10%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    806159851                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        3837086     16.43%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              1      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         1266      0.01%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           27      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            32      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           324      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             1      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt            16      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc           22      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     16.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6050      0.03%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1512      0.01%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     16.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      17204951     73.67%     90.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       927998      3.97%     94.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1362332      5.83%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        13845      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        47936      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    811075598     50.35%     50.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       365891      0.02%     50.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        93212      0.01%     50.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd    113928738      7.07%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         1548      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         2666      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2629266      0.16%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp           72      0.00%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt         1118      0.00%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1705669      0.11%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         1302      0.00%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     25393398      1.58%     59.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     21442369      1.33%     60.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       189106      0.01%     60.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.64% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      7861335      0.49%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       435619      0.03%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    402949558     25.01%     86.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     82666389      5.13%     91.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead     99672189      6.19%     97.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     40500361      2.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   1610963340                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                1.992456                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   23355463                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.014498                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      3423025133                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1632524793                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1282165846                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        629717535                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       360436070                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    297111307                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1318753460                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           315517407                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               1598971170                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            495040940                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         10561590                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 617485101                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              76022403                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           122444161                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  1.977623                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                 100320                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2371792                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           219234465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts          994636769                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1434484779                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.812891                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.812891                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.230177                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.230177                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        1862291772                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1072337745                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          192274033                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         244578480                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          429233551                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         623943368                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        778297595                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           50194                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    523774063                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    137528241                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    222016743                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     60730523                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups       92317891                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     80407242                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      4706948                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     72889384                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      1651872                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       72697102                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.997362                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2434942                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         1709                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       907575                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       837878                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        69697                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted         7689                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    279079724                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       124309                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      4424505                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    768353811                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.866959                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.698324                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    356703192     46.42%     46.42% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    167449414     21.79%     68.22% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     41470396      5.40%     73.61% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     63542077      8.27%     81.88% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     17541711      2.28%     84.17% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      5622921      0.73%     84.90% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      7782906      1.01%     85.91% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     17440095      2.27%     88.18% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8     90801099     11.82%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    768353811                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    994636769                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1434484779                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          548731871                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            434078388                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              52502                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          71906512                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         280126870                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1277068059                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      2062503                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        14551      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    727787592     50.74%     50.74% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       351699      0.02%     50.76% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        73767      0.01%     50.77% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd     98333081      6.85%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1520      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         2634      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2460836      0.17%     57.79% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp           56      0.00%     57.79% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt         1062      0.00%     57.79% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1689757      0.12%     57.91% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     57.91% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.91% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         1302      0.00%     57.91% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.91% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     57.91% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     57.91% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     25358082      1.77%     59.68% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.68% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.68% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     21206197      1.48%     61.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       188042      0.01%     61.17% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.17% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      7847513      0.55%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       435217      0.03%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    352068377     24.54%     86.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     74394492      5.19%     91.48% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     82010011      5.72%     97.19% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     40258991      2.81%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1434484779                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples     90801099                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       118942305                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    423753398                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        204309649                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     54417383                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       4737116                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     70066422                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       293266                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    1760846130                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       599387                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    154573473                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1270310689                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches           92317891                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     75969922                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            646376847                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       10048238                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             57170                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        47848                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        73663                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         3755                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         2976                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        147492946                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1362778                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1117                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    806159851                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.266494                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.261346                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       503397349     62.44%     62.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         8664979      1.07%     63.52% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        28531030      3.54%     67.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        29083208      3.61%     70.67% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        24525066      3.04%     73.71% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        18958193      2.35%     76.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        26816631      3.33%     79.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         9078037      1.13%     80.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       157105358     19.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    806159851                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.114180                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.571133                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          4737116                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          42250341                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        52167622                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    1713556930                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        67551                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       523774063                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      137528241                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        85456                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3326634                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        48109135                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       339486                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3108959                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1429796                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      4538755                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      1581499847                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     1579277153                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1237445083                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       1795877059                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               1.953266                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.689048                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          163932683                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads       89695675                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       264581                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       339486                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      22874758                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     14442139                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          1413                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    434077179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     3.052480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     5.813154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     431786783     99.47%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19       798048      0.18%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       293098      0.07%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39       828204      0.19%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        46713      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2479      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1139      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         5144      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         3466      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         1693      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         3584      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         5015      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        33715      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139       102714      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         9743      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        33642      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        19483      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         6512      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        36620      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        17232      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4140      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1632      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3436      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1739      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1109      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1087      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269          945      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          994      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289          991      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          793      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        25286      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    434077179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      500820220                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      122536824                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1339125                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses            91532                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      147503399                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             4987                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          280                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples          141                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 782239280.141844                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 341663659.593651                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          141    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      3569500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    998064000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total          141                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 404265751500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 110295738500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18398000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       4737116                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       141754048                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      138244049                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2319468                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        232557026                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    286548144                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    1738241298                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        34686                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     118585317                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     162738575                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      58025188                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents           73                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   3219241560                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         5939824233                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2071376352                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        216525663                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   2663403078                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       555838482                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          65054                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        65240                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        325562759                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              2391095797                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             3465041574                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts       994636769                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1434484779                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               844265395                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1842327527                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          271960                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1718133699                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1292455                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    317369817                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    657465353                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        54482                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    841294321                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.042250                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.117250                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        292499914     34.77%     34.77% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        140717443     16.73%     51.49% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2        102079776     12.13%     63.63% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         88684816     10.54%     74.17% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         86635487     10.30%     84.47% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         63192655      7.51%     91.98% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         37823428      4.50%     96.47% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         19529951      2.32%     98.80% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8         10130851      1.20%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    841294321                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        3959940     15.66%     15.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     15.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     15.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          772      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           20      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            44      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     15.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          5984      0.02%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp            11      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt           402      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc          107      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift           63      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     15.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd       125808      0.50%     16.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     16.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     16.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     16.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     16.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     16.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        65376      0.26%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      17828156     70.52%     86.97% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      2007872      7.94%     94.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1264848      5.00%     99.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        21929      0.09%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        65134      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    892543134     51.95%     51.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       278584      0.02%     51.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        85838      0.00%     51.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd    103732968      6.04%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2379      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         4838      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      8534658      0.50%     58.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp          516      0.00%     58.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt        14537      0.00%     58.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      5100432      0.30%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         2640      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     29601059      1.72%     60.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     24773443      1.44%     61.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       714864      0.04%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult     10175279      0.59%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       468954      0.03%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    420065000     24.45%     87.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     90333108      5.26%     92.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead     95447080      5.56%     97.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     36189254      2.11%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1718133699                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.035064                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   25281332                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014714                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      3654645534                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1783011077                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1377919189                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        649489972                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       377265324                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    309724746                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1417888133                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           325461764                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               1705498163                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            507628439                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts         11179480                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 633276634                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              84140434                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           125648195                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.020097                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 131860                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2971074                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           184031397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts         1060150628                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1525229669                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.796364                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.796364                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.255708                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.255708                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        1983720784                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites       1153278742                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          248622244                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         259148442                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          452337442                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         645048301                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        815527893                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           87834                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    544490823                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    141490261                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    220544447                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     58468492                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups      103555155                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     85672313                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      5161039                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     77719428                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1909466                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       77471397                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.996809                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        4221768                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2399                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1713222                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1620794                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        92428                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted        11873                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    317382406                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       217478                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      4865777                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    798460656                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     1.910213                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.728704                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    367500971     46.03%     46.03% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    169346885     21.21%     67.24% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     47967684      6.01%     73.24% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     63092133      7.90%     81.14% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     20652023      2.59%     83.73% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      5828508      0.73%     84.46% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      8886038      1.11%     85.57% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     15887155      1.99%     87.56% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     99299259     12.44%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    798460656                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted   1060150628                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1525229669                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          562227994                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            446129574                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              92470                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          78420941                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         290811096                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1353395419                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      3005753                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        24104      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    795933469     52.18%     52.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       266295      0.02%     52.20% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        70049      0.00%     52.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd     89602807      5.87%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2192      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         4492      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      7443632      0.49%     58.57% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp          482      0.00%     58.57% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt        12494      0.00%     58.57% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      4813973      0.32%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1961      0.00%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     29271534      1.92%     60.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     24365768      1.60%     62.40% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       714022      0.05%     62.45% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.45% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10005689      0.66%     63.11% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       468712      0.03%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    366155952     24.01%     87.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     80208162      5.26%     92.40% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     79973622      5.24%     97.65% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     35890258      2.35%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1525229669                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     99299259                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       128640815                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    429092262                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        220873446                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     57527249                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       5160549                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     74369197                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       306947                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1894694819                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       713325                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    170312291                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1373531662                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches          103555155                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     83313959                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            665259115                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles       10923104                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             88993                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        50299                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       110364                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         3291                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         8416                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        161565026                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1496566                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            1922                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    841294321                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.344487                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.282855                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       513695180     61.06%     61.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1        10701744      1.27%     62.33% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        28854234      3.43%     65.76% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        30060201      3.57%     69.33% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        27179707      3.23%     72.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        25744125      3.06%     75.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        26795202      3.18%     78.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7        10509434      1.25%     80.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       167754494     19.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    841294321                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.122657                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.626896                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          5160549                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          56249818                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        41081500                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1842599487                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        51345                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       544490823                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      141490261                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       143220                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2861376                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        37592620                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       314125                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      3300380                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1676742                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4977122                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1690626413                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1687643935                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1334919718                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       1961225282                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               1.998950                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.680656                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          165295425                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       98361249                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       257985                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       314125                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      25391841                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads     11645468                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          2486                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    446126928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     3.123708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     6.527087                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     442746295     99.24%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       852335      0.19%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       308422      0.07%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1626764      0.36%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       176984      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        16340      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         4608      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79        13387      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         8003      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         3726      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         6294      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         8198      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        37699      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        97241      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        13154      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        37993      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        25137      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         9187      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        44148      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        28272      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         9073      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         6154      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         4267      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2561      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1818      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1729      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1806      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1914      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1675      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299         1080      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        30664      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1639                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    446126928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      512742915                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      125771232                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1341266                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses           114991                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      161580168                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             7436                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          241                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          122                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 757716704.975410                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 363628922.646848                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          122    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value       155500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998555000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          122                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 422017787493                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  92441438007                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    120662500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       5160549                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       153355804                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      140312456                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      3788724                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        250825938                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    287850850                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1868661631                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        92148                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents     107320990                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     147136583                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      70150027                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents           11                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   3401243892                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         6333337191                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      2225010782                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        278999131                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2795492518                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       605751374                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing         107719                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing       107838                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        338039999                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2541732580                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             3728166271                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts      1060150628                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1525229669                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               641165369                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             1497298301                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          232738                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            1436523309                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued       1041106                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    202202756                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    418064459                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        50714                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    635814673                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.259343                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.111344                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        181852866     28.60%     28.60% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        109278844     17.19%     45.79% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         84327657     13.26%     59.05% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         79282854     12.47%     71.52% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         71796798     11.29%     82.81% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         54088456      8.51%     91.32% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         31318552      4.93%     96.25% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         15749363      2.48%     98.72% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          8119283      1.28%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    635814673                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        3491745     18.66%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          540      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            9      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             1      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     18.66% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         11044      0.06%     18.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             4      0.00%     18.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt           290      0.00%     18.72% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc          360      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            4      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        18472      0.10%     18.82% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     18.82% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     18.82% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     18.82% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     18.82% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     18.82% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult          115      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      11647472     62.25%     81.07% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      1532383      8.19%     89.26% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      1986099     10.61%     99.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        23688      0.13%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        62627      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    700529172     48.77%     48.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2430818      0.17%     48.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1598471      0.11%     49.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd     95003418      6.61%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         2227      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd         1183      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     10359536      0.72%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp         1318      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt        10163      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     10307484      0.72%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          368      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     30621434      2.13%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     29564314      2.06%     61.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       519536      0.04%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     13352175      0.93%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       201476      0.01%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    324029071     22.56%     84.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     79640028      5.54%     90.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead    101971369      7.10%     97.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     36317121      2.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   1436523309                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.240488                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   18712226                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.013026                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      2855421191                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1348922780                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   1089667749                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        673193432                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       351085614                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    311998336                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         1117578832                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           337594076                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               1427252651                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            420107109                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts          8196239                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 535490806                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              66174120                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           115383697                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.226029                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 137709                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                5350696                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles           387982789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts          862762839                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1295328294                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.743154                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.743154                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.345617                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.345617                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        1631036712                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites        907561797                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          274974944                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         262336716                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          358010873                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         482779758                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        676928757                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           55424                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    427520566                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    125741031                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    170546683                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     52351151                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       78588317                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     66966476                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      3526358                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     61096408                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1329332                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       60867566                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.996254                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        2812645                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         2138                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups       609141                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       526461                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        82680                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted        12119                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    202200183                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls       182024                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      3270611                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    608347111                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.129259                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.886871                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    269024796     44.22%     44.22% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    123445882     20.29%     64.51% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     32616372      5.36%     69.88% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     47753217      7.85%     77.73% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     19866146      3.27%     80.99% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      4598417      0.76%     81.75% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      7964050      1.31%     83.06% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     11476800      1.89%     84.94% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     91601431     15.06%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    608347111                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    862762839                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1295328294                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          473792721                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            364378341                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              88264                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          62930103                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         301428988                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1116872780                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      2599040                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass        23429      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    637311570     49.20%     49.20% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2388704      0.18%     49.39% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1582179      0.12%     49.51% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd     85864865      6.63%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         2032      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          990      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     10092884      0.78%     56.92% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp         1170      0.00%     56.92% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt         9230      0.00%     56.92% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     10263908      0.79%     57.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          140      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     30566616      2.36%     60.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     29379826      2.27%     62.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       509680      0.04%     62.38% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.38% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     13337068      1.03%     63.41% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.41% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       201282      0.02%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    286500703     22.12%     85.54% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     73303439      5.66%     91.20% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     77877638      6.01%     97.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     36110941      2.79%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1295328294                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     91601431                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        96620864                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    315195899                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        170712493                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     49754960                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       3530457                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     59046045                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       268204                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    1533694772                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       602777                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    130416729                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts            1061598477                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           78588317                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     64206672                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            501343507                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles        7587164                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles            105676                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        38722                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles       108976                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         5796                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1685                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        122680546                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1083054                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            1522                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    635814673                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.481456                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.348723                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       376875043     59.27%     59.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         8765420      1.38%     60.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        21687197      3.41%     64.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        24309591      3.82%     67.89% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        18959804      2.98%     70.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        17313999      2.72%     73.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        21584943      3.39%     76.99% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         9791008      1.54%     78.53% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       136527668     21.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    635814673                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.122571                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.655733                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          3530457                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          29702290                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        24949771                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    1497531039                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        49334                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       427520566                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      125741031                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts       112727                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          1759882                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        22936183                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       281079                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      2231286                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1127464                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      3358750                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      1403213851                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     1401666085                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1091635978                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       1632801909                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               2.186123                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.668566                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          142004833                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       63142229                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       205819                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       281079                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      16326651                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     21887062                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          1384                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    364375014                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.550798                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     7.421608                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     352602849     96.77%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6740261      1.85%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1548890      0.43%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39       761742      0.21%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       815305      0.22%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       636264      0.17%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       759841      0.21%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        16351      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        96651      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       175312      0.05%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        14619      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         8553      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        20529      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        45018      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        12311      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        18467      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        11027      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179         7899      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        18911      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        16313      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209         8072      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         5648      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         4594      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         1923      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         4389      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         2740      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269          952      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279          818      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289          823      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          612      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        17330      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1636                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    364375014                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      423716050                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      115448682                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses          1008736                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            66113                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      122696373                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             8651                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          434                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples          217                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 893970059.907834                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 246261957.349576                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          217    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value       305500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998578500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total          217                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 316188489000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 193991503000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4399896000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       3530457                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       119251631                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       78099902                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2551634                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        196192923                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    236188126                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    1516202903                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        72778                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      73357976                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     146771773                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      40557510                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           28                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   2623553319                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         5002132178                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      1773219730                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        290815519                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   2217199630                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       406353697                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          74561                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        71622                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        292882827                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              2014249172                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             3022605349                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       862762839                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1295328294                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               995940759                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             2352897436                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          292542                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            2197847808                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1742359                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    394568921                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    822150744                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        53083                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    992762271                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      2.213871                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.137632                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        307331030     30.96%     30.96% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        161033066     16.22%     47.18% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        128170544     12.91%     60.09% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3        114113006     11.49%     71.58% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4        110250229     11.11%     82.69% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         84239602      8.49%     91.17% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         49689003      5.01%     96.18% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         25684636      2.59%     98.77% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8         12251155      1.23%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    992762271                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        5787281     19.26%     19.26% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     19.26% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              1      0.00%     19.26% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd          356      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            2      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             1      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     19.27% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          9599      0.03%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp            10      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt           428      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc          114      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift           84      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     19.30% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       173566      0.58%     19.88% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     19.88% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     19.88% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     19.88% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     19.88% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     19.88% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        84309      0.28%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     20.16% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      20012848     66.62%     86.77% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2530214      8.42%     95.20% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1419882      4.73%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        23304      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        67434      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu   1150485646     52.35%     52.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       680284      0.03%     52.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       428657      0.02%     52.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd    123792850      5.63%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt          863      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd         5230      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     12348825      0.56%     58.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp          532      0.00%     58.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt        14705      0.00%     58.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      7748874      0.35%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift         3137      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     39339242      1.79%     60.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     35592736      1.62%     62.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       893736      0.04%     62.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     12452478      0.57%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       491969      0.02%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    537412468     24.45%     87.44% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite    117588594      5.35%     92.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead    119440945      5.43%     98.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     39058603      1.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   2197847808                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                2.206806                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   30041999                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.013669                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      4609338817                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     2284239785                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1772356166                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        810903425                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       463850569                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    387720419                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1821541555                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           406280818                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               2181624499                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            646461611                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts         14386771                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 802031185                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches             108181374                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           155569574                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  2.190516                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                 129184                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                3178488                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles            33218988                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts         1370364704                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1958620985                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.726771                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.726771                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.375950                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.375950                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        2558848243                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1483383105                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          328319802                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         328451020                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          591681506                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         825332736                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads       1037398325                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           88865                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    692591763                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    174592903                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    267451804                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     71688186                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups      132686668                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted    111411718                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      6448412                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups    100372088                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      2401261                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits      100114352                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.997432                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        5075083                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1228                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1961595                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1866628                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        94967                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted        11907                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    394581728                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       239459                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      6070712                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    939612438                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     2.084499                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.823791                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    407885582     43.41%     43.41% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    194061178     20.65%     64.06% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     60558033      6.45%     70.51% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     80100489      8.52%     79.03% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     28332823      3.02%     82.05% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      6743749      0.72%     82.77% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6     11316455      1.20%     83.97% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     16719525      1.78%     85.75% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    133894604     14.25%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    939612438                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted   1370364704                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1958620985                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          713956303                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            570533580                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars             113114                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches         101054270                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         366605427                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1737685793                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3554871                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        27179      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu   1028999960     52.54%     52.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       657661      0.03%     52.57% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       414545      0.02%     52.59% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd    108430174      5.54%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          688      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd         4692      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu     11024042      0.56%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp          496      0.00%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt        11952      0.00%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      7402273      0.38%     59.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift         1863      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     38925940      1.99%     61.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     35140486      1.79%     62.85% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       891296      0.05%     62.90% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.90% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     12239732      0.62%     63.52% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.52% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       491703      0.03%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    469379770     23.96%     87.51% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite    104700391      5.35%     92.86% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead    101153810      5.16%     98.02% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     38722332      1.98%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1958620985                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    133894604                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       163868727                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    467025601                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        286229115                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     69250462                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       6388366                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     96282542                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       388450                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2419031553                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       802819                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    217209636                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1760270793                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches          132686668                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches    107056063                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            768568096                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       13539614                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             63671                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        45615                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        92106                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          993                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles        12347                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        207771565                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1870071                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            1632                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    992762271                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.528321                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.340959                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       577225345     58.14%     58.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        12249706      1.23%     59.38% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        35054311      3.53%     62.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        40008819      4.03%     66.94% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        33557079      3.38%     70.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        35701820      3.60%     73.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        31956550      3.22%     77.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        12908659      1.30%     78.43% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       214099982     21.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    992762271                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.133227                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.767445                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          6388366                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          66532112                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        33685854                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    2353189978                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        53317                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       692591763                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      174592903                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts       149137                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          2920296                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        30298461                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       339618                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      4098835                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      2096843                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      6195678                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      2163782300                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     2160076585                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1726837851                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       2563383533                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               2.168881                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.673656                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          213481812                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads      122058164                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       315700                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       339618                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      31170179                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     13884922                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache          2726                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    570530533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.130240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     6.138973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     564024676     98.86%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      2544708      0.45%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       736340      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      2069114      0.36%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       377189      0.07%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       167390      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       161051      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        13468      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        32600      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        48865      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         6111      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         7219      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        30812      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139        88907      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        15948      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        33208      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        25117      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        11109      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        43410      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        30154      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        10534      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5313      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         3977      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         2797      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         1929      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         1910      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         1873      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         2036      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         1761      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1112      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        29895      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1872                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    570530533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      652414596                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      155719993                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1698771                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           137879                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      207783667                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             6661                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           63                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           32                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 517392437.500000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 432775354.150279                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value     10248000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    998007000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           32                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 497970363500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  16556558000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       6388366                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       195675895                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      145265524                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      3106323                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        320920555                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    321405608                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2385331210                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents       113587                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     112374618                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     174876545                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      67453829                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents           11                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   4344494055                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         8106924854                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2862190250                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        363619153                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   3585923677                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       758570290                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing         107127                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing       100500                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        409883834                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              3158875308                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4759690522                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts      1370364704                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1958620985                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5103025377500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
