Analysis & Synthesis report for RISCV
Thu Jul 17 21:08:58 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |system_top|uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|fsm_state
  9. State Machine - |system_top|uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated
 16. Source assignments for cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated
 17. Source assignments for cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated
 18. Parameter Settings for User Entity Instance: uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst
 19. Parameter Settings for User Entity Instance: uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst
 20. Parameter Settings for User Entity Instance: gpio_wb:u_gpio
 21. Parameter Settings for Inferred Entity Instance: wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0
 22. Parameter Settings for Inferred Entity Instance: cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0
 23. Parameter Settings for Inferred Entity Instance: cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "gpio_wb:u_gpio"
 26. Port Connectivity Checks: "uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst"
 27. Port Connectivity Checks: "wb_interconnect:u_intercon"
 28. Port Connectivity Checks: "cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb"
 29. Port Connectivity Checks: "cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 17 21:08:58 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RISCV                                           ;
; Top-level Entity Name              ; system_top                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 1                                               ;
; Total registers                    ; 1                                               ;
; Total pins                         ; 12                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; system_top         ; RISCV              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------+---------+
; uart_rx.v                        ; yes             ; User Verilog HDL File                       ; D:/RISCV/uart_rx.v                                                      ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File                       ; D:/RISCV/uart_tx.v                                                      ;         ;
; uart_wishbone_wrapper.v          ; yes             ; User Verilog HDL File                       ; D:/RISCV/uart_wishbone_wrapper.v                                        ;         ;
; pc.v                             ; yes             ; User Verilog HDL File                       ; D:/RISCV/pc.v                                                           ;         ;
; rom.v                            ; yes             ; User Verilog HDL File                       ; D:/RISCV/rom.v                                                          ;         ;
; ram.v                            ; yes             ; User Verilog HDL File                       ; D:/RISCV/ram.v                                                          ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File                       ; D:/RISCV/control_unit.v                                                 ;         ;
; alu_control.v                    ; yes             ; User Verilog HDL File                       ; D:/RISCV/alu_control.v                                                  ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                       ; D:/RISCV/alu.v                                                          ;         ;
; imm_gen.v                        ; yes             ; User Verilog HDL File                       ; D:/RISCV/imm_gen.v                                                      ;         ;
; ex_mem.v                         ; yes             ; User Verilog HDL File                       ; D:/RISCV/ex_mem.v                                                       ;         ;
; mem_wb.v                         ; yes             ; User Verilog HDL File                       ; D:/RISCV/mem_wb.v                                                       ;         ;
; forwarding.v                     ; yes             ; User Verilog HDL File                       ; D:/RISCV/forwarding.v                                                   ;         ;
; register_file_pipeline.v         ; yes             ; User Verilog HDL File                       ; D:/RISCV/register_file_pipeline.v                                       ;         ;
; if_id_flush.v                    ; yes             ; User Verilog HDL File                       ; D:/RISCV/if_id_flush.v                                                  ;         ;
; id_ex_flush.v                    ; yes             ; User Verilog HDL File                       ; D:/RISCV/id_ex_flush.v                                                  ;         ;
; cpu_pipeline5_wb.v               ; yes             ; User Verilog HDL File                       ; D:/RISCV/cpu_pipeline5_wb.v                                             ;         ;
; wb_interconnect.v                ; yes             ; User Verilog HDL File                       ; D:/RISCV/wb_interconnect.v                                              ;         ;
; system_top.v                     ; yes             ; User Verilog HDL File                       ; D:/RISCV/system_top.v                                                   ;         ;
; wb_ram_wrapper.v                 ; yes             ; User Verilog HDL File                       ; D:/RISCV/wb_ram_wrapper.v                                               ;         ;
; gpio_wb.v                        ; yes             ; User Verilog HDL File                       ; D:/RISCV/gpio_wb.v                                                      ;         ;
; shift.hex                        ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; D:/RISCV/shift.hex                                                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_29b1.tdf           ; yes             ; Auto-Generated Megafunction                 ; D:/RISCV/db/altsyncram_29b1.tdf                                         ;         ;
; db/altsyncram_48c1.tdf           ; yes             ; Auto-Generated Megafunction                 ; D:/RISCV/db/altsyncram_48c1.tdf                                         ;         ;
+----------------------------------+-----------------+---------------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                             ;
+---------------------------------------------+-----------------------------------------------------------+
; Resource                                    ; Usage                                                     ;
+---------------------------------------------+-----------------------------------------------------------+
; Estimated Total logic elements              ; 1                                                         ;
;                                             ;                                                           ;
; Total combinational functions               ; 0                                                         ;
; Logic element usage by number of LUT inputs ;                                                           ;
;     -- 4 input functions                    ; 0                                                         ;
;     -- 3 input functions                    ; 0                                                         ;
;     -- <=2 input functions                  ; 0                                                         ;
;                                             ;                                                           ;
; Logic elements by mode                      ;                                                           ;
;     -- normal mode                          ; 0                                                         ;
;     -- arithmetic mode                      ; 0                                                         ;
;                                             ;                                                           ;
; Total registers                             ; 1                                                         ;
;     -- Dedicated logic registers            ; 1                                                         ;
;     -- I/O registers                        ; 0                                                         ;
;                                             ;                                                           ;
; I/O pins                                    ; 12                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                         ;
; Maximum fan-out node                        ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|txd_reg ;
; Maximum fan-out                             ; 1                                                         ;
; Total fan-out                               ; 3                                                         ;
; Average fan-out                             ; 0.23                                                      ;
+---------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                          ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |system_top                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 12   ; 0            ; |system_top                                                   ; work         ;
;    |uart_wishbone_wrapper:u_uart| ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_top|uart_wishbone_wrapper:u_uart                      ; work         ;
;       |uart_tx:uart_tx_inst|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_top|uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |system_top|uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|fsm_state                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; fsm_state.FSM_STOP ; fsm_state.FSM_RECV ; fsm_state.FSM_START ; fsm_state.FSM_IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; fsm_state.FSM_IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; fsm_state.FSM_START ; 0                  ; 0                  ; 1                   ; 1                  ;
; fsm_state.FSM_RECV  ; 0                  ; 1                  ; 0                   ; 1                  ;
; fsm_state.FSM_STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |system_top|uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; fsm_state.FSM_STOP ; fsm_state.FSM_SEND ; fsm_state.FSM_START ; fsm_state.FSM_IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; fsm_state.FSM_IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; fsm_state.FSM_START ; 0                  ; 0                  ; 1                   ; 1                  ;
; fsm_state.FSM_SEND  ; 0                  ; 1                  ; 0                   ; 1                  ;
; fsm_state.FSM_STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                                                 ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|MemToReg_out                                                 ; Merged with cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|MemRead_out                     ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|MemToReg_out                                             ; Merged with cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|MemRead_out                 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[2,8,10]                          ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[10]                              ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[2,3,6,10,11,13,15,18,19,24..26,28,29,31] ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[2,3,6,24]                                ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[5,6,8,9,31]                                      ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[10,11,13,15,18,19,25,26,28,29,31]        ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|Branch_out                                               ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|instr_out[10,11]                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|Branch_out                                                   ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[0..31]                                          ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|Jump_out                                                 ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|instr_out[10,11]                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|Jump_out                                                     ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[0..31]                                          ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[31]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[31]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[30]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[30]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[29]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[29]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[28]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[28]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[27]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[27]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[26]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[26]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[25]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[25]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[24]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[24]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[23]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[23]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[22]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[22]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[21]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[21]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[20]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[20]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[19]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[19]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[18]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[18]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[17]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[17]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[16]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[16]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[15]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[15]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[14]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[14]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[13]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[13]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[12]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[12]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[11]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[11]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[10]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[10]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[9]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[9]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[8]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[8]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[7]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[7]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[6]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[6]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[5]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[5]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[4]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[4]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[3]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[3]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[2]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[2]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[1]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[1]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[0]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[0]                                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[7,9]                             ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[7,9]                             ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|Jump_out                                                     ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[0,1]                                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[4,11..30]                                        ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|ALUOp_out[0]                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[4]                                       ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~0                                             ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~33               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~33                                            ; Merged with wb_ram_wrapper:ram_wb|ram:u_ram|ram~0                                  ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[4]                                                 ; Merged with cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[3]               ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[2]                                                 ; Merged with cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[2]               ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[12]                                                ; Merged with cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[7]               ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[10]                                                ; Merged with cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[6]               ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[8]                                                 ; Merged with cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[5]               ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[6]                                                 ; Merged with cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[4]               ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[0,1,9]                                   ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[4]          ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[8]                               ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[23]         ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[2]                               ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[20]         ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[22]                                      ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[20]         ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[6]                               ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[20]         ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[4]                               ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[21]         ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[0,1]                                     ; Merged with cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[9]          ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[0]                               ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[0]  ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[1]                               ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[1]  ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[3]                               ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[3]  ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[5]                               ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[5]  ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[13]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[13] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~3                                             ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~36               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[4]                               ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[16]         ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[12,17]                                   ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[16]         ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[6]                               ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[16]         ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[14]                                      ; Merged with cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[30]         ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[42]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[42] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~65                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~32               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[41]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[41] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~64                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~31               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[40]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[40] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~63                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~30               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[39]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[39] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~62                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~29               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[38]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[38] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~61                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~28               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[37]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[37] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~60                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~27               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[36]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[36] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~59                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~26               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[35]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[35] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~58                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~25               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[34]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[34] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~57                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~24               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[33]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[33] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~56                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~23               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[32]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[32] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~55                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~22               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[31]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[31] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~54                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~21               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[30]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[30] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~53                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~20               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[29]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[29] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~52                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~19               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[28]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[28] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~51                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~18               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[27]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[27] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~50                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~17               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[26]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[26] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~49                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~16               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[25]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[25] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~48                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~15               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[24]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[24] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~47                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~14               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[23]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[23] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~46                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~13               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[22]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[22] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~45                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~12               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[21]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[21] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~44                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~11               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[20]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[20] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~43                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~10               ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[19]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[19] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~42                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~9                ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[18]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[18] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~41                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~8                ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[17]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[17] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~40                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~7                ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[16]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[16] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~39                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~6                ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[15]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[15] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~38                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~5                ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[14]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[14] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~37                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~4                ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[12]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[12] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~35                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~2                ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[11]                              ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[11] ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~34                                            ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~1                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[22]                                      ; Merged with cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[20]         ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[12,17]                                   ; Merged with cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[16]         ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[14]                                      ; Merged with cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[30]         ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[9]                                       ; Merged with cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|ALUOp_out[1]                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|RegWrite_out                                             ; Merged with cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|ALUOp_out[1]                ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|instr_out[9]                                                 ; Merged with cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|RegWrite_out                    ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|instr_out[9]                                                 ; Merged with cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|RegWrite_out                    ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[5]                               ; Merged with cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[0]  ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~32                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~31                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~30                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~29                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~28                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~27                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~26                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~25                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~24                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~23                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~22                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~21                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~20                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~19                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~18                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~17                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~16                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~15                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~14                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~13                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~12                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~11                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~10                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~9                                             ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~8                                             ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~7                                             ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~6                                             ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~5                                             ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~4                                             ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~36                                            ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~2                                             ; Stuck at GND due to stuck port clock_enable                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf~1                                             ; Stuck at GND due to stuck port clock_enable                                        ;
; uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|fsm_state~2                                       ; Lost fanout                                                                        ;
; uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|fsm_state~3                                       ; Lost fanout                                                                        ;
; uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|fsm_state~4                                       ; Lost fanout                                                                        ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state~2                                       ; Lost fanout                                                                        ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state~3                                       ; Lost fanout                                                                        ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state~4                                       ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|MemWrite_out                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|MemRead_out                                              ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|MemWrite_out                                                 ; Stuck at GND due to stuck port data_in                                             ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[0]                                                 ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|MemRead_out                                                  ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|MemToReg_out                                                 ; Stuck at GND due to stuck port data_in                                             ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~32                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~31                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~30                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~29                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~28                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~27                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~26                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~25                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~24                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~23                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~22                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~21                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~20                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~19                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~18                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~17                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~16                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~15                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~14                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~13                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~12                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~11                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~10                                                              ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~9                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~8                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~7                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~6                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~5                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~4                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~3                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~2                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~1                                                               ; Stuck at GND due to stuck port clock_enable                                        ;
; uart_wishbone_wrapper:u_uart|wb_ack_o                                                               ; Stuck at GND due to stuck port data_in                                             ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state.FSM_START                               ; Stuck at GND due to stuck port data_in                                             ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[0..7]                                ; Stuck at GND due to stuck port data_in                                             ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state.FSM_SEND                                ; Stuck at GND due to stuck port data_in                                             ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state.FSM_STOP                                ; Stuck at GND due to stuck port data_in                                             ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|bit_counter[0..3]                                 ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[8..31]                                                             ; Lost fanout                                                                        ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state.FSM_IDLE                                ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[8..31]                                              ; Lost fanout                                                                        ;
; gpio_wb:u_gpio|gpio_o[0..7]                                                                         ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[0..7]                                               ; Lost fanout                                                                        ;
; gpio_wb:u_gpio|gpio_dir[0..7]                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[0..7]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[20,21,23]                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|RegWrite_out                                                 ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|instr_out[7,8]                                               ; Lost fanout                                                                        ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram~0                                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[0,1,3]                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[11]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[0]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[12]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[1]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[13]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[2]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[14]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[3]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[15]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[4]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[16]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[5]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[17]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[6]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[18]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[7]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[2..7]                                                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|RegWrite_out                                                 ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|instr_out[7,8]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[0..7]                                         ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|ALUOp_out[1]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[7,8]                                     ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[1]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[5,20,21,23]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|ALUSrc_out                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[0,2,3]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[0]                                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[16,27,30]                                ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[1..8]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[8]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[8]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[9]                                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[9]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[9]                                            ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[10]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[10]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[10]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[11]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[11]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[11]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[12]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[12]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[12]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[13]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[13]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[13]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[14]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[14]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[14]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[15]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[15]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[15]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[16]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[16]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[16]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[17]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[17]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[17]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[18]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[18]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[18]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[19]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[19]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[19]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[20]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[20]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[20]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[21]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[21]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[21]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[22]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[22]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[22]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[23]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[23]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[23]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[24]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[24]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[24]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[25]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[25]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[25]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[26]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[26]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[26]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[27]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[27]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[27]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[28]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[28]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[28]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[29]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[29]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[29]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[30]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[30]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[30]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[31]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[31]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[31]                                           ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[7]                                               ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[4,5,7,8,16,27,30]                        ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[19]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[8]                                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[20]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[9]                                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[21]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[10]                                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[10]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[22]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[11]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[23]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[12]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[24]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[13]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[25]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[14]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[26]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[15]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[27]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[16]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[28]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[17]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[29]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[18]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[30]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[19]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[31]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[20]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[32]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[21]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[33]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[22]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[34]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[23]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[35]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[24]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[36]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[25]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[37]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[26]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[38]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[27]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[39]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[28]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[40]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[29]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[41]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[30]                                             ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[42]                              ; Lost fanout                                                                        ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[31]                                             ; Lost fanout                                                                        ;
; Total Number of Removed Registers = 675                                                             ;                                                                                    ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                              ;
+------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[6]          ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[6],                      ;
;                                                                        ; due to stuck port data_in ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[31],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[9],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[8],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[6],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[5],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|Branch_out,                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|Branch_out,                                  ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[31],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[30],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[29],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[28],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[27],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[26],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[25],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[24],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[23],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[22],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[21],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[20],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[19],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[18],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[17],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[16],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[15],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[14],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[13],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[12],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[11],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[10],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[9],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[8],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[7],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[6],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[5],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[4],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[3],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[2],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[1],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|pcBranch_out[0],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|Jump_out,                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|Jump_out,                                    ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[31],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[30],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[29],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[28],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[27],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[26],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[25],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[24],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[23],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[22],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[21],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[20],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[19],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[18],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[17],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[16],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[15],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[14],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[13],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[12],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[11],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[10],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[9],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[8],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[7],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[6],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[5],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[4],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[3],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[2],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[1],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|jumpaddr_out[0],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[31],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[31],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[30],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[30],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[29],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[29],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[28],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[28],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[27],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[27],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[26],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[26],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[25],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[25],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[24],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[24],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|Jump_out,                                    ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[30],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[29],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[28],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[27],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[26],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[25],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[24],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[23],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[22],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[21],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[20],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[19],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[18],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[17],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[16],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[15],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[14],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[13],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[12],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[11],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[4],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|ALUOp_out[0],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[4],                      ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|MemWrite_out,                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|MemRead_out,                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|MemWrite_out,                                ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[0],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|MemRead_out,                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|MemToReg_out,                                ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~32, wb_ram_wrapper:ram_wb|ram:u_ram|ram~31,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~30, wb_ram_wrapper:ram_wb|ram:u_ram|ram~29,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~28, wb_ram_wrapper:ram_wb|ram:u_ram|ram~27,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~26, wb_ram_wrapper:ram_wb|ram:u_ram|ram~25,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~24, wb_ram_wrapper:ram_wb|ram:u_ram|ram~23,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~22, wb_ram_wrapper:ram_wb|ram:u_ram|ram~21,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~20, wb_ram_wrapper:ram_wb|ram:u_ram|ram~19,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~18, wb_ram_wrapper:ram_wb|ram:u_ram|ram~17,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~16, wb_ram_wrapper:ram_wb|ram:u_ram|ram~15,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~14, wb_ram_wrapper:ram_wb|ram:u_ram|ram~13,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~12, wb_ram_wrapper:ram_wb|ram:u_ram|ram~11,     ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~10, wb_ram_wrapper:ram_wb|ram:u_ram|ram~9,      ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~8, wb_ram_wrapper:ram_wb|ram:u_ram|ram~7,       ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~6, wb_ram_wrapper:ram_wb|ram:u_ram|ram~5,       ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~4, wb_ram_wrapper:ram_wb|ram:u_ram|ram~3,       ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~2, wb_ram_wrapper:ram_wb|ram:u_ram|ram~1,       ;
;                                                                        ;                           ; uart_wishbone_wrapper:u_uart|wb_ack_o,                                              ;
;                                                                        ;                           ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state.FSM_START,              ;
;                                                                        ;                           ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[0],                  ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[24], cpu_pipeline5_wb:u_cpu|pc:u_pc|q[25],         ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[26], cpu_pipeline5_wb:u_cpu|pc:u_pc|q[27],         ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[28], cpu_pipeline5_wb:u_cpu|pc:u_pc|q[29],         ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[30], cpu_pipeline5_wb:u_cpu|pc:u_pc|q[31],         ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[8],                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[9],                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[10],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[11],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[12],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[13],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[14],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[15],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[16],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[17],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[18],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[19],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[20],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[21],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[22],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[23],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[24],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[25],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[26],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[27],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[28],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[29],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[30],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[31], gpio_wb:u_gpio|gpio_o[0],      ;
;                                                                        ;                           ; gpio_wb:u_gpio|gpio_o[1], gpio_wb:u_gpio|gpio_o[2], gpio_wb:u_gpio|gpio_o[3],       ;
;                                                                        ;                           ; gpio_wb:u_gpio|gpio_o[4], gpio_wb:u_gpio|gpio_o[5], gpio_wb:u_gpio|gpio_o[6],       ;
;                                                                        ;                           ; gpio_wb:u_gpio|gpio_o[7], cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[1],       ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[2],                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[3],                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[4],                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[5],                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[6],                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[7], gpio_wb:u_gpio|gpio_dir[0],     ;
;                                                                        ;                           ; gpio_wb:u_gpio|gpio_dir[1], gpio_wb:u_gpio|gpio_dir[2], gpio_wb:u_gpio|gpio_dir[3], ;
;                                                                        ;                           ; gpio_wb:u_gpio|gpio_dir[4], gpio_wb:u_gpio|gpio_dir[5], gpio_wb:u_gpio|gpio_dir[6], ;
;                                                                        ;                           ; gpio_wb:u_gpio|gpio_dir[7], cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[1], ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[2],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[3],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[4],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[5],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[6],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[7],                             ;
;                                                                        ;                           ; wb_ram_wrapper:ram_wb|ram:u_ram|ram~0,                                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|RegWrite_out,                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[0],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[1],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[2],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[3],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[4],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[5],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[6],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[7],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[1],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[23],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[20],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[21],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[5],                      ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|ALUSrc_out,                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[0],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[2],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[3],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[0],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[2],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[3],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[4],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[5],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[6],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[7],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[8],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[9],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[10],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[11],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[12],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[12],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[13],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[14],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[15],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[16],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[17],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[18],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[18],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[19],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[20],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[21],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[22],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[22],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[23],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[24],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[25],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[26],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[27],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[28],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[29],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[30],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[31],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[31],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[7],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[4],                      ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[5],                      ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[30],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[27],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[8],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[9],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[10],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[10],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[11],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[12],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[13],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[14],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[15],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[16],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[17],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[18],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[19],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[20],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[21],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[22],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[23],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[24],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[25],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[26],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[27],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[28],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[29],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[30],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[31]                             ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[2]  ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[0],                                                ;
;                                                                        ; due to stuck port data_in ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|RegWrite_out,                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[11],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[0],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[12],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[14],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[3],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[15],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[4],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[16],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[5],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[17],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[6],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[18],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[7],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[8],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[9],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[10],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[11],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[12],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[13],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[14],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[15],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[16],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[17],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[18],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[19],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[20],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[21],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[22],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[23],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[24],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[25],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[26],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[27],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[28],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[29],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[30],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[31],                          ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[19],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[20],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[21],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[22],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[23],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[24],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[25],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[26],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[27],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[28],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[29],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[30],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[31],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[32],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[33],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[34],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[35],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[36],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[37],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[38],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[39],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[40],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[41],             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[42]              ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[24]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[24],                     ;
;                                                                        ; due to stuck port data_in ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[1],                                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|reg2_out[0],                                 ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[0],                             ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[21],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[20],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|instr_out[8],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[1],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|alu_result_out[2],                           ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|instr_out[8],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[8],                      ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[8]                       ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[7]      ; Stuck at GND              ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[6],                  ;
;                                                                        ; due to stuck port data_in ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[5],                  ;
;                                                                        ;                           ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[4],                  ;
;                                                                        ;                           ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[3],                  ;
;                                                                        ;                           ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[2],                  ;
;                                                                        ;                           ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[1]                   ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[19]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[19],                     ;
;                                                                        ; due to stuck port data_in ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|instr_out[7],                                ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[7],                      ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[16],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[7],                      ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[16]                      ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[11]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[11],                     ;
;                                                                        ; due to stuck port data_in ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|instr_out[11],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|instr_out[11],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[9],              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[9],              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|instr_out[7]                                 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[10] ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[23],                     ;
;                                                                        ; due to stuck port data_in ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[0],              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[1],              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[3],              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[13]              ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[10]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[10],                     ;
;                                                                        ; due to stuck port data_in ; cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|instr_out[10],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|instr_out[10],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[7],              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[7]               ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[31]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[31],                     ;
;                                                                        ; due to stuck port data_in ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|ALUOp_out[1],                            ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[30],                     ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[27]                      ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[9]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[9],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[9]                                                 ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[8]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[8],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[8]                                                 ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[7]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[7],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[7]                                                 ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[6]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[6],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[6]                                                 ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[5]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[5],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[5]                                                 ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[4]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[4],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[4]                                                 ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[3]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[3],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[3]                                                 ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[2]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[2],                               ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[2]                                                 ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[23]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[23],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[23]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[22]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[22],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[22]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[21]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[21],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[21]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[20]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[20],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[20]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[19]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[19],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[19]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[18]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[18],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[18]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[17]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[17],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[17]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[16]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[16],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[16]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[15]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[15],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[15]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[14]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[14],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[14]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[13]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[13],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[13]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[12]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[12],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[12]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[11]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[11],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[11]                                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[10]                  ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[10],                              ;
;                                                                        ;                           ; cpu_pipeline5_wb:u_cpu|pc:u_pc|q[10]                                                ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[3]          ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[3]                       ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[2]          ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[2]                       ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[29]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[29]                      ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[28]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[28]                      ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[26]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[26]                      ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[25]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[25]                      ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[18]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[18]                      ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[15]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[15]                      ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[1]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[1]                                ;
; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|pc_out[0]                   ; Lost Fanouts              ; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|pc_out[0]                                ;
; cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id|instruction_out[13]         ; Stuck at GND              ; cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|instruction_out[13]                      ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|fsm_state.FSM_SEND   ; Stuck at GND              ; uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|bit_counter[0]                    ;
;                                                                        ; due to stuck port data_in ;                                                                                     ;
+------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                           ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; Register Name                                                          ; RAM Name                                                    ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[0]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[1]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[2]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[3]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[4]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[5]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[6]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[7]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[8]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[9]                    ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[10]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[11]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[12]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[13]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[14]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[15]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[16]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[17]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[18]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[19]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[20]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[21]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[22]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[23]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[24]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[25]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[26]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[27]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[28]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[29]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[30]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[31]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[32]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[33]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[34]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[35]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[36]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[37]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[38]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[39]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[40]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[41]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[42]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[43]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0_bypass[44]                   ; wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0                   ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[0]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[1]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[2]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[3]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[4]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[5]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[6]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[7]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[8]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[9]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[10] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[11] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[12] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[13] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[14] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[15] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[16] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[17] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[18] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[19] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[20] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[21] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[22] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[23] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[24] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[25] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[26] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[27] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[28] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[29] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[30] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[31] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[32] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[33] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[34] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[35] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[36] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[37] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[38] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[39] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[40] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[41] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0_bypass[42] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[0]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[1]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[2]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[3]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[4]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[5]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[6]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[7]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[8]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[9]  ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[10] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[11] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[12] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[13] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[14] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[15] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[16] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[17] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[18] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[19] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[20] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[21] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[22] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[23] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[24] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[25] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[26] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[27] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[28] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[29] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[30] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[31] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[32] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[33] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[34] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[35] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[36] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[37] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[38] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[39] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[40] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[41] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1_bypass[42] ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1 ;
+------------------------------------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_top|uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|uart_rx_data[1]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |system_top|uart_wishbone_wrapper:u_uart|wb_dat_o[0]                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_top|uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|recieved_data[3]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |system_top|uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|data_to_send[4]   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |system_top|uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|cycle_counter[13] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |system_top|uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|cycle_counter[10] ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|imm_out[2]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |system_top|uart_wishbone_wrapper:u_uart|wb_dat_o[3]                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg1_out[1]              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex|reg2_out[29]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_top|uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst|bit_counter[1]    ;
; 7:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|mem_data_out[17]             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb|mem_data_out[2]              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[12]           ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[17]           ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[27]           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |system_top|cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem|alu_result_out[29]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |system_top|gpio_wb:u_gpio|gpio_o[4]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |system_top|gpio_wb:u_gpio|gpio_dir[5]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |system_top|uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst|bit_counter       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system_top|cpu_pipeline5_wb:u_cpu|alu_in1[0]                                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |system_top|cpu_pipeline5_wb:u_cpu|alu_in2[27]                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |system_top|cpu_pipeline5_wb:u_cpu|alu_in2[7]                                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |system_top|cpu_pipeline5_wb:u_cpu|alu:u_alu|Mux26                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |system_top|cpu_pipeline5_wb:u_cpu|alu:u_alu|Mux29                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; BIT_RATE       ; 9600     ; Signed Integer                                                     ;
; CLK_HZ         ; 50000000 ; Signed Integer                                                     ;
; PAYLOAD_BITS   ; 8        ; Signed Integer                                                     ;
; STOP_BITS      ; 1        ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; BIT_RATE       ; 9600     ; Signed Integer                                                     ;
; CLK_HZ         ; 50000000 ; Signed Integer                                                     ;
; PAYLOAD_BITS   ; 8        ; Signed Integer                                                     ;
; STOP_BITS      ; 1        ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_wb:u_gpio ;
+--------------------+-------+--------------------------------+
; Parameter Name     ; Value ; Type                           ;
+--------------------+-------+--------------------------------+
; gpio_io_width      ; 8     ; Signed Integer                 ;
; gpio_dir_reset_val ; 0     ; Signed Integer                 ;
; gpio_o_reset_val   ; 0     ; Signed Integer                 ;
; wb_dat_width       ; 8     ; Signed Integer                 ;
; wb_adr_width       ; 4     ; Signed Integer                 ;
+--------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_29b1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_48c1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_48c1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                      ;
; Entity Instance                           ; wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio_wb:u_gpio"                                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_dat_o ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst" ;
+------------+-------+----------+-----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                       ;
+------------+-------+----------+-----------------------------------------------+
; uart_rx_en ; Input ; Info     ; Stuck at VCC                                  ;
+------------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_interconnect:u_intercon"                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbs1_adr_o[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_dat_o[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_adr_o[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_dat_o[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb"                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; instr_out[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instr_out[6..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; pc_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 17 21:08:56 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file uart_wishbone_wrapper.v
    Info (12023): Found entity 1: uart_wishbone_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file spi.v
    Info (12023): Found entity 1: spi
Info (12021): Found 1 design units, including 1 entities, in source file tb_spi.v
    Info (12023): Found entity 1: tb_spi
Info (12021): Found 1 design units, including 1 entities, in source file wb_spi.v
    Info (12023): Found entity 1: wb_spi
Info (12021): Found 1 design units, including 1 entities, in source file gpio.v
    Info (12023): Found entity 1: gpio
Info (12021): Found 1 design units, including 1 entities, in source file tb_gpio.v
    Info (12023): Found entity 1: tb_gpio
Info (12021): Found 1 design units, including 1 entities, in source file wb_gpio1.v
    Info (12023): Found entity 1: wb_gpio1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file datapath_debug.v
    Info (12023): Found entity 1: datapath_debug
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.v
    Info (12023): Found entity 1: imm_gen
Info (12021): Found 1 design units, including 1 entities, in source file if_id.v
    Info (12023): Found entity 1: if_id
Info (12021): Found 1 design units, including 1 entities, in source file datapath_pipeline.v
    Info (12023): Found entity 1: datapath_pipeline
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.v
    Info (12023): Found entity 1: id_ex
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.v
    Info (12023): Found entity 1: ex_mem
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: mem_wb
Info (12021): Found 1 design units, including 1 entities, in source file datapath_pipeline_debug.v
    Info (12023): Found entity 1: datapath_pipeline_debug
Info (12021): Found 1 design units, including 1 entities, in source file forwarding.v
    Info (12023): Found entity 1: forwarding
Info (12021): Found 1 design units, including 1 entities, in source file datapath_debug_tb.v
    Info (12023): Found entity 1: datapath_debug_tb
Info (12021): Found 1 design units, including 1 entities, in source file tb_datapath_pipeline_debug.v
    Info (12023): Found entity 1: tb_datapath_pipeline_debug
Info (12021): Found 1 design units, including 1 entities, in source file register_file_pipeline.v
    Info (12023): Found entity 1: register_file_pipeline
Info (12021): Found 1 design units, including 1 entities, in source file datapath_pipeline5_debug.v
    Info (12023): Found entity 1: datapath_pipeline5_debug
Info (12021): Found 1 design units, including 1 entities, in source file if_id_flush.v
    Info (12023): Found entity 1: if_id_flush
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_flush.v
    Info (12023): Found entity 1: id_ex_flush
Info (12021): Found 1 design units, including 1 entities, in source file tb_datapath_pipeline5_debug.v
    Info (12023): Found entity 1: tb_datapath_pipeline5_debug
Info (12021): Found 1 design units, including 1 entities, in source file decoder_wb.v
    Info (12023): Found entity 1: decoder_wb
Info (12021): Found 1 design units, including 1 entities, in source file mux_wb.v
    Info (12023): Found entity 1: mux_wb
Info (12021): Found 1 design units, including 1 entities, in source file wishbone_bus.v
    Info (12023): Found entity 1: wishbone_bus
Info (12021): Found 1 design units, including 1 entities, in source file cpu_pipeline5_wb.v
    Info (12023): Found entity 1: cpu_pipeline5_wb
Info (12021): Found 1 design units, including 1 entities, in source file datapath_pipeline5.v
    Info (12023): Found entity 1: datapath_pipeline5
Info (12021): Found 1 design units, including 1 entities, in source file datapath_wishbone.v
    Info (12023): Found entity 1: datapath_wishbone
Info (12021): Found 1 design units, including 1 entities, in source file wb_interconnect.v
    Info (12023): Found entity 1: wb_interconnect
Info (12021): Found 1 design units, including 1 entities, in source file system_top.v
    Info (12023): Found entity 1: system_top
Info (12021): Found 1 design units, including 1 entities, in source file wb_ram_wrapper.v
    Info (12023): Found entity 1: wb_ram_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file gpio_wb.v
    Info (12023): Found entity 1: gpio_wb
Warning (10236): Verilog HDL Implicit Net warning at datapath_pipeline.v(91): created implicit net for "reg_write_wb"
Warning (10236): Verilog HDL Implicit Net warning at decoder_wb.v(6): created implicit net for "bSel"
Warning (10236): Verilog HDL Implicit Net warning at cpu_pipeline5_wb.v(44): created implicit net for "flush"
Info (12127): Elaborating entity "system_top" for the top level hierarchy
Info (12128): Elaborating entity "cpu_pipeline5_wb" for hierarchy "cpu_pipeline5_wb:u_cpu"
Info (12128): Elaborating entity "pc" for hierarchy "cpu_pipeline5_wb:u_cpu|pc:u_pc"
Info (12128): Elaborating entity "rom" for hierarchy "cpu_pipeline5_wb:u_cpu|rom:instr_rom"
Warning (10850): Verilog HDL warning at rom.v(10): number of words (5) in memory file does not match the number of elements in the address range [0:63]
Warning (10030): Net "rom.data_a" at rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at rom.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "if_id_flush" for hierarchy "cpu_pipeline5_wb:u_cpu|if_id_flush:u_if_id"
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu_pipeline5_wb:u_cpu|control_unit:u_ctrl"
Info (12128): Elaborating entity "register_file_pipeline" for hierarchy "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf"
Info (12128): Elaborating entity "imm_gen" for hierarchy "cpu_pipeline5_wb:u_cpu|imm_gen:u_imm_gen"
Info (12128): Elaborating entity "id_ex_flush" for hierarchy "cpu_pipeline5_wb:u_cpu|id_ex_flush:u_id_ex"
Info (12128): Elaborating entity "alu_control" for hierarchy "cpu_pipeline5_wb:u_cpu|alu_control:u_alu_ctrl"
Info (12128): Elaborating entity "forwarding" for hierarchy "cpu_pipeline5_wb:u_cpu|forwarding:u_fwd"
Info (12128): Elaborating entity "alu" for hierarchy "cpu_pipeline5_wb:u_cpu|alu:u_alu"
Info (12128): Elaborating entity "ex_mem" for hierarchy "cpu_pipeline5_wb:u_cpu|ex_mem:u_ex_mem"
Info (12128): Elaborating entity "mem_wb" for hierarchy "cpu_pipeline5_wb:u_cpu|mem_wb:u_mem_wb"
Info (12128): Elaborating entity "wb_interconnect" for hierarchy "wb_interconnect:u_intercon"
Info (12128): Elaborating entity "wb_ram_wrapper" for hierarchy "wb_ram_wrapper:ram_wb"
Info (12128): Elaborating entity "ram" for hierarchy "wb_ram_wrapper:ram_wb|ram:u_ram"
Info (12128): Elaborating entity "uart_wishbone_wrapper" for hierarchy "uart_wishbone_wrapper:u_uart"
Info (10264): Verilog HDL Case Statement information at uart_wishbone_wrapper.v(81): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_wishbone_wrapper:u_uart|uart_tx:uart_tx_inst"
Warning (10230): Verilog HDL assignment warning at uart_tx.v(134): truncated value with size 14 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_tx.v(136): truncated value with size 14 to match size of target (4)
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_wishbone_wrapper:u_uart|uart_rx:uart_rx_inst"
Warning (10230): Verilog HDL assignment warning at uart_rx.v(151): truncated value with size 14 to match size of target (4)
Info (12128): Elaborating entity "gpio_wb" for hierarchy "gpio_wb:u_gpio"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[31]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[30]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[29]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[28]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[27]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[26]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[25]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[24]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[23]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[22]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[21]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[20]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[19]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[18]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[17]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[16]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[15]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[14]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[13]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[12]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[11]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[10]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[9]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[8]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[31]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[30]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[29]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[28]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[27]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[26]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[25]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[24]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[23]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[22]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[21]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[20]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[19]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[18]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[17]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[16]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[15]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[14]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[13]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[12]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[11]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[10]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[9]" is missing source, defaulting to GND
    Warning (12110): Net "gpio_rdata[8]" is missing source, defaulting to GND
Warning (276020): Inferred RAM node "wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/RISCV/db/RISCV.ram0_rom_1d582.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "wb_ram_wrapper:ram_wb|ram:u_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|rf_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29b1.tdf
    Info (12023): Found entity 1: altsyncram_29b1
Info (12130): Elaborated megafunction instantiation "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0"
Info (12133): Instantiated megafunction "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_48c1.tdf
    Info (12023): Found entity 1: altsyncram_48c1
Info (12130): Elaborated megafunction instantiation "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1"
Info (12133): Instantiated megafunction "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "wb_ram_wrapper:ram_wb|ram:u_ram|altsyncram:ram_rtl_0|altsyncram_29b1:auto_generated|ram_block1a31"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_0|altsyncram_48c1:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "cpu_pipeline5_wb:u_cpu|register_file_pipeline:u_rf|altsyncram:rf_rtl_1|altsyncram_48c1:auto_generated|ram_block1a31"
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "gpio_wb:u_gpio|gpio_io[0]~synth"
    Warning (13010): Node "gpio_wb:u_gpio|gpio_io[1]~synth"
    Warning (13010): Node "gpio_wb:u_gpio|gpio_io[2]~synth"
    Warning (13010): Node "gpio_wb:u_gpio|gpio_io[3]~synth"
    Warning (13010): Node "gpio_wb:u_gpio|gpio_io[4]~synth"
    Warning (13010): Node "gpio_wb:u_gpio|gpio_io[5]~synth"
    Warning (13010): Node "gpio_wb:u_gpio|gpio_io[6]~synth"
    Warning (13010): Node "gpio_wb:u_gpio|gpio_io[7]~synth"
Info (17049): 396 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/RISCV/output_files/RISCV.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "uart_rxd"
Info (21057): Implemented 13 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 177 warnings
    Info: Peak virtual memory: 4627 megabytes
    Info: Processing ended: Thu Jul 17 21:08:58 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/RISCV/output_files/RISCV.map.smsg.


