Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1729
design__instance__area,25149.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0015149664832279086
power__switching__total,0.001011588261462748
power__leakage__total,5.025611926612328E-7
power__total,0.0025270571932196617
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2691042187476928
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2717277868513841
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09696282939901739
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.488083920428537
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.096963
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.778824
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29137545978500085
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2994908017464697
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6023334224102299
timing__setup__ws__corner:nom_slow_1p08V_125C,10.191220600322032
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.602333
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.640455
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2777739505921874
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28254246964011787
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28480185682585674
timing__setup__ws__corner:nom_typ_1p20V_25C,12.286311871204356
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284802
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.237273
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2691042187476928
clock__skew__worst_setup,0.2717277868513841
timing__hold__ws,0.09696282939901739
timing__setup__ws,10.191220600322032
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.096963
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.640455
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1729
design__instance__area__stdcell,25149.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.868974
design__instance__utilization__stdcell,0.868974
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,66
design__instance__area__class:inverter,368.323
design__instance__count__class:sequential_cell,166
design__instance__area__class:sequential_cell,7830.95
design__instance__count__class:multi_input_combinational_cell,1075
design__instance__area__class:multi_input_combinational_cell,11022.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,367
design__instance__area__class:timing_repair_buffer,5450.46
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,43197.7
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,273
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1908
route__net__special,2
route__drc_errors__iter:0,845
route__wirelength__iter:0,46433
route__drc_errors__iter:1,483
route__wirelength__iter:1,46149
route__drc_errors__iter:2,486
route__wirelength__iter:2,46126
route__drc_errors__iter:3,90
route__wirelength__iter:3,45750
route__drc_errors__iter:4,13
route__wirelength__iter:4,45759
route__drc_errors__iter:5,0
route__wirelength__iter:5,45751
route__drc_errors,0
route__wirelength,45751
route__vias,10740
route__vias__singlecut,10740
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,409.345
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,163
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,163
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,163
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,163
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19983
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000165568
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000193397
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000313072
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000193397
design_powergrid__voltage__worst,0.000193397
design_powergrid__voltage__worst__net:VPWR,1.19983
design_powergrid__drop__worst,0.000193397
design_powergrid__drop__worst__net:VPWR,0.000165568
design_powergrid__voltage__worst__net:VGND,0.000193397
design_powergrid__drop__worst__net:VGND,0.000193397
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000313000000000000018658685707606537107494659721851348876953125
ir__drop__worst,0.00016599999999999999629983482574147046761936508119106292724609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
