library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;


entity Tetris_DE1 is

	port
	(
		CLOCK		: in std_logic;
		RESET		: in std_logic		
	);

end;


architecture RTL of Tetris_DE1 is
	signal clock              : std_logic;
		
end architecture;