m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time23/sim
vhalf_adder_behavioral
Z0 !s110 1693471309
!i10b 1
!s100 6gC[IFA9AMeT^[OI5@@Tg1
!s11b ?<Bl:J;E0U6z7eZEU3Bm22
IhCQFU]oaVej=D5o4mM[gz2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time24/sim
Z3 w1693471142
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time24/half_adder_behavioral.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time24/half_adder_behavioral.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693471309.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time24/half_adder_behavioral.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time24/half_adder_behavioral.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtestbench
R0
!i10b 1
!s100 gNIK`3^2a<XS;nXgMB;l81
!s11b 2z2B51JZPW8cCIm_^zZon0
I3=ER5mbPmemTkl7S9J5j_2
R1
R2
R3
R4
R5
L0 19
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time24/half_adder_behavioral.v|
R8
!i113 1
R9
R10
