Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 17 16:14:54 2021
| Host         : 612-23 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file holiday_lights_control_sets_placed.rpt
| Design       : holiday_lights
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |   165 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           22 |
|      3 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               7 |            7 |
| No           | Yes                   | No                     |               7 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              58 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------+------------------------+------------------+----------------+
|       Clock Signal      |  Enable Signal  |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+-----------------+------------------------+------------------+----------------+
|  led_reg[3]_LDC_i_1_n_0 |                 | led_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  led_reg[2]_LDC_i_1_n_0 |                 | led_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  led_reg[5]_LDC_i_1_n_0 |                 | led_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  led_reg[6]_LDC_i_1_n_0 |                 | led_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  led_reg[1]_LDC_i_1_n_0 |                 | led_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  led_reg[7]_LDC_i_1_n_0 |                 | led_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  led_reg[4]_LDC_i_1_n_0 |                 | led_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |                 | led_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |                 | led_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |                 | led_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |                 | led_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |                 | led_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |                 | led_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |                 | led_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | led0            | led_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | led0            | led_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | led0            | led_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | led0            | led_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | led0            | led_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | led0            | led_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | led0            | led_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          | button_IBUF     | rst_IBUF               |                1 |              1 |
|  clk_IBUF_BUFG          |                 |                        |                1 |              3 |
|  clk_IBUF_BUFG          | led0            | rst_IBUF               |                6 |             18 |
|  clk_IBUF_BUFG          | cnt[31]_i_1_n_0 | rst_IBUF               |               14 |             32 |
+-------------------------+-----------------+------------------------+------------------+----------------+


