library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 3
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic_vector (2 downto 0);
begin
  o <= n1900_o;
  -- vhdl_source/peres.vhdl:13:17
  n1891_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n1892_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n1893_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n1894_o <= n1892_o xor n1893_o;
  -- vhdl_source/peres.vhdl:15:17
  n1895_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n1896_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n1897_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n1898_o <= n1896_o and n1897_o;
  -- vhdl_source/peres.vhdl:15:21
  n1899_o <= n1895_o xor n1898_o;
  n1900_o <= n1891_o & n1894_o & n1899_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1441 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1449 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1457 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1465 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1473 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1481 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1489 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1497 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1509 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1517 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1525 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1533 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1541 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1549 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1557 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic_vector (1 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic_vector (1 downto 0);
  signal n1567_o : std_logic;
  signal n1568_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1569 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic_vector (1 downto 0);
  signal n1578_o : std_logic;
  signal n1579_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1580 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic_vector (1 downto 0);
  signal n1589_o : std_logic;
  signal n1590_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1591 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic_vector (1 downto 0);
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1602 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (1 downto 0);
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1613 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic_vector (1 downto 0);
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1624 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (1 downto 0);
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1635 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic_vector (1 downto 0);
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1646 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1657 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic_vector (1 downto 0);
  signal n1665_o : std_logic;
  signal n1666_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1667 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic_vector (1 downto 0);
  signal n1676_o : std_logic;
  signal n1677_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1678 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (1 downto 0);
  signal n1687_o : std_logic;
  signal n1688_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1689 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic_vector (1 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1700 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (1 downto 0);
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1711 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic_vector (1 downto 0);
  signal n1720_o : std_logic;
  signal n1721_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1722 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic_vector (1 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1733 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic_vector (1 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1744 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic_vector (1 downto 0);
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1755 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1763 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1771 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1779 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1787 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1795 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1803 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1815 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1823 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1831 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1839 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1847 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1855 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1863 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1871 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic_vector (8 downto 0);
  signal n1877_o : std_logic_vector (8 downto 0);
  signal n1878_o : std_logic_vector (8 downto 0);
  signal n1879_o : std_logic_vector (8 downto 0);
  signal n1880_o : std_logic_vector (8 downto 0);
  signal n1881_o : std_logic_vector (8 downto 0);
  signal n1882_o : std_logic_vector (8 downto 0);
  signal n1883_o : std_logic_vector (8 downto 0);
  signal n1884_o : std_logic_vector (8 downto 0);
  signal n1885_o : std_logic_vector (8 downto 0);
  signal n1886_o : std_logic_vector (8 downto 0);
  signal n1887_o : std_logic_vector (8 downto 0);
  signal n1888_o : std_logic_vector (8 downto 0);
  signal n1889_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1876_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1877_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1878_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1879_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1880_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1881_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1882_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1883_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1884_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1885_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1886_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1887_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1888_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1889_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1438_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1439_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1440_o <= n1438_o & n1439_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1441 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1440_o,
    o => gen1_n1_cnot1_j_o);
  n1444_o <= gen1_n1_cnot1_j_n1441 (1);
  n1445_o <= gen1_n1_cnot1_j_n1441 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1446_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1447_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1449 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1448_o,
    o => gen1_n2_cnot1_j_o);
  n1452_o <= gen1_n2_cnot1_j_n1449 (1);
  n1453_o <= gen1_n2_cnot1_j_n1449 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1454_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1455_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1456_o <= n1454_o & n1455_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1457 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1456_o,
    o => gen1_n3_cnot1_j_o);
  n1460_o <= gen1_n3_cnot1_j_n1457 (1);
  n1461_o <= gen1_n3_cnot1_j_n1457 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1462_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1463_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1464_o <= n1462_o & n1463_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1465 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1464_o,
    o => gen1_n4_cnot1_j_o);
  n1468_o <= gen1_n4_cnot1_j_n1465 (1);
  n1469_o <= gen1_n4_cnot1_j_n1465 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1470_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1471_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1473 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1472_o,
    o => gen1_n5_cnot1_j_o);
  n1476_o <= gen1_n5_cnot1_j_n1473 (1);
  n1477_o <= gen1_n5_cnot1_j_n1473 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1478_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1479_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1480_o <= n1478_o & n1479_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1481 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1480_o,
    o => gen1_n6_cnot1_j_o);
  n1484_o <= gen1_n6_cnot1_j_n1481 (1);
  n1485_o <= gen1_n6_cnot1_j_n1481 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1486_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1487_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1488_o <= n1486_o & n1487_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1489 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1488_o,
    o => gen1_n7_cnot1_j_o);
  n1492_o <= gen1_n7_cnot1_j_n1489 (1);
  n1493_o <= gen1_n7_cnot1_j_n1489 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1494_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1495_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1496_o <= n1494_o & n1495_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1497 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1496_o,
    o => gen1_n8_cnot1_j_o);
  n1500_o <= gen1_n8_cnot1_j_n1497 (1);
  n1501_o <= gen1_n8_cnot1_j_n1497 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1502_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1503_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1504_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1505_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1506_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1507_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1508_o <= n1506_o & n1507_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1509 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1508_o,
    o => gen2_n8_cnot2_j_o);
  n1512_o <= gen2_n8_cnot2_j_n1509 (1);
  n1513_o <= gen2_n8_cnot2_j_n1509 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1514_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1515_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1516_o <= n1514_o & n1515_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1517 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1516_o,
    o => gen2_n7_cnot2_j_o);
  n1520_o <= gen2_n7_cnot2_j_n1517 (1);
  n1521_o <= gen2_n7_cnot2_j_n1517 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1522_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1523_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1524_o <= n1522_o & n1523_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1525 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1524_o,
    o => gen2_n6_cnot2_j_o);
  n1528_o <= gen2_n6_cnot2_j_n1525 (1);
  n1529_o <= gen2_n6_cnot2_j_n1525 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1530_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1531_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1532_o <= n1530_o & n1531_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1533 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1532_o,
    o => gen2_n5_cnot2_j_o);
  n1536_o <= gen2_n5_cnot2_j_n1533 (1);
  n1537_o <= gen2_n5_cnot2_j_n1533 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1538_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1539_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1540_o <= n1538_o & n1539_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1541 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1540_o,
    o => gen2_n4_cnot2_j_o);
  n1544_o <= gen2_n4_cnot2_j_n1541 (1);
  n1545_o <= gen2_n4_cnot2_j_n1541 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1546_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1547_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1548_o <= n1546_o & n1547_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1549 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1548_o,
    o => gen2_n3_cnot2_j_o);
  n1552_o <= gen2_n3_cnot2_j_n1549 (1);
  n1553_o <= gen2_n3_cnot2_j_n1549 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1554_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1555_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1556_o <= n1554_o & n1555_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1557 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1556_o,
    o => gen2_n2_cnot2_j_o);
  n1560_o <= gen2_n2_cnot2_j_n1557 (1);
  n1561_o <= gen2_n2_cnot2_j_n1557 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1562_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1563_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1564_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1565_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1566_o <= n1564_o & n1565_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1567_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1568_o <= n1566_o & n1567_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1569 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1568_o,
    o => gen3_n1_ccnot3_j_o);
  n1572_o <= gen3_n1_ccnot3_j_n1569 (2);
  n1573_o <= gen3_n1_ccnot3_j_n1569 (1);
  n1574_o <= gen3_n1_ccnot3_j_n1569 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1575_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1576_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1577_o <= n1575_o & n1576_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1578_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1579_o <= n1577_o & n1578_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1580 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1579_o,
    o => gen3_n2_ccnot3_j_o);
  n1583_o <= gen3_n2_ccnot3_j_n1580 (2);
  n1584_o <= gen3_n2_ccnot3_j_n1580 (1);
  n1585_o <= gen3_n2_ccnot3_j_n1580 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1586_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1587_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1588_o <= n1586_o & n1587_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1589_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1590_o <= n1588_o & n1589_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1591 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1590_o,
    o => gen3_n3_ccnot3_j_o);
  n1594_o <= gen3_n3_ccnot3_j_n1591 (2);
  n1595_o <= gen3_n3_ccnot3_j_n1591 (1);
  n1596_o <= gen3_n3_ccnot3_j_n1591 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1597_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1598_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1599_o <= n1597_o & n1598_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1600_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1602 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1601_o,
    o => gen3_n4_ccnot3_j_o);
  n1605_o <= gen3_n4_ccnot3_j_n1602 (2);
  n1606_o <= gen3_n4_ccnot3_j_n1602 (1);
  n1607_o <= gen3_n4_ccnot3_j_n1602 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1608_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1609_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1610_o <= n1608_o & n1609_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1611_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1613 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1612_o,
    o => gen3_n5_ccnot3_j_o);
  n1616_o <= gen3_n5_ccnot3_j_n1613 (2);
  n1617_o <= gen3_n5_ccnot3_j_n1613 (1);
  n1618_o <= gen3_n5_ccnot3_j_n1613 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1619_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1620_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1621_o <= n1619_o & n1620_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1622_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1624 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1623_o,
    o => gen3_n6_ccnot3_j_o);
  n1627_o <= gen3_n6_ccnot3_j_n1624 (2);
  n1628_o <= gen3_n6_ccnot3_j_n1624 (1);
  n1629_o <= gen3_n6_ccnot3_j_n1624 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1630_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1631_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1633_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1635 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1634_o,
    o => gen3_n7_ccnot3_j_o);
  n1638_o <= gen3_n7_ccnot3_j_n1635 (2);
  n1639_o <= gen3_n7_ccnot3_j_n1635 (1);
  n1640_o <= gen3_n7_ccnot3_j_n1635 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1641_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1642_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1643_o <= n1641_o & n1642_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1644_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1646 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1645_o,
    o => gen3_n8_ccnot3_j_o);
  n1649_o <= gen3_n8_ccnot3_j_n1646 (2);
  n1650_o <= gen3_n8_ccnot3_j_n1646 (1);
  n1651_o <= gen3_n8_ccnot3_j_n1646 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1652_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1653_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1654_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1655_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1657 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1656_o,
    o => cnot_4_o);
  n1660_o <= cnot_4_n1657 (1);
  n1661_o <= cnot_4_n1657 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1662_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1663_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1664_o <= n1662_o & n1663_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1665_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1666_o <= n1664_o & n1665_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1667 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1666_o,
    o => gen4_n7_peres4_j_o);
  n1670_o <= gen4_n7_peres4_j_n1667 (2);
  n1671_o <= gen4_n7_peres4_j_n1667 (1);
  n1672_o <= gen4_n7_peres4_j_n1667 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1673_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1674_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1675_o <= n1673_o & n1674_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1676_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1677_o <= n1675_o & n1676_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1678 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1677_o,
    o => gen4_n6_peres4_j_o);
  n1681_o <= gen4_n6_peres4_j_n1678 (2);
  n1682_o <= gen4_n6_peres4_j_n1678 (1);
  n1683_o <= gen4_n6_peres4_j_n1678 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1684_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1685_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1687_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1688_o <= n1686_o & n1687_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1689 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1688_o,
    o => gen4_n5_peres4_j_o);
  n1692_o <= gen4_n5_peres4_j_n1689 (2);
  n1693_o <= gen4_n5_peres4_j_n1689 (1);
  n1694_o <= gen4_n5_peres4_j_n1689 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1695_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1696_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1697_o <= n1695_o & n1696_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1698_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1699_o <= n1697_o & n1698_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1700 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1699_o,
    o => gen4_n4_peres4_j_o);
  n1703_o <= gen4_n4_peres4_j_n1700 (2);
  n1704_o <= gen4_n4_peres4_j_n1700 (1);
  n1705_o <= gen4_n4_peres4_j_n1700 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1706_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1707_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1709_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1710_o <= n1708_o & n1709_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1711 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1710_o,
    o => gen4_n3_peres4_j_o);
  n1714_o <= gen4_n3_peres4_j_n1711 (2);
  n1715_o <= gen4_n3_peres4_j_n1711 (1);
  n1716_o <= gen4_n3_peres4_j_n1711 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1717_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1718_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1719_o <= n1717_o & n1718_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1720_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1721_o <= n1719_o & n1720_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1722 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1721_o,
    o => gen4_n2_peres4_j_o);
  n1725_o <= gen4_n2_peres4_j_n1722 (2);
  n1726_o <= gen4_n2_peres4_j_n1722 (1);
  n1727_o <= gen4_n2_peres4_j_n1722 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1728_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1729_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1730_o <= n1728_o & n1729_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1731_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1733 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1732_o,
    o => gen4_n1_peres4_j_o);
  n1736_o <= gen4_n1_peres4_j_n1733 (2);
  n1737_o <= gen4_n1_peres4_j_n1733 (1);
  n1738_o <= gen4_n1_peres4_j_n1733 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1739_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1740_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1741_o <= n1739_o & n1740_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1742_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1743_o <= n1741_o & n1742_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1744 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1743_o,
    o => gen4_n0_peres4_j_o);
  n1747_o <= gen4_n0_peres4_j_n1744 (2);
  n1748_o <= gen4_n0_peres4_j_n1744 (1);
  n1749_o <= gen4_n0_peres4_j_n1744 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1750_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1751_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1752_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1753_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1754_o <= n1752_o & n1753_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1755 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1754_o,
    o => gen5_n1_cnot5_j_o);
  n1758_o <= gen5_n1_cnot5_j_n1755 (1);
  n1759_o <= gen5_n1_cnot5_j_n1755 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1760_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1761_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1763 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1762_o,
    o => gen5_n2_cnot5_j_o);
  n1766_o <= gen5_n2_cnot5_j_n1763 (1);
  n1767_o <= gen5_n2_cnot5_j_n1763 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1768_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1769_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1770_o <= n1768_o & n1769_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1771 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1770_o,
    o => gen5_n3_cnot5_j_o);
  n1774_o <= gen5_n3_cnot5_j_n1771 (1);
  n1775_o <= gen5_n3_cnot5_j_n1771 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1776_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1777_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1778_o <= n1776_o & n1777_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1779 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1778_o,
    o => gen5_n4_cnot5_j_o);
  n1782_o <= gen5_n4_cnot5_j_n1779 (1);
  n1783_o <= gen5_n4_cnot5_j_n1779 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1784_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1785_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1786_o <= n1784_o & n1785_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1787 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1786_o,
    o => gen5_n5_cnot5_j_o);
  n1790_o <= gen5_n5_cnot5_j_n1787 (1);
  n1791_o <= gen5_n5_cnot5_j_n1787 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1792_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1793_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1794_o <= n1792_o & n1793_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1795 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1794_o,
    o => gen5_n6_cnot5_j_o);
  n1798_o <= gen5_n6_cnot5_j_n1795 (1);
  n1799_o <= gen5_n6_cnot5_j_n1795 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1800_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1801_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1802_o <= n1800_o & n1801_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1803 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1802_o,
    o => gen5_n7_cnot5_j_o);
  n1806_o <= gen5_n7_cnot5_j_n1803 (1);
  n1807_o <= gen5_n7_cnot5_j_n1803 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1808_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1809_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1810_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1811_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1812_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1813_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1814_o <= n1812_o & n1813_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1815 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1814_o,
    o => gen6_n1_cnot1_j_o);
  n1818_o <= gen6_n1_cnot1_j_n1815 (1);
  n1819_o <= gen6_n1_cnot1_j_n1815 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1820_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1821_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1822_o <= n1820_o & n1821_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1823 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1822_o,
    o => gen6_n2_cnot1_j_o);
  n1826_o <= gen6_n2_cnot1_j_n1823 (1);
  n1827_o <= gen6_n2_cnot1_j_n1823 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1828_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1829_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1830_o <= n1828_o & n1829_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1831 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1830_o,
    o => gen6_n3_cnot1_j_o);
  n1834_o <= gen6_n3_cnot1_j_n1831 (1);
  n1835_o <= gen6_n3_cnot1_j_n1831 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1836_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1837_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1838_o <= n1836_o & n1837_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1839 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1838_o,
    o => gen6_n4_cnot1_j_o);
  n1842_o <= gen6_n4_cnot1_j_n1839 (1);
  n1843_o <= gen6_n4_cnot1_j_n1839 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1844_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1845_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1846_o <= n1844_o & n1845_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1847 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1846_o,
    o => gen6_n5_cnot1_j_o);
  n1850_o <= gen6_n5_cnot1_j_n1847 (1);
  n1851_o <= gen6_n5_cnot1_j_n1847 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1852_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1853_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1854_o <= n1852_o & n1853_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1855 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1854_o,
    o => gen6_n6_cnot1_j_o);
  n1858_o <= gen6_n6_cnot1_j_n1855 (1);
  n1859_o <= gen6_n6_cnot1_j_n1855 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1860_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1861_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1863 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1862_o,
    o => gen6_n7_cnot1_j_o);
  n1866_o <= gen6_n7_cnot1_j_n1863 (1);
  n1867_o <= gen6_n7_cnot1_j_n1863 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1868_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1869_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1870_o <= n1868_o & n1869_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1871 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1870_o,
    o => gen6_n8_cnot1_j_o);
  n1874_o <= gen6_n8_cnot1_j_n1871 (1);
  n1875_o <= gen6_n8_cnot1_j_n1871 (0);
  n1876_o <= n1500_o & n1492_o & n1484_o & n1476_o & n1468_o & n1460_o & n1452_o & n1444_o & n1502_o;
  n1877_o <= n1501_o & n1493_o & n1485_o & n1477_o & n1469_o & n1461_o & n1453_o & n1445_o & n1503_o;
  n1878_o <= n1505_o & n1512_o & n1520_o & n1528_o & n1536_o & n1544_o & n1552_o & n1560_o & n1504_o;
  n1879_o <= n1513_o & n1521_o & n1529_o & n1537_o & n1545_o & n1553_o & n1561_o & n1562_o;
  n1880_o <= n1651_o & n1640_o & n1629_o & n1618_o & n1607_o & n1596_o & n1585_o & n1574_o & n1563_o;
  n1881_o <= n1652_o & n1650_o & n1639_o & n1628_o & n1617_o & n1606_o & n1595_o & n1584_o & n1573_o;
  n1882_o <= n1653_o & n1649_o & n1638_o & n1627_o & n1616_o & n1605_o & n1594_o & n1583_o & n1572_o;
  n1883_o <= n1660_o & n1670_o & n1681_o & n1692_o & n1703_o & n1714_o & n1725_o & n1736_o & n1747_o;
  n1884_o <= n1672_o & n1683_o & n1694_o & n1705_o & n1716_o & n1727_o & n1738_o & n1749_o & n1750_o;
  n1885_o <= n1661_o & n1671_o & n1682_o & n1693_o & n1704_o & n1715_o & n1726_o & n1737_o & n1748_o;
  n1886_o <= n1807_o & n1799_o & n1791_o & n1783_o & n1775_o & n1767_o & n1759_o & n1751_o;
  n1887_o <= n1809_o & n1806_o & n1798_o & n1790_o & n1782_o & n1774_o & n1766_o & n1758_o & n1808_o;
  n1888_o <= n1874_o & n1866_o & n1858_o & n1850_o & n1842_o & n1834_o & n1826_o & n1818_o & n1810_o;
  n1889_o <= n1875_o & n1867_o & n1859_o & n1851_o & n1843_o & n1835_o & n1827_o & n1819_o & n1811_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1429_o : std_logic_vector (1 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (2 downto 0);
begin
  o <= n1435_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1429_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1430_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1431_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1432_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1433_o <= n1431_o and n1432_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1434_o <= n1430_o xor n1433_o;
  n1435_o <= n1429_o & n1434_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_2 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_2;

architecture rtl of angle_lookup_7_2 is
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (6 downto 0);
begin
  o <= n1427_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1418_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1419_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1420_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1421_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1422_o <= not n1421_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1423_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1424_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1425_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1426_o <= not n1425_o;
  n1427_o <= n1418_o & n1419_o & n1420_o & n1422_o & n1423_o & n1424_o & n1426_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1401 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1409 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (1 downto 0);
  signal n1416_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1414_o;
  o <= n1415_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1416_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1398_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1399_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1400_o <= n1398_o & n1399_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1401 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1400_o,
    o => gen1_n0_cnot0_o);
  n1404_o <= gen1_n0_cnot0_n1401 (1);
  n1405_o <= gen1_n0_cnot0_n1401 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1406_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1407_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1408_o <= n1406_o & n1407_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1409 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1408_o,
    o => gen1_n1_cnot0_o);
  n1412_o <= gen1_n1_cnot0_n1409 (1);
  n1413_o <= gen1_n1_cnot0_n1409 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1414_o <= ctrl_prop (2);
  n1415_o <= n1413_o & n1405_o;
  n1416_o <= n1412_o & n1404_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_1 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_1;

architecture rtl of angle_lookup_7_1 is
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic_vector (6 downto 0);
begin
  o <= n1395_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1386_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1387_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1388_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1389_o <= not n1388_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1390_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1391_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1392_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1393_o <= not n1392_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1394_o <= i (0);
  n1395_o <= n1386_o & n1387_o & n1389_o & n1390_o & n1391_o & n1393_o & n1394_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1378 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1383_o;
  o <= n1382_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1384_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1376_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1377_o <= n1376_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1378 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1377_o,
    o => gen1_n0_cnot0_o);
  n1381_o <= gen1_n0_cnot0_n1378 (1);
  n1382_o <= gen1_n0_cnot0_n1378 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1383_o <= ctrl_prop (1);
  n1384_o <= n1381_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (6 downto 0);
begin
  o <= n1373_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1365_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1366_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1367_o <= not n1366_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1368_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1369_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1370_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1371_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1372_o <= i (0);
  n1373_o <= n1365_o & n1367_o & n1368_o & n1369_o & n1370_o & n1371_o & n1372_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1308 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1316 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1324 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1332 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1340 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1348 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1356 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (6 downto 0);
  signal n1363_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n1361_o;
  o <= n1362_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1363_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1305_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1306_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1307_o <= n1305_o & n1306_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1308 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1307_o,
    o => gen1_n0_cnot0_o);
  n1311_o <= gen1_n0_cnot0_n1308 (1);
  n1312_o <= gen1_n0_cnot0_n1308 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1313_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1314_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1316 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1315_o,
    o => gen1_n1_cnot0_o);
  n1319_o <= gen1_n1_cnot0_n1316 (1);
  n1320_o <= gen1_n1_cnot0_n1316 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1321_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1322_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1323_o <= n1321_o & n1322_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1324 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1323_o,
    o => gen1_n2_cnot0_o);
  n1327_o <= gen1_n2_cnot0_n1324 (1);
  n1328_o <= gen1_n2_cnot0_n1324 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1329_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1330_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1331_o <= n1329_o & n1330_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1332 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1331_o,
    o => gen1_n3_cnot0_o);
  n1335_o <= gen1_n3_cnot0_n1332 (1);
  n1336_o <= gen1_n3_cnot0_n1332 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1337_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1338_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1339_o <= n1337_o & n1338_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1340 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1339_o,
    o => gen1_n4_cnot0_o);
  n1343_o <= gen1_n4_cnot0_n1340 (1);
  n1344_o <= gen1_n4_cnot0_n1340 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1345_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1346_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1347_o <= n1345_o & n1346_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1348 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1347_o,
    o => gen1_n5_cnot0_o);
  n1351_o <= gen1_n5_cnot0_n1348 (1);
  n1352_o <= gen1_n5_cnot0_n1348 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1353_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1354_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1356 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1355_o,
    o => gen1_n6_cnot0_o);
  n1359_o <= gen1_n6_cnot0_n1356 (1);
  n1360_o <= gen1_n6_cnot0_n1356 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1361_o <= ctrl_prop (7);
  n1362_o <= n1360_o & n1352_o & n1344_o & n1336_o & n1328_o & n1320_o & n1312_o;
  n1363_o <= n1359_o & n1351_o & n1343_o & n1335_o & n1327_o & n1319_o & n1311_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n962 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal n969_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n970 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n978 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n986 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n994 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1002 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1014 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1022 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1030 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1038 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1046 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic_vector (1 downto 0);
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic_vector (1 downto 0);
  signal n1056_o : std_logic;
  signal n1057_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1058 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic_vector (1 downto 0);
  signal n1067_o : std_logic;
  signal n1068_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1069 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic_vector (1 downto 0);
  signal n1078_o : std_logic;
  signal n1079_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1080 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic_vector (1 downto 0);
  signal n1089_o : std_logic;
  signal n1090_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1091 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic_vector (1 downto 0);
  signal n1100_o : std_logic;
  signal n1101_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1102 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic_vector (1 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1113 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1124 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic_vector (1 downto 0);
  signal n1132_o : std_logic;
  signal n1133_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1134 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic_vector (1 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1145 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic;
  signal n1152_o : std_logic;
  signal n1153_o : std_logic_vector (1 downto 0);
  signal n1154_o : std_logic;
  signal n1155_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1156 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (1 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1167 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic_vector (1 downto 0);
  signal n1176_o : std_logic;
  signal n1177_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1178 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic_vector (1 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1189 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (1 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1200 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1208 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1216 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1224 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1232 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1244 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1252 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1260 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1268 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1276 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1284 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (6 downto 0);
  signal n1290_o : std_logic_vector (6 downto 0);
  signal n1291_o : std_logic_vector (6 downto 0);
  signal n1292_o : std_logic_vector (6 downto 0);
  signal n1293_o : std_logic_vector (6 downto 0);
  signal n1294_o : std_logic_vector (6 downto 0);
  signal n1295_o : std_logic_vector (6 downto 0);
  signal n1296_o : std_logic_vector (6 downto 0);
  signal n1297_o : std_logic_vector (6 downto 0);
  signal n1298_o : std_logic_vector (6 downto 0);
  signal n1299_o : std_logic_vector (6 downto 0);
  signal n1300_o : std_logic_vector (6 downto 0);
  signal n1301_o : std_logic_vector (6 downto 0);
  signal n1302_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1289_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1290_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1291_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1292_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1293_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1294_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1295_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1296_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1297_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1298_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1299_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1300_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1301_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1302_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n959_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n960_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n961_o <= n959_o & n960_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n962 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n961_o,
    o => gen1_n1_cnot1_j_o);
  n965_o <= gen1_n1_cnot1_j_n962 (1);
  n966_o <= gen1_n1_cnot1_j_n962 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n967_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n968_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n969_o <= n967_o & n968_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n970 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n969_o,
    o => gen1_n2_cnot1_j_o);
  n973_o <= gen1_n2_cnot1_j_n970 (1);
  n974_o <= gen1_n2_cnot1_j_n970 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n975_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n976_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n977_o <= n975_o & n976_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n978 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n977_o,
    o => gen1_n3_cnot1_j_o);
  n981_o <= gen1_n3_cnot1_j_n978 (1);
  n982_o <= gen1_n3_cnot1_j_n978 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n983_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n984_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n985_o <= n983_o & n984_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n986 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n985_o,
    o => gen1_n4_cnot1_j_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n989_o <= gen1_n4_cnot1_j_n986 (1);
  n990_o <= gen1_n4_cnot1_j_n986 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n991_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n992_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n993_o <= n991_o & n992_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n994 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n993_o,
    o => gen1_n5_cnot1_j_o);
  n997_o <= gen1_n5_cnot1_j_n994 (1);
  n998_o <= gen1_n5_cnot1_j_n994 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n999_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1000_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1001_o <= n999_o & n1000_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1002 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1001_o,
    o => gen1_n6_cnot1_j_o);
  n1005_o <= gen1_n6_cnot1_j_n1002 (1);
  n1006_o <= gen1_n6_cnot1_j_n1002 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1007_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1008_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1009_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1010_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1011_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1012_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1013_o <= n1011_o & n1012_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1014 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1013_o,
    o => gen2_n6_cnot2_j_o);
  n1017_o <= gen2_n6_cnot2_j_n1014 (1);
  n1018_o <= gen2_n6_cnot2_j_n1014 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1019_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1020_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1021_o <= n1019_o & n1020_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1022 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1021_o,
    o => gen2_n5_cnot2_j_o);
  n1025_o <= gen2_n5_cnot2_j_n1022 (1);
  n1026_o <= gen2_n5_cnot2_j_n1022 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1027_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1028_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1029_o <= n1027_o & n1028_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1030 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1029_o,
    o => gen2_n4_cnot2_j_o);
  n1033_o <= gen2_n4_cnot2_j_n1030 (1);
  n1034_o <= gen2_n4_cnot2_j_n1030 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1035_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1036_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1037_o <= n1035_o & n1036_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1038 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1037_o,
    o => gen2_n3_cnot2_j_o);
  n1041_o <= gen2_n3_cnot2_j_n1038 (1);
  n1042_o <= gen2_n3_cnot2_j_n1038 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1043_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1044_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1045_o <= n1043_o & n1044_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1046 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1045_o,
    o => gen2_n2_cnot2_j_o);
  n1049_o <= gen2_n2_cnot2_j_n1046 (1);
  n1050_o <= gen2_n2_cnot2_j_n1046 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1051_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1052_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1053_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1054_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1055_o <= n1053_o & n1054_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1056_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1057_o <= n1055_o & n1056_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1058 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1057_o,
    o => gen3_n1_ccnot3_j_o);
  n1061_o <= gen3_n1_ccnot3_j_n1058 (2);
  n1062_o <= gen3_n1_ccnot3_j_n1058 (1);
  n1063_o <= gen3_n1_ccnot3_j_n1058 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1064_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1065_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1066_o <= n1064_o & n1065_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1067_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1068_o <= n1066_o & n1067_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1069 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1068_o,
    o => gen3_n2_ccnot3_j_o);
  n1072_o <= gen3_n2_ccnot3_j_n1069 (2);
  n1073_o <= gen3_n2_ccnot3_j_n1069 (1);
  n1074_o <= gen3_n2_ccnot3_j_n1069 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1075_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1076_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1077_o <= n1075_o & n1076_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1078_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1079_o <= n1077_o & n1078_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1080 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1079_o,
    o => gen3_n3_ccnot3_j_o);
  n1083_o <= gen3_n3_ccnot3_j_n1080 (2);
  n1084_o <= gen3_n3_ccnot3_j_n1080 (1);
  n1085_o <= gen3_n3_ccnot3_j_n1080 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1086_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1087_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1088_o <= n1086_o & n1087_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1089_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1090_o <= n1088_o & n1089_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1091 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1090_o,
    o => gen3_n4_ccnot3_j_o);
  n1094_o <= gen3_n4_ccnot3_j_n1091 (2);
  n1095_o <= gen3_n4_ccnot3_j_n1091 (1);
  n1096_o <= gen3_n4_ccnot3_j_n1091 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1097_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1098_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1099_o <= n1097_o & n1098_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1100_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1101_o <= n1099_o & n1100_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1102 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1101_o,
    o => gen3_n5_ccnot3_j_o);
  n1105_o <= gen3_n5_ccnot3_j_n1102 (2);
  n1106_o <= gen3_n5_ccnot3_j_n1102 (1);
  n1107_o <= gen3_n5_ccnot3_j_n1102 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1108_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1109_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1110_o <= n1108_o & n1109_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1111_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1112_o <= n1110_o & n1111_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1113 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1112_o,
    o => gen3_n6_ccnot3_j_o);
  n1116_o <= gen3_n6_ccnot3_j_n1113 (2);
  n1117_o <= gen3_n6_ccnot3_j_n1113 (1);
  n1118_o <= gen3_n6_ccnot3_j_n1113 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1119_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1120_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1121_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1122_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1123_o <= n1121_o & n1122_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1124 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1123_o,
    o => cnot_4_o);
  n1127_o <= cnot_4_n1124 (1);
  n1128_o <= cnot_4_n1124 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1129_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1130_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1131_o <= n1129_o & n1130_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1132_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1133_o <= n1131_o & n1132_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1134 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1133_o,
    o => gen4_n5_peres4_j_o);
  n1137_o <= gen4_n5_peres4_j_n1134 (2);
  n1138_o <= gen4_n5_peres4_j_n1134 (1);
  n1139_o <= gen4_n5_peres4_j_n1134 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1140_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1141_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1142_o <= n1140_o & n1141_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1143_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1144_o <= n1142_o & n1143_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1145 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1144_o,
    o => gen4_n4_peres4_j_o);
  n1148_o <= gen4_n4_peres4_j_n1145 (2);
  n1149_o <= gen4_n4_peres4_j_n1145 (1);
  n1150_o <= gen4_n4_peres4_j_n1145 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1151_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1152_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1153_o <= n1151_o & n1152_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1154_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1155_o <= n1153_o & n1154_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1156 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1155_o,
    o => gen4_n3_peres4_j_o);
  n1159_o <= gen4_n3_peres4_j_n1156 (2);
  n1160_o <= gen4_n3_peres4_j_n1156 (1);
  n1161_o <= gen4_n3_peres4_j_n1156 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1162_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1163_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1165_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1166_o <= n1164_o & n1165_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1167 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1166_o,
    o => gen4_n2_peres4_j_o);
  n1170_o <= gen4_n2_peres4_j_n1167 (2);
  n1171_o <= gen4_n2_peres4_j_n1167 (1);
  n1172_o <= gen4_n2_peres4_j_n1167 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1173_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1174_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1175_o <= n1173_o & n1174_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1176_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1177_o <= n1175_o & n1176_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1178 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1177_o,
    o => gen4_n1_peres4_j_o);
  n1181_o <= gen4_n1_peres4_j_n1178 (2);
  n1182_o <= gen4_n1_peres4_j_n1178 (1);
  n1183_o <= gen4_n1_peres4_j_n1178 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1184_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1185_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1186_o <= n1184_o & n1185_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1187_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1188_o <= n1186_o & n1187_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1189 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1188_o,
    o => gen4_n0_peres4_j_o);
  n1192_o <= gen4_n0_peres4_j_n1189 (2);
  n1193_o <= gen4_n0_peres4_j_n1189 (1);
  n1194_o <= gen4_n0_peres4_j_n1189 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1195_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1196_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1197_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1198_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1199_o <= n1197_o & n1198_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1200 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1199_o,
    o => gen5_n1_cnot5_j_o);
  n1203_o <= gen5_n1_cnot5_j_n1200 (1);
  n1204_o <= gen5_n1_cnot5_j_n1200 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1205_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1206_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1207_o <= n1205_o & n1206_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1208 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1207_o,
    o => gen5_n2_cnot5_j_o);
  n1211_o <= gen5_n2_cnot5_j_n1208 (1);
  n1212_o <= gen5_n2_cnot5_j_n1208 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1213_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1214_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1216 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1215_o,
    o => gen5_n3_cnot5_j_o);
  n1219_o <= gen5_n3_cnot5_j_n1216 (1);
  n1220_o <= gen5_n3_cnot5_j_n1216 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1221_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1222_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1223_o <= n1221_o & n1222_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1224 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1223_o,
    o => gen5_n4_cnot5_j_o);
  n1227_o <= gen5_n4_cnot5_j_n1224 (1);
  n1228_o <= gen5_n4_cnot5_j_n1224 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1229_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1230_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1231_o <= n1229_o & n1230_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1232 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1231_o,
    o => gen5_n5_cnot5_j_o);
  n1235_o <= gen5_n5_cnot5_j_n1232 (1);
  n1236_o <= gen5_n5_cnot5_j_n1232 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1237_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1238_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1239_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1240_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1241_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1242_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1243_o <= n1241_o & n1242_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1244 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1243_o,
    o => gen6_n1_cnot1_j_o);
  n1247_o <= gen6_n1_cnot1_j_n1244 (1);
  n1248_o <= gen6_n1_cnot1_j_n1244 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1249_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1250_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1251_o <= n1249_o & n1250_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1252 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1251_o,
    o => gen6_n2_cnot1_j_o);
  n1255_o <= gen6_n2_cnot1_j_n1252 (1);
  n1256_o <= gen6_n2_cnot1_j_n1252 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1257_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1258_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1259_o <= n1257_o & n1258_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1260 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1259_o,
    o => gen6_n3_cnot1_j_o);
  n1263_o <= gen6_n3_cnot1_j_n1260 (1);
  n1264_o <= gen6_n3_cnot1_j_n1260 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1265_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1266_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1267_o <= n1265_o & n1266_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1268 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1267_o,
    o => gen6_n4_cnot1_j_o);
  n1271_o <= gen6_n4_cnot1_j_n1268 (1);
  n1272_o <= gen6_n4_cnot1_j_n1268 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1273_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1274_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1275_o <= n1273_o & n1274_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1276 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1275_o,
    o => gen6_n5_cnot1_j_o);
  n1279_o <= gen6_n5_cnot1_j_n1276 (1);
  n1280_o <= gen6_n5_cnot1_j_n1276 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1281_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1282_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1283_o <= n1281_o & n1282_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1284 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1283_o,
    o => gen6_n6_cnot1_j_o);
  n1287_o <= gen6_n6_cnot1_j_n1284 (1);
  n1288_o <= gen6_n6_cnot1_j_n1284 (0);
  n1289_o <= n1005_o & n997_o & n989_o & n981_o & n973_o & n965_o & n1007_o;
  n1290_o <= n1006_o & n998_o & n990_o & n982_o & n974_o & n966_o & n1008_o;
  n1291_o <= n1010_o & n1017_o & n1025_o & n1033_o & n1041_o & n1049_o & n1009_o;
  n1292_o <= n1018_o & n1026_o & n1034_o & n1042_o & n1050_o & n1051_o;
  n1293_o <= n1118_o & n1107_o & n1096_o & n1085_o & n1074_o & n1063_o & n1052_o;
  n1294_o <= n1119_o & n1117_o & n1106_o & n1095_o & n1084_o & n1073_o & n1062_o;
  n1295_o <= n1120_o & n1116_o & n1105_o & n1094_o & n1083_o & n1072_o & n1061_o;
  n1296_o <= n1127_o & n1137_o & n1148_o & n1159_o & n1170_o & n1181_o & n1192_o;
  n1297_o <= n1139_o & n1150_o & n1161_o & n1172_o & n1183_o & n1194_o & n1195_o;
  n1298_o <= n1128_o & n1138_o & n1149_o & n1160_o & n1171_o & n1182_o & n1193_o;
  n1299_o <= n1236_o & n1228_o & n1220_o & n1212_o & n1204_o & n1196_o;
  n1300_o <= n1238_o & n1235_o & n1227_o & n1219_o & n1211_o & n1203_o & n1237_o;
  n1301_o <= n1287_o & n1279_o & n1271_o & n1263_o & n1255_o & n1247_o & n1239_o;
  n1302_o <= n1288_o & n1280_o & n1272_o & n1264_o & n1256_o & n1248_o & n1240_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n945 : std_logic;
  signal cnotr_n946 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n951 : std_logic_vector (8 downto 0);
  signal add_n952 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n945;
  a_out <= add_n951;
  s <= add_n952;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n946; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n945 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n946 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n951 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n952 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic_vector (1 downto 0);
  signal cnota_n570 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n573_o : std_logic;
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic_vector (1 downto 0);
  signal cnotb_n577 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic_vector (1 downto 0);
  signal n583_o : std_logic;
  signal n584_o : std_logic_vector (2 downto 0);
  signal ccnotc_n585 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n588_o : std_logic;
  signal n589_o : std_logic;
  signal n590_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic_vector (1 downto 0);
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n596 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n606 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n609_o : std_logic;
  signal n610_o : std_logic;
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic_vector (1 downto 0);
  signal n616_o : std_logic;
  signal n617_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n618 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n628 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n631_o : std_logic;
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic_vector (1 downto 0);
  signal n638_o : std_logic;
  signal n639_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n640 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal n649_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n650 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n653_o : std_logic;
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic_vector (1 downto 0);
  signal n660_o : std_logic;
  signal n661_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n662 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal n671_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n672 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic_vector (1 downto 0);
  signal n682_o : std_logic;
  signal n683_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n684 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n687_o : std_logic;
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n694 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n697_o : std_logic;
  signal n698_o : std_logic;
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic_vector (1 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n706 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n716 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n719_o : std_logic;
  signal n720_o : std_logic;
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic_vector (1 downto 0);
  signal n726_o : std_logic;
  signal n727_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n728 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n738 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic_vector (1 downto 0);
  signal n748_o : std_logic;
  signal n749_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n750 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n760 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic_vector (1 downto 0);
  signal n770_o : std_logic;
  signal n771_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n772 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n782 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic_vector (1 downto 0);
  signal n792_o : std_logic;
  signal n793_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n794 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n804 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic_vector (1 downto 0);
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n816 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n826 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic_vector (1 downto 0);
  signal n836_o : std_logic;
  signal n837_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n838 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n848 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic_vector (1 downto 0);
  signal n858_o : std_logic;
  signal n859_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n860 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n870 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic_vector (1 downto 0);
  signal n880_o : std_logic;
  signal n881_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n882 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n892 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic_vector (1 downto 0);
  signal cnoteb_n902 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic_vector (1 downto 0);
  signal cnotea_n909 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n912_o : std_logic;
  signal n913_o : std_logic;
  signal n914_o : std_logic_vector (8 downto 0);
  signal n915_o : std_logic_vector (8 downto 0);
  signal n916_o : std_logic_vector (8 downto 0);
  signal n917_o : std_logic_vector (7 downto 0);
  signal n918_o : std_logic_vector (7 downto 0);
  signal n919_o : std_logic_vector (7 downto 0);
  signal n920_o : std_logic_vector (7 downto 0);
  signal n921_o : std_logic_vector (3 downto 0);
  signal n922_o : std_logic_vector (3 downto 0);
  signal n923_o : std_logic_vector (3 downto 0);
  signal n924_o : std_logic_vector (3 downto 0);
  signal n925_o : std_logic_vector (3 downto 0);
  signal n926_o : std_logic_vector (3 downto 0);
  signal n927_o : std_logic_vector (3 downto 0);
  signal n928_o : std_logic_vector (3 downto 0);
  signal n929_o : std_logic_vector (3 downto 0);
  signal n930_o : std_logic_vector (3 downto 0);
  signal n931_o : std_logic_vector (3 downto 0);
  signal n932_o : std_logic_vector (3 downto 0);
  signal n933_o : std_logic_vector (3 downto 0);
  signal n934_o : std_logic_vector (3 downto 0);
  signal n935_o : std_logic_vector (3 downto 0);
  signal n936_o : std_logic_vector (3 downto 0);
  signal n937_o : std_logic_vector (3 downto 0);
  signal n938_o : std_logic_vector (3 downto 0);
  signal n939_o : std_logic_vector (3 downto 0);
  signal n940_o : std_logic_vector (3 downto 0);
  signal n941_o : std_logic_vector (3 downto 0);
begin
  a_out <= n914_o;
  b_out <= n915_o;
  s <= n916_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n917_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n918_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n919_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n920_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n573_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n580_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n574_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n906_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n567_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n568_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n569_o <= n567_o & n568_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n570 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n569_o,
    o => cnota_o);
  n573_o <= cnota_n570 (1);
  n574_o <= cnota_n570 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n575_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n576_o <= n575_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n577 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n576_o,
    o => cnotb_o);
  n580_o <= cnotb_n577 (1);
  n581_o <= cnotb_n577 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n582_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n583_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n584_o <= n582_o & n583_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n585 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n584_o,
    o => ccnotc_o);
  n588_o <= ccnotc_n585 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n589_o <= ccnotc_n585 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n590_o <= ccnotc_n585 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n921_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n922_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n923_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n591_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n592_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n593_o <= n591_o & n592_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n594_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n595_o <= n593_o & n594_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n596 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n595_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n599_o <= gen1_n1_ccnot1_n596 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n600_o <= gen1_n1_ccnot1_n596 (1);
  n601_o <= gen1_n1_ccnot1_n596 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n602_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n603_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n604_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n605_o <= n603_o & n604_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n606 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n605_o,
    o => gen1_n1_cnot1_o);
  n609_o <= gen1_n1_cnot1_n606 (1);
  n610_o <= gen1_n1_cnot1_n606 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n611_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n612_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n613_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n614_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n615_o <= n613_o & n614_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n616_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n617_o <= n615_o & n616_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n618 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n617_o,
    o => gen1_n1_ccnot2_o);
  n621_o <= gen1_n1_ccnot2_n618 (2);
  n622_o <= gen1_n1_ccnot2_n618 (1);
  n623_o <= gen1_n1_ccnot2_n618 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n624_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n625_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n626_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n627_o <= n625_o & n626_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n628 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n627_o,
    o => gen1_n1_cnot2_o);
  n631_o <= gen1_n1_cnot2_n628 (1);
  n632_o <= gen1_n1_cnot2_n628 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n633_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n634_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n924_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n925_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n926_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n635_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n636_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n637_o <= n635_o & n636_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n638_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n639_o <= n637_o & n638_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n640 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n639_o,
    o => gen1_n2_ccnot1_o);
  n643_o <= gen1_n2_ccnot1_n640 (2);
  n644_o <= gen1_n2_ccnot1_n640 (1);
  n645_o <= gen1_n2_ccnot1_n640 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n646_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n647_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n648_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n649_o <= n647_o & n648_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n650 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n649_o,
    o => gen1_n2_cnot1_o);
  n653_o <= gen1_n2_cnot1_n650 (1);
  n654_o <= gen1_n2_cnot1_n650 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n655_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n656_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n657_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n658_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n659_o <= n657_o & n658_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n660_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n661_o <= n659_o & n660_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n662 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n661_o,
    o => gen1_n2_ccnot2_o);
  n665_o <= gen1_n2_ccnot2_n662 (2);
  n666_o <= gen1_n2_ccnot2_n662 (1);
  n667_o <= gen1_n2_ccnot2_n662 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n668_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n669_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n670_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n671_o <= n669_o & n670_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n672 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n671_o,
    o => gen1_n2_cnot2_o);
  n675_o <= gen1_n2_cnot2_n672 (1);
  n676_o <= gen1_n2_cnot2_n672 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n677_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n678_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n927_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n928_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n929_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n679_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n680_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n681_o <= n679_o & n680_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n682_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n683_o <= n681_o & n682_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n684 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n683_o,
    o => gen1_n3_ccnot1_o);
  n687_o <= gen1_n3_ccnot1_n684 (2);
  n688_o <= gen1_n3_ccnot1_n684 (1);
  n689_o <= gen1_n3_ccnot1_n684 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n690_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n691_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n692_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n693_o <= n691_o & n692_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n694 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n693_o,
    o => gen1_n3_cnot1_o);
  n697_o <= gen1_n3_cnot1_n694 (1);
  n698_o <= gen1_n3_cnot1_n694 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n699_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n700_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n701_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n702_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n703_o <= n701_o & n702_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n704_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n705_o <= n703_o & n704_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n706 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n705_o,
    o => gen1_n3_ccnot2_o);
  n709_o <= gen1_n3_ccnot2_n706 (2);
  n710_o <= gen1_n3_ccnot2_n706 (1);
  n711_o <= gen1_n3_ccnot2_n706 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n712_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n713_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n714_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n715_o <= n713_o & n714_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n716 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n715_o,
    o => gen1_n3_cnot2_o);
  n719_o <= gen1_n3_cnot2_n716 (1);
  n720_o <= gen1_n3_cnot2_n716 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n721_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n722_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n930_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n931_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n932_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n723_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n724_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n725_o <= n723_o & n724_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n726_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n727_o <= n725_o & n726_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n728 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n727_o,
    o => gen1_n4_ccnot1_o);
  n731_o <= gen1_n4_ccnot1_n728 (2);
  n732_o <= gen1_n4_ccnot1_n728 (1);
  n733_o <= gen1_n4_ccnot1_n728 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n734_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n735_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n736_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n737_o <= n735_o & n736_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n738 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n737_o,
    o => gen1_n4_cnot1_o);
  n741_o <= gen1_n4_cnot1_n738 (1);
  n742_o <= gen1_n4_cnot1_n738 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n743_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n744_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n745_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n746_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n747_o <= n745_o & n746_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n748_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n749_o <= n747_o & n748_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n750 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n749_o,
    o => gen1_n4_ccnot2_o);
  n753_o <= gen1_n4_ccnot2_n750 (2);
  n754_o <= gen1_n4_ccnot2_n750 (1);
  n755_o <= gen1_n4_ccnot2_n750 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n756_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n757_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n758_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n759_o <= n757_o & n758_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n760 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n759_o,
    o => gen1_n4_cnot2_o);
  n763_o <= gen1_n4_cnot2_n760 (1);
  n764_o <= gen1_n4_cnot2_n760 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n765_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n766_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n933_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n934_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n935_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n767_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n768_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n769_o <= n767_o & n768_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n770_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n771_o <= n769_o & n770_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n772 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n771_o,
    o => gen1_n5_ccnot1_o);
  n775_o <= gen1_n5_ccnot1_n772 (2);
  n776_o <= gen1_n5_ccnot1_n772 (1);
  n777_o <= gen1_n5_ccnot1_n772 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n778_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n779_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n780_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n781_o <= n779_o & n780_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n782 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n781_o,
    o => gen1_n5_cnot1_o);
  n785_o <= gen1_n5_cnot1_n782 (1);
  n786_o <= gen1_n5_cnot1_n782 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n787_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n788_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n789_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n790_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n791_o <= n789_o & n790_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n792_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n793_o <= n791_o & n792_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n794 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n793_o,
    o => gen1_n5_ccnot2_o);
  n797_o <= gen1_n5_ccnot2_n794 (2);
  n798_o <= gen1_n5_ccnot2_n794 (1);
  n799_o <= gen1_n5_ccnot2_n794 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n800_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n801_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n802_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n803_o <= n801_o & n802_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n804 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n803_o,
    o => gen1_n5_cnot2_o);
  n807_o <= gen1_n5_cnot2_n804 (1);
  n808_o <= gen1_n5_cnot2_n804 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n809_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n810_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n936_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n937_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n938_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n811_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n812_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n813_o <= n811_o & n812_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n814_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n815_o <= n813_o & n814_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n816 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n815_o,
    o => gen1_n6_ccnot1_o);
  n819_o <= gen1_n6_ccnot1_n816 (2);
  n820_o <= gen1_n6_ccnot1_n816 (1);
  n821_o <= gen1_n6_ccnot1_n816 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n822_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n823_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n824_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n825_o <= n823_o & n824_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n826 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n825_o,
    o => gen1_n6_cnot1_o);
  n829_o <= gen1_n6_cnot1_n826 (1);
  n830_o <= gen1_n6_cnot1_n826 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n831_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n832_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n833_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n834_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n835_o <= n833_o & n834_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n836_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n837_o <= n835_o & n836_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n838 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n837_o,
    o => gen1_n6_ccnot2_o);
  n841_o <= gen1_n6_ccnot2_n838 (2);
  n842_o <= gen1_n6_ccnot2_n838 (1);
  n843_o <= gen1_n6_ccnot2_n838 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n844_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n845_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n846_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n847_o <= n845_o & n846_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n848 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n847_o,
    o => gen1_n6_cnot2_o);
  n851_o <= gen1_n6_cnot2_n848 (1);
  n852_o <= gen1_n6_cnot2_n848 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n853_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n854_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n939_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n940_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n941_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n855_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n856_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n857_o <= n855_o & n856_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n858_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n859_o <= n857_o & n858_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n860 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n859_o,
    o => gen1_n7_ccnot1_o);
  n863_o <= gen1_n7_ccnot1_n860 (2);
  n864_o <= gen1_n7_ccnot1_n860 (1);
  n865_o <= gen1_n7_ccnot1_n860 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n866_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n867_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n868_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n869_o <= n867_o & n868_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n870 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n869_o,
    o => gen1_n7_cnot1_o);
  n873_o <= gen1_n7_cnot1_n870 (1);
  n874_o <= gen1_n7_cnot1_n870 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n875_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n876_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n877_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n878_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n879_o <= n877_o & n878_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n880_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n881_o <= n879_o & n880_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n882 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n881_o,
    o => gen1_n7_ccnot2_o);
  n885_o <= gen1_n7_ccnot2_n882 (2);
  n886_o <= gen1_n7_ccnot2_n882 (1);
  n887_o <= gen1_n7_ccnot2_n882 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n888_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n889_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n890_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n891_o <= n889_o & n890_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n892 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n891_o,
    o => gen1_n7_cnot2_o);
  n895_o <= gen1_n7_cnot2_n892 (1);
  n896_o <= gen1_n7_cnot2_n892 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n897_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n898_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n899_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n900_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n901_o <= n899_o & n900_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n902 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n901_o,
    o => cnoteb_o);
  n905_o <= cnoteb_n902 (1);
  n906_o <= cnoteb_n902 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n907_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n908_o <= n907_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n909 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n908_o,
    o => cnotea_o);
  n912_o <= cnotea_n909 (1);
  n913_o <= cnotea_n909 (0);
  n914_o <= n912_o & a_s;
  n915_o <= n905_o & b_s;
  n916_o <= n913_o & s_s;
  n917_o <= n895_o & n851_o & n807_o & n763_o & n719_o & n675_o & n631_o & n588_o;
  n918_o <= n897_o & n853_o & n809_o & n765_o & n721_o & n677_o & n633_o & n589_o;
  n919_o <= n896_o & n852_o & n808_o & n764_o & n720_o & n676_o & n632_o & n581_o;
  n920_o <= n898_o & n854_o & n810_o & n766_o & n722_o & n678_o & n634_o & n590_o;
  n921_o <= n601_o & n600_o & n599_o & n602_o;
  n922_o <= n612_o & n610_o & n609_o & n611_o;
  n923_o <= n623_o & n622_o & n624_o & n621_o;
  n924_o <= n645_o & n644_o & n643_o & n646_o;
  n925_o <= n656_o & n654_o & n653_o & n655_o;
  n926_o <= n667_o & n666_o & n668_o & n665_o;
  n927_o <= n689_o & n688_o & n687_o & n690_o;
  n928_o <= n700_o & n698_o & n697_o & n699_o;
  n929_o <= n711_o & n710_o & n712_o & n709_o;
  n930_o <= n733_o & n732_o & n731_o & n734_o;
  n931_o <= n744_o & n742_o & n741_o & n743_o;
  n932_o <= n755_o & n754_o & n756_o & n753_o;
  n933_o <= n777_o & n776_o & n775_o & n778_o;
  n934_o <= n788_o & n786_o & n785_o & n787_o;
  n935_o <= n799_o & n798_o & n800_o & n797_o;
  n936_o <= n821_o & n820_o & n819_o & n822_o;
  n937_o <= n832_o & n830_o & n829_o & n831_o;
  n938_o <= n843_o & n842_o & n844_o & n841_o;
  n939_o <= n865_o & n864_o & n863_o & n866_o;
  n940_o <= n876_o & n874_o & n873_o & n875_o;
  n941_o <= n887_o & n886_o & n888_o & n885_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_2 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_2;

architecture rtl of cordic_stage_8_2 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n459_o : std_logic_vector (8 downto 0);
  signal add1_n460 : std_logic_vector (8 downto 0);
  signal add1_n461 : std_logic_vector (8 downto 0);
  signal add1_n462 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n469_o : std_logic;
  signal addsub_n470 : std_logic;
  signal addsub_n471 : std_logic_vector (8 downto 0);
  signal addsub_n472 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n479_o : std_logic;
  signal cnotr1_n480 : std_logic;
  signal cnotr1_n481 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n486_o : std_logic;
  signal cnotr2_n487 : std_logic;
  signal cnotr2_n488 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n493_o : std_logic;
  signal n494_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n495 : std_logic;
  signal gen0_cnotr3_n496 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n501_o : std_logic_vector (5 downto 0);
  signal n502_o : std_logic;
  signal n503_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n504 : std_logic;
  signal gen0_cnotr4_n505 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n510_o : std_logic_vector (5 downto 0);
  signal n511_o : std_logic_vector (1 downto 0);
  signal n512_o : std_logic_vector (7 downto 0);
  signal n513_o : std_logic;
  signal gen0_cnotr5_n514 : std_logic;
  signal gen0_cnotr5_n515 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n520_o : std_logic_vector (5 downto 0);
  signal n521_o : std_logic_vector (1 downto 0);
  signal n522_o : std_logic;
  signal n523_o : std_logic_vector (5 downto 0);
  signal n524_o : std_logic_vector (6 downto 0);
  signal add2_n525 : std_logic_vector (6 downto 0);
  signal add2_n526 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal cnotr6_n536 : std_logic;
  signal cnotr6_n537 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n542_o : std_logic;
  signal n543_o : std_logic_vector (5 downto 0);
  signal cnotr7_n544 : std_logic;
  signal cnotr7_n545 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n550_o : std_logic;
  signal alut1_n551 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n554 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n557_o : std_logic_vector (11 downto 0);
  signal n558_o : std_logic_vector (6 downto 0);
  signal n559_o : std_logic_vector (8 downto 0);
  signal n560_o : std_logic_vector (8 downto 0);
  signal n561_o : std_logic_vector (8 downto 0);
  signal n562_o : std_logic_vector (5 downto 0);
begin
  g <= n557_o;
  a_out <= add2_n526;
  c_out <= n558_o;
  x_out <= add1_n462;
  y_out <= addsub_n472;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n460; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n559_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n560_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n481; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n461; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n488; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n561_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n562_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n551; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n537; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n525; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n554; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n505; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n524_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n459_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n460 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n461 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n462 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n459_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n469_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n470 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n471 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n472 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n469_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n479_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n480 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n481 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n479_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n486_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n487 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n488 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n486_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n493_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n494_o <= w (11 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n495 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n496 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n493_o,
    i => n494_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n501_o <= y (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n502_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n503_o <= y_4 (8 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n504 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n505 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n502_o,
    i => n503_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n510_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n511_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n512_o <= n510_o & n511_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n513_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n514 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n515 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n513_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n520_o <= x_1 (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n521_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n522_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n523_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n524_o <= n522_o & n523_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n525 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n526 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n531_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n532_o <= not n531_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n533_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n534_o <= not n533_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n535_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n536 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n537 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n535_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n542_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n543_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n544 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n545 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n542_o,
    i => n543_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n550_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n551 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n554 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_2 port map (
    i => c_3,
    o => alut2_o);
  n557_o <= n521_o & addsub_n471 & cnotr7_n544;
  n558_o <= cnotr7_n545 & n550_o;
  n559_o <= gen0_cnotr5_n515 & gen0_cnotr5_n514 & n520_o;
  n560_o <= gen0_cnotr3_n496 & gen0_cnotr3_n495 & n501_o;
  n561_o <= gen0_cnotr4_n504 & n512_o;
  n562_o <= n534_o & addsub_n470 & cnotr6_n536 & n532_o & cnotr2_n487 & cnotr1_n480;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_1 is
  port (
    w : in std_logic_vector (10 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (10 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_1;

architecture rtl of cordic_stage_8_1 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n349_o : std_logic_vector (8 downto 0);
  signal add1_n350 : std_logic_vector (8 downto 0);
  signal add1_n351 : std_logic_vector (8 downto 0);
  signal add1_n352 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n359_o : std_logic;
  signal addsub_n360 : std_logic;
  signal addsub_n361 : std_logic_vector (8 downto 0);
  signal addsub_n362 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n369_o : std_logic;
  signal cnotr1_n370 : std_logic;
  signal cnotr1_n371 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n376_o : std_logic;
  signal cnotr2_n377 : std_logic;
  signal cnotr2_n378 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal gen0_cnotr3_n385 : std_logic;
  signal gen0_cnotr3_n386 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n391_o : std_logic_vector (6 downto 0);
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal gen0_cnotr4_n394 : std_logic;
  signal gen0_cnotr4_n395 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n400_o : std_logic_vector (6 downto 0);
  signal n401_o : std_logic;
  signal n402_o : std_logic_vector (7 downto 0);
  signal n403_o : std_logic;
  signal gen0_cnotr5_n404 : std_logic;
  signal gen0_cnotr5_n405 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n410_o : std_logic_vector (6 downto 0);
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic_vector (5 downto 0);
  signal n414_o : std_logic_vector (6 downto 0);
  signal add2_n415 : std_logic_vector (6 downto 0);
  signal add2_n416 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n421_o : std_logic;
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal cnotr6_n426 : std_logic;
  signal cnotr6_n427 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n432_o : std_logic;
  signal n433_o : std_logic_vector (5 downto 0);
  signal cnotr7_n434 : std_logic;
  signal cnotr7_n435 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n440_o : std_logic;
  signal alut1_n441 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n444 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n447_o : std_logic_vector (10 downto 0);
  signal n448_o : std_logic_vector (6 downto 0);
  signal n449_o : std_logic_vector (8 downto 0);
  signal n450_o : std_logic_vector (8 downto 0);
  signal n451_o : std_logic_vector (8 downto 0);
  signal n452_o : std_logic_vector (5 downto 0);
begin
  g <= n447_o;
  a_out <= add2_n416;
  c_out <= n448_o;
  x_out <= add1_n352;
  y_out <= addsub_n362;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n350; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n449_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n450_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n371; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n351; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n378; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n451_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n452_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n441; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n427; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n415; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n444; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n395; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n414_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n349_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n350 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n351 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n352 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n349_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n359_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n360 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n361 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n362 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n359_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n369_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n370 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n371 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n369_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n376_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n377 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n378 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n376_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n383_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n384_o <= w (10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n385 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n386 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n383_o,
    i => n384_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n391_o <= y (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n392_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n393_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n394 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n395 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n392_o,
    i => n393_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n400_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n401_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n402_o <= n400_o & n401_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n403_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n404 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n405 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n403_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n410_o <= x_1 (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n411_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n412_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n413_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n414_o <= n412_o & n413_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n415 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n416 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n421_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n422_o <= not n421_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n423_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n424_o <= not n423_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n425_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n426 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n427 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n425_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n432_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n433_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n434 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n435 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n432_o,
    i => n433_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n440_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n441 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n444 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_1 port map (
    i => c_3,
    o => alut2_o);
  n447_o <= n411_o & addsub_n361 & cnotr7_n434;
  n448_o <= cnotr7_n435 & n440_o;
  n449_o <= gen0_cnotr5_n405 & gen0_cnotr5_n404 & n410_o;
  n450_o <= gen0_cnotr3_n386 & gen0_cnotr3_n385 & n391_o;
  n451_o <= gen0_cnotr4_n394 & n402_o;
  n452_o <= n424_o & addsub_n360 & cnotr6_n426 & n422_o & cnotr2_n377 & cnotr1_n370;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n270_o : std_logic_vector (8 downto 0);
  signal add1_n271 : std_logic_vector (8 downto 0);
  signal add1_n272 : std_logic_vector (8 downto 0);
  signal add1_n273 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n280_o : std_logic;
  signal addsub_n281 : std_logic;
  signal addsub_n282 : std_logic_vector (8 downto 0);
  signal addsub_n283 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n290_o : std_logic;
  signal cnotr1_n291 : std_logic;
  signal cnotr1_n292 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n297_o : std_logic;
  signal cnotr2_n298 : std_logic;
  signal cnotr2_n299 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (5 downto 0);
  signal n306_o : std_logic_vector (6 downto 0);
  signal add2_n307 : std_logic_vector (6 downto 0);
  signal add2_n308 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal cnotr6_n318 : std_logic;
  signal cnotr6_n319 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (5 downto 0);
  signal cnotr7_n326 : std_logic;
  signal cnotr7_n327 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n332_o : std_logic;
  signal alut1_n333 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n336 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n339_o : std_logic_vector (9 downto 0);
  signal n340_o : std_logic_vector (6 downto 0);
  signal n341_o : std_logic_vector (5 downto 0);
begin
  g <= n339_o;
  a_out <= add2_n308;
  c_out <= n340_o;
  x_out <= add1_n273;
  y_out <= addsub_n283;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n271; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n292; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n272; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n299; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n341_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n333; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n319; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n307; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n336; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n306_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n270_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n271 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n272 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n273 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n270_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n280_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n281 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n282 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n283 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n280_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n290_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n291 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n292 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n290_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n297_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n298 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n299 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n297_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n304_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n305_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n306_o <= n304_o & n305_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n307 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n308 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n313_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n314_o <= not n313_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n315_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n316_o <= not n315_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n317_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n318 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n319 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n317_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n324_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n325_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n326 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n327 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n324_o,
    i => n325_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n332_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n333 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n336 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n339_o <= addsub_n282 & cnotr7_n326;
  n340_o <= cnotr7_n327 & n332_o;
  n341_o <= n316_o & addsub_n281 & cnotr6_n318 & n314_o & cnotr2_n298 & cnotr1_n291;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic_vector (1 downto 0);
begin
  o <= n264_o;
  -- vhdl_source/cnot.vhdl:24:17
  n260_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n261_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n262_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n263_o <= n261_o xor n262_o;
  n264_o <= n260_o & n263_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n187 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n195 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n203 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic;
  signal n209_o : std_logic;
  signal n210_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n211 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n219 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n227 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n235 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n243 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n251 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic_vector (8 downto 0);
  signal n258_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n256_o;
  o <= n257_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n258_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n184_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n185_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n186_o <= n184_o & n185_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n187 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n186_o,
    o => gen1_n0_cnot0_o);
  n190_o <= gen1_n0_cnot0_n187 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n191_o <= gen1_n0_cnot0_n187 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n192_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n193_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n194_o <= n192_o & n193_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n195 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n194_o,
    o => gen1_n1_cnot0_o);
  n198_o <= gen1_n1_cnot0_n195 (1);
  n199_o <= gen1_n1_cnot0_n195 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n200_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n201_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n202_o <= n200_o & n201_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n203 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n202_o,
    o => gen1_n2_cnot0_o);
  n206_o <= gen1_n2_cnot0_n203 (1);
  n207_o <= gen1_n2_cnot0_n203 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n208_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n209_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n210_o <= n208_o & n209_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n211 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n210_o,
    o => gen1_n3_cnot0_o);
  n214_o <= gen1_n3_cnot0_n211 (1);
  n215_o <= gen1_n3_cnot0_n211 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n216_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n217_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n218_o <= n216_o & n217_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n219 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n218_o,
    o => gen1_n4_cnot0_o);
  n222_o <= gen1_n4_cnot0_n219 (1);
  n223_o <= gen1_n4_cnot0_n219 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n224_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n225_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n226_o <= n224_o & n225_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n227 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n226_o,
    o => gen1_n5_cnot0_o);
  n230_o <= gen1_n5_cnot0_n227 (1);
  n231_o <= gen1_n5_cnot0_n227 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n232_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n233_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n234_o <= n232_o & n233_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n235 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n234_o,
    o => gen1_n6_cnot0_o);
  n238_o <= gen1_n6_cnot0_n235 (1);
  n239_o <= gen1_n6_cnot0_n235 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n240_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n241_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n242_o <= n240_o & n241_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n243 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n242_o,
    o => gen1_n7_cnot0_o);
  n246_o <= gen1_n7_cnot0_n243 (1);
  n247_o <= gen1_n7_cnot0_n243 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n248_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n249_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n250_o <= n248_o & n249_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n251 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n250_o,
    o => gen1_n8_cnot0_o);
  n254_o <= gen1_n8_cnot0_n251 (1);
  n255_o <= gen1_n8_cnot0_n251 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n256_o <= ctrl_prop (9);
  n257_o <= n255_o & n247_o & n239_o & n231_o & n223_o & n215_o & n207_o & n199_o & n191_o;
  n258_o <= n254_o & n246_o & n238_o & n230_o & n222_o & n214_o & n206_o & n198_o & n190_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n131_o : std_logic;
  signal n132_o : std_logic;
  signal n133_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n134 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n137_o : std_logic;
  signal n138_o : std_logic;
  signal n139_o : std_logic;
  signal n140_o : std_logic;
  signal n141_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n142 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic;
  signal n149_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n150 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n153_o : std_logic;
  signal n154_o : std_logic;
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n158 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n161_o : std_logic;
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic;
  signal n165_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n166 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n174 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic_vector (5 downto 0);
  signal n181_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n179_o;
  o <= n180_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n181_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n131_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n132_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n133_o <= n131_o & n132_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n134 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n133_o,
    o => gen1_n0_cnot0_o);
  n137_o <= gen1_n0_cnot0_n134 (1);
  n138_o <= gen1_n0_cnot0_n134 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n139_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n140_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n141_o <= n139_o & n140_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n142 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n141_o,
    o => gen1_n1_cnot0_o);
  n145_o <= gen1_n1_cnot0_n142 (1);
  n146_o <= gen1_n1_cnot0_n142 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n147_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n148_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n149_o <= n147_o & n148_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n150 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n149_o,
    o => gen1_n2_cnot0_o);
  n153_o <= gen1_n2_cnot0_n150 (1);
  n154_o <= gen1_n2_cnot0_n150 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n155_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n156_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n157_o <= n155_o & n156_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n158 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n157_o,
    o => gen1_n3_cnot0_o);
  n161_o <= gen1_n3_cnot0_n158 (1);
  n162_o <= gen1_n3_cnot0_n158 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n163_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n164_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n165_o <= n163_o & n164_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n166 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n165_o,
    o => gen1_n4_cnot0_o);
  n169_o <= gen1_n4_cnot0_n166 (1);
  n170_o <= gen1_n4_cnot0_n166 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n171_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n172_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n173_o <= n171_o & n172_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n174 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n173_o,
    o => gen1_n5_cnot0_o);
  n177_o <= gen1_n5_cnot0_n174 (1);
  n178_o <= gen1_n5_cnot0_n174 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n179_o <= ctrl_prop (6);
  n180_o <= n178_o & n170_o & n162_o & n154_o & n146_o & n138_o;
  n181_o <= n177_o & n169_o & n161_o & n153_o & n145_o & n137_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_3 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_3;

architecture rtl of init_lookup_8_3 is
  signal n115_o : std_logic;
  signal n116_o : std_logic;
  signal n117_o : std_logic;
  signal n118_o : std_logic;
  signal n119_o : std_logic;
  signal n120_o : std_logic;
  signal n121_o : std_logic;
  signal n122_o : std_logic;
  signal n123_o : std_logic;
  signal n124_o : std_logic;
  signal n125_o : std_logic;
  signal n126_o : std_logic;
  signal n127_o : std_logic;
  signal n128_o : std_logic_vector (7 downto 0);
begin
  o <= n128_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n115_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n116_o <= not n115_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n117_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n118_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n119_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n120_o <= not n119_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n121_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n122_o <= not n121_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n123_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n124_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n125_o <= not n124_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n126_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n127_o <= not n126_o;
  n128_o <= n116_o & n117_o & n118_o & n120_o & n122_o & n123_o & n125_o & n127_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (33 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (33 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (27 downto 0);
  signal as : std_logic_vector (27 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (35 downto 0);
  signal ys : std_logic_vector (35 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (10 downto 0);
  signal n63_o : std_logic_vector (6 downto 0);
  signal n64_o : std_logic_vector (6 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  signal n66_o : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (8 downto 0);
  signal n82_o : std_logic_vector (11 downto 0);
  signal n83_o : std_logic_vector (6 downto 0);
  signal n84_o : std_logic_vector (6 downto 0);
  signal n85_o : std_logic_vector (8 downto 0);
  signal n86_o : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (8 downto 0);
  signal n103_o : std_logic_vector (33 downto 0);
  signal n105_o : std_logic_vector (8 downto 0);
  constant n106_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n108_o : std_logic_vector (3 downto 0);
  signal n109_o : std_logic_vector (27 downto 0);
  signal n110_o : std_logic_vector (27 downto 0);
  signal n111_o : std_logic_vector (6 downto 0);
  signal n112_o : std_logic_vector (35 downto 0);
  signal n113_o : std_logic_vector (35 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n103_o;
  wrap_A_OUT <= n105_o;
  wrap_C_OUT <= n106_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n108_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n109_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n110_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n111_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n112_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n113_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_3 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (35 downto 27);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (35 downto 27);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (21 downto 11);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (13 downto 7);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (13 downto 7);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_8_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (33 downto 22);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (20 downto 14);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (20 downto 14);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (26 downto 18);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (26 downto 18);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_8_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  n103_o <= gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n105_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n108_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n109_o <= gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n110_o <= gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n111_o <= n18_o & cnotr1_n13;
  n112_o <= gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n113_o <= gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
