Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Fri May 10 10:49:02 2024
| Host             : arthur running 64-bit major release  (build 9200)
| Command          : report_power -file ./reports/6_6/power.rpt
| Design           : MPRISCV_wrapper
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.767        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.064        |
| Device Static (W)        | 0.704        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 95.3         |
| Junction Temperature (C) | 29.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.258 |        3 |       --- |             --- |
| CLB Logic                |     0.326 |   403372 |       --- |             --- |
|   LUT as Distributed RAM |     0.203 |    44640 |    101760 |           43.87 |
|   LUT as Logic           |     0.108 |   121086 |    230400 |           52.55 |
|   CARRY8                 |     0.012 |     3562 |     28800 |           12.37 |
|   Register               |     0.002 |   169585 |    460800 |           36.80 |
|   LUT as Shift Register  |    <0.001 |       70 |    101760 |            0.07 |
|   Others                 |     0.000 |     2872 |       --- |             --- |
|   BUFG                   |     0.000 |       37 |        64 |           57.81 |
|   F7/F8 Muxes            |     0.000 |    33156 |    230400 |           14.39 |
| Signals                  |     0.551 |   300998 |       --- |             --- |
| Block RAM                |     0.228 |      288 |       312 |           92.31 |
| DSPs                     |     0.063 |      294 |      1728 |           17.01 |
| PS8                      |     2.637 |        1 |       --- |             --- |
| Static Power             |     0.704 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     0.604 |          |           |                 |
| Total                    |     4.767 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.831 |       1.668 |      0.162 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.012 |       0.010 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.147 |       0.000 |      0.147 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.049 |       1.013 |      0.036 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.249 |       0.242 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.719 |       0.714 |      0.004 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.620 |       0.586 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.028 |       0.000 |      0.028 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+------------------------------------------+-----------------+
| Clock    | Domain                                   | Constraint (ns) |
+----------+------------------------------------------+-----------------+
| clk_pl_0 | MPRISCV_i/zynq/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| MPRISCV_wrapper     |     4.064 |
|   MPRISCV_i         |     4.064 |
|     tile_0_0        |     0.021 |
|       inst          |     0.021 |
|     tile_0_1        |     0.023 |
|       inst          |     0.023 |
|     tile_0_2        |     0.022 |
|       inst          |     0.022 |
|     tile_0_3        |     0.022 |
|       inst          |     0.022 |
|     tile_0_4        |     0.022 |
|       inst          |     0.022 |
|     tile_0_5        |     0.021 |
|       inst          |     0.021 |
|     tile_1_0        |     0.022 |
|       inst          |     0.022 |
|     tile_1_1        |     0.050 |
|       inst          |     0.050 |
|     tile_1_2        |     0.043 |
|       inst          |     0.043 |
|     tile_1_3        |     0.051 |
|       inst          |     0.051 |
|     tile_1_4        |     0.049 |
|       inst          |     0.049 |
|     tile_1_5        |     0.046 |
|       inst          |     0.046 |
|     tile_2_0        |     0.023 |
|       inst          |     0.023 |
|     tile_2_1        |     0.049 |
|       inst          |     0.049 |
|     tile_2_2        |     0.044 |
|       inst          |     0.044 |
|     tile_2_3        |     0.051 |
|       inst          |     0.051 |
|     tile_2_4        |     0.047 |
|       inst          |     0.047 |
|     tile_2_5        |     0.046 |
|       inst          |     0.046 |
|     tile_3_0        |     0.022 |
|       inst          |     0.022 |
|     tile_3_1        |     0.047 |
|       inst          |     0.047 |
|     tile_3_2        |     0.051 |
|       inst          |     0.051 |
|     tile_3_3        |     0.047 |
|       inst          |     0.047 |
|     tile_3_4        |     0.046 |
|       inst          |     0.046 |
|     tile_3_5        |     0.045 |
|       inst          |     0.045 |
|     tile_4_0        |     0.023 |
|       inst          |     0.023 |
|     tile_4_1        |     0.044 |
|       inst          |     0.044 |
|     tile_4_2        |     0.044 |
|       inst          |     0.044 |
|     tile_4_3        |     0.047 |
|       inst          |     0.047 |
|     tile_4_4        |     0.047 |
|       inst          |     0.047 |
|     tile_4_5        |     0.047 |
|       inst          |     0.047 |
|     tile_5_0        |     0.021 |
|       inst          |     0.021 |
|     tile_5_1        |     0.047 |
|       inst          |     0.047 |
|     tile_5_2        |     0.045 |
|       inst          |     0.045 |
|     tile_5_3        |     0.046 |
|       inst          |     0.046 |
|     tile_5_4        |     0.043 |
|       inst          |     0.043 |
|     tile_5_5        |     0.044 |
|       inst          |     0.044 |
|     zynq            |     2.646 |
|       inst          |     2.646 |
|     zynq_axi_periph |     0.009 |
|       s00_couplers  |     0.003 |
|       tier2_xbar_0  |     0.001 |
|       xbar          |     0.002 |
+---------------------+-----------+


