NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-6-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | top | 0 | 0 | 1073758214 | 0

INPUT_INSTANCE | 0 | 0 | NULL | BTN0_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | BTN0 | 4882 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | clk_i_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_i | 4883 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | NULL | disp_dig_o<0>_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<0>_MC.Q | 4888 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<0>_MC.Q | disp_dig_o<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<0>_MC.SI | disp_dig_o<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<0>_MC.D1 | 4886 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<0>_MC.D2 | 4885 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<0>_MC.REG | disp_dig_o<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<0>_MC.D | 4884 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<0>_MC.Q | 4887 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<0> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<0>_MC.Q | 4888 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<0>_MC.Q | disp_dig_o<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<0> | 4889 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<1>_MC | top_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<1>_MC.Q | 4894 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<1>_MC.Q | disp_dig_o<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<1>_MC.SI | disp_dig_o<1>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<1>_MC.D1 | 4892 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<1>_MC.D2 | 4891 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<1>_MC.REG | disp_dig_o<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<1>_MC.D | 4890 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<1>_MC.Q | 4893 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<1> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<1>_MC.Q | 4894 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<1>_MC.Q | disp_dig_o<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<1> | 4895 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<2>_MC | top_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<2>_MC.Q | 4900 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<2>_MC.Q | disp_dig_o<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<2>_MC.SI | disp_dig_o<2>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<2>_MC.D1 | 4898 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<2>_MC.D2 | 4897 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<2>_MC.REG | disp_dig_o<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<2>_MC.D | 4896 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<2>_MC.Q | 4899 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<2> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<2>_MC.Q | 4900 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<2>_MC.Q | disp_dig_o<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<2> | 4901 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<3>_MC | top_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<3>_MC.Q | 4906 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<3>_MC.Q | disp_dig_o<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<3>_MC.SI | disp_dig_o<3>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<3>_MC.D1 | 4904 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<3>_MC.D2 | 4903 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<3>_MC.REG | disp_dig_o<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<3>_MC.D | 4902 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<3>_MC.Q | 4905 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<3> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<3>_MC.Q | 4906 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<3>_MC.Q | disp_dig_o<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<3> | 4907 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<0>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<0>_MC.Q | 5049 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<0>_MC.Q | disp_seg_o<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<0>_MC.SI | disp_seg_o<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<0>_MC.D1 | 4910 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<0>_MC.D2 | 4909 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<3>
SPPTERM | 4 | IV_TRUE | s_hex<2> | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0> | IV_FALSE | s_hex<3>
SPPTERM | 4 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<0> | IV_TRUE | s_hex<3>

SRFF_INSTANCE | disp_seg_o<0>_MC.REG | disp_seg_o<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<0>_MC.D | 4908 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<0>_MC.Q | 5048 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | s_hex<2>_MC | top_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | s_hex<2>_MC.SI | s_hex<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | s_hex<2>_MC.D1 | 4915 | ? | 0 | 0 | s_hex<2>_MC | NULL | NULL | s_hex<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | s_hex<2>_MC.D2 | 4914 | ? | 0 | 0 | s_hex<2>_MC | NULL | NULL | s_hex<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | s_hex<2> | IV_FALSE | BTN0_II/UIM
SPPTERM | 4 | IV_TRUE | BTN0_II/UIM | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0> | IV_TRUE | s_clk_en

SRFF_INSTANCE | s_hex<2>_MC.REG | s_hex<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | s_hex<2>_MC.D | 4913 | ? | 0 | 0 | s_hex<2>_MC | NULL | NULL | s_hex<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | s_hex<2>_MC.Q | 4912 | ? | 0 | 0 | s_hex<2>_MC | NULL | NULL | s_hex<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | s_hex<1>_MC | top_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | s_hex<1>_MC.SI | s_hex<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | s_hex<1>_MC.D1 | 4921 | ? | 0 | 0 | s_hex<1>_MC | NULL | NULL | s_hex<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | s_hex<1>_MC.D2 | 4920 | ? | 0 | 0 | s_hex<1>_MC | NULL | NULL | s_hex<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | BTN0_II/UIM | IV_TRUE | s_hex<1>
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_TRUE | s_hex<0> | IV_TRUE | s_clk_en

SRFF_INSTANCE | s_hex<1>_MC.REG | s_hex<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | s_hex<1>_MC.D | 4919 | ? | 0 | 0 | s_hex<1>_MC | NULL | NULL | s_hex<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | s_hex<1>_MC.Q | 4918 | ? | 0 | 0 | s_hex<1>_MC | NULL | NULL | s_hex<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | s_hex<0>_MC | top_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | s_hex<0>_MC.SI | s_hex<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | s_hex<0>_MC.D1 | 4926 | ? | 0 | 0 | s_hex<0>_MC | NULL | NULL | s_hex<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | s_hex<0>_MC.D2 | 4925 | ? | 0 | 0 | s_hex<0>_MC | NULL | NULL | s_hex<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_TRUE | s_hex<0> | IV_FALSE | s_clk_en
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_FALSE | s_hex<0> | IV_TRUE | s_clk_en

SRFF_INSTANCE | s_hex<0>_MC.REG | s_hex<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | s_hex<0>_MC.D | 4924 | ? | 0 | 0 | s_hex<0>_MC | NULL | NULL | s_hex<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | s_hex<0>_MC.Q | 4923 | ? | 0 | 0 | s_hex<0>_MC | NULL | NULL | s_hex<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | s_clk_en_MC | top_COPY_0_COPY_0 | 1280 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<13> | 4947 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<13>_MC.Q | clock_enable0/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<14> | 4953 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<14>_MC.Q | clock_enable0/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<15> | 4958 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<15>_MC.Q | clock_enable0/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | s_clk_en_MC.SI | s_clk_en_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<13> | 4947 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<13>_MC.Q | clock_enable0/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<14> | 4953 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<14>_MC.Q | clock_enable0/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<15> | 4958 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<15>_MC.Q | clock_enable0/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | s_clk_en_MC.D1 | 4931 | ? | 0 | 0 | s_clk_en_MC | NULL | NULL | s_clk_en_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | s_clk_en_MC.D2 | 4930 | ? | 0 | 0 | s_clk_en_MC | NULL | NULL | s_clk_en_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | BTN0_II/UIM
SPPTERM | 4 | IV_FALSE | clock_enable0/s_cnt<12> | IV_FALSE | clock_enable0/s_cnt<13> | IV_FALSE | clock_enable0/s_cnt<14> | IV_FALSE | clock_enable0/s_cnt<15>
SPPTERM | 6 | IV_FALSE | clock_enable0/s_cnt<10> | IV_FALSE | clock_enable0/s_cnt<13> | IV_FALSE | clock_enable0/s_cnt<14> | IV_FALSE | clock_enable0/s_cnt<15> | IV_FALSE | clock_enable0/s_cnt<11> | IV_TRUE | N_PZ_120

SRFF_INSTANCE | s_clk_en_MC.REG | s_clk_en_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | s_clk_en_MC.D | 4929 | ? | 0 | 0 | s_clk_en_MC | NULL | NULL | s_clk_en_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | s_clk_en_MC.Q | 4928 | ? | 0 | 0 | s_clk_en_MC | NULL | NULL | s_clk_en_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<12>_MC | top_COPY_0_COPY_0 | 1024 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<12>_MC.SI | clock_enable0/s_cnt<12>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<12>_MC.D1 | 4936 | ? | 0 | 0 | clock_enable0/s_cnt<12>_MC | NULL | NULL | clock_enable0/s_cnt<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<12>_MC.D2 | 4935 | ? | 0 | 0 | clock_enable0/s_cnt<12>_MC | NULL | NULL | clock_enable0/s_cnt<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | clock_enable0/s_cnt<12> | IV_FALSE | clock_enable0/s_cnt<10> | IV_TRUE | N_PZ_105 | IV_FALSE | clock_enable0/s_cnt<11> | IV_TRUE | N_PZ_120
SPPTERM | 10 | IV_FALSE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<10> | IV_TRUE | N_PZ_105 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | clock_enable0/s_cnt<11> | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | clock_enable0/s_cnt<8> | IV_TRUE | clock_enable0/s_cnt<9>

SRFF_INSTANCE | clock_enable0/s_cnt<12>_MC.REG | clock_enable0/s_cnt<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<12>_MC.D | 4934 | ? | 0 | 0 | clock_enable0/s_cnt<12>_MC | NULL | NULL | clock_enable0/s_cnt<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<12>_MC.Q | 4933 | ? | 0 | 0 | clock_enable0/s_cnt<12>_MC | NULL | NULL | clock_enable0/s_cnt<12>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable0/s_cnt<10>_MC | top_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<10>_MC.SI | clock_enable0/s_cnt<10>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<10>_MC.D1 | 4941 | ? | 0 | 0 | clock_enable0/s_cnt<10>_MC | NULL | NULL | clock_enable0/s_cnt<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<10>_MC.D2 | 4940 | ? | 0 | 0 | clock_enable0/s_cnt<10>_MC | NULL | NULL | clock_enable0/s_cnt<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<10>
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<10> | IV_FALSE | N_PZ_105
SPPTERM | 8 | IV_FALSE | clock_enable0/s_cnt<12> | IV_TRUE | N_PZ_105 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | clock_enable0/s_cnt<8> | IV_TRUE | clock_enable0/s_cnt<9>

SRFF_INSTANCE | clock_enable0/s_cnt<10>_MC.REG | clock_enable0/s_cnt<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<10>_MC.D | 4939 | ? | 0 | 0 | clock_enable0/s_cnt<10>_MC | NULL | NULL | clock_enable0/s_cnt<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<10>_MC.Q | 4938 | ? | 0 | 0 | clock_enable0/s_cnt<10>_MC | NULL | NULL | clock_enable0/s_cnt<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_105_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<13> | 4947 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<13>_MC.Q | clock_enable0/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<14> | 4953 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<14>_MC.Q | clock_enable0/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<15> | 4958 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<15>_MC.Q | clock_enable0/s_cnt<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_105_MC.SI | N_PZ_105_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<13> | 4947 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<13>_MC.Q | clock_enable0/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<14> | 4953 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<14>_MC.Q | clock_enable0/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<15> | 4958 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<15>_MC.Q | clock_enable0/s_cnt<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_105_MC.D1 | 4945 | ? | 0 | 0 | N_PZ_105_MC | NULL | NULL | N_PZ_105_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | BTN0_II/UIM | IV_FALSE | clock_enable0/s_cnt<13> | IV_FALSE | clock_enable0/s_cnt<14> | IV_FALSE | clock_enable0/s_cnt<15>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_105_MC.D2 | 4946 | ? | 0 | 0 | N_PZ_105_MC | NULL | NULL | N_PZ_105_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_105_MC.REG | N_PZ_105_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_105_MC.D | 4944 | ? | 0 | 0 | N_PZ_105_MC | NULL | NULL | N_PZ_105_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_105_MC.Q | 4943 | ? | 0 | 0 | N_PZ_105_MC | NULL | NULL | N_PZ_105_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<13>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<13> | 4947 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<13>_MC.Q | clock_enable0/s_cnt<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<13>_MC.SI | clock_enable0/s_cnt<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<13>_MC.D1 | 4951 | ? | 0 | 0 | clock_enable0/s_cnt<13>_MC | NULL | NULL | clock_enable0/s_cnt<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<13>_MC.D2 | 4950 | ? | 0 | 0 | clock_enable0/s_cnt<13>_MC | NULL | NULL | clock_enable0/s_cnt<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable0/s_cnt<13>_MC.REG | clock_enable0/s_cnt<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<13>_MC.D | 4949 | ? | 0 | 0 | clock_enable0/s_cnt<13>_MC | NULL | NULL | clock_enable0/s_cnt<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<13>_MC.Q | 4948 | ? | 0 | 0 | clock_enable0/s_cnt<13>_MC | NULL | NULL | clock_enable0/s_cnt<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<14>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<14> | 4953 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<14>_MC.Q | clock_enable0/s_cnt<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<14>_MC.SI | clock_enable0/s_cnt<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<14>_MC.D1 | 4957 | ? | 0 | 0 | clock_enable0/s_cnt<14>_MC | NULL | NULL | clock_enable0/s_cnt<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<14>_MC.D2 | 4956 | ? | 0 | 0 | clock_enable0/s_cnt<14>_MC | NULL | NULL | clock_enable0/s_cnt<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable0/s_cnt<14>_MC.REG | clock_enable0/s_cnt<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<14>_MC.D | 4955 | ? | 0 | 0 | clock_enable0/s_cnt<14>_MC | NULL | NULL | clock_enable0/s_cnt<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<14>_MC.Q | 4954 | ? | 0 | 0 | clock_enable0/s_cnt<14>_MC | NULL | NULL | clock_enable0/s_cnt<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<15>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<15> | 4958 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<15>_MC.Q | clock_enable0/s_cnt<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<15>_MC.SI | clock_enable0/s_cnt<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<15>_MC.D1 | 4962 | ? | 0 | 0 | clock_enable0/s_cnt<15>_MC | NULL | NULL | clock_enable0/s_cnt<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<15>_MC.D2 | 4961 | ? | 0 | 0 | clock_enable0/s_cnt<15>_MC | NULL | NULL | clock_enable0/s_cnt<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable0/s_cnt<15>_MC.REG | clock_enable0/s_cnt<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<15>_MC.D | 4960 | ? | 0 | 0 | clock_enable0/s_cnt<15>_MC | NULL | NULL | clock_enable0/s_cnt<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<15>_MC.Q | 4959 | ? | 0 | 0 | clock_enable0/s_cnt<15>_MC | NULL | NULL | clock_enable0/s_cnt<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<5>_MC | top_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<5>_MC.SI | clock_enable0/s_cnt<5>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<5>_MC.D1 | 4967 | ? | 0 | 0 | clock_enable0/s_cnt<5>_MC | NULL | NULL | clock_enable0/s_cnt<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<5>_MC.D2 | 4966 | ? | 0 | 0 | clock_enable0/s_cnt<5>_MC | NULL | NULL | clock_enable0/s_cnt<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<5> | IV_FALSE | N_PZ_136 | IV_FALSE | N_PZ_125
SPPTERM | 3 | IV_FALSE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_FALSE | N_PZ_125

SRFF_INSTANCE | clock_enable0/s_cnt<5>_MC.REG | clock_enable0/s_cnt<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<5>_MC.D | 4965 | ? | 0 | 0 | clock_enable0/s_cnt<5>_MC | NULL | NULL | clock_enable0/s_cnt<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<5>_MC.Q | 4964 | ? | 0 | 0 | clock_enable0/s_cnt<5>_MC | NULL | NULL | clock_enable0/s_cnt<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_136_MC | top_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_136_MC.SI | N_PZ_136_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_136_MC.D1 | 4971 | ? | 0 | 0 | N_PZ_136_MC | NULL | NULL | N_PZ_136_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<3> | IV_TRUE | N_PZ_143 | IV_TRUE | clock_enable0/s_cnt<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_136_MC.D2 | 4972 | ? | 0 | 0 | N_PZ_136_MC | NULL | NULL | N_PZ_136_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_136_MC.REG | N_PZ_136_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_136_MC.D | 4970 | ? | 0 | 0 | N_PZ_136_MC | NULL | NULL | N_PZ_136_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_136_MC.Q | 4969 | ? | 0 | 0 | N_PZ_136_MC | NULL | NULL | N_PZ_136_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<3>_MC | top_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<3>_MC.SI | clock_enable0/s_cnt<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<3>_MC.D1 | 4977 | ? | 0 | 0 | clock_enable0/s_cnt<3>_MC | NULL | NULL | clock_enable0/s_cnt<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<3>_MC.D2 | 4976 | ? | 0 | 0 | clock_enable0/s_cnt<3>_MC | NULL | NULL | clock_enable0/s_cnt<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<3> | IV_FALSE | N_PZ_143 | IV_FALSE | N_PZ_125
SPPTERM | 3 | IV_FALSE | clock_enable0/s_cnt<3> | IV_TRUE | N_PZ_143 | IV_FALSE | N_PZ_125

SRFF_INSTANCE | clock_enable0/s_cnt<3>_MC.REG | clock_enable0/s_cnt<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<3>_MC.D | 4975 | ? | 0 | 0 | clock_enable0/s_cnt<3>_MC | NULL | NULL | clock_enable0/s_cnt<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<3>_MC.Q | 4974 | ? | 0 | 0 | clock_enable0/s_cnt<3>_MC | NULL | NULL | clock_enable0/s_cnt<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_143_MC | top_COPY_0_COPY_0 | 0 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<1> | 5033 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<1>_MC.Q | clock_enable0/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<2> | 5038 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<2>_MC.Q | clock_enable0/s_cnt<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_143_MC.SI | N_PZ_143_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<1> | 5033 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<1>_MC.Q | clock_enable0/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<2> | 5038 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<2>_MC.Q | clock_enable0/s_cnt<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_143_MC.D1 | 4981 | ? | 0 | 0 | N_PZ_143_MC | NULL | NULL | N_PZ_143_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<0> | IV_TRUE | clock_enable0/s_cnt<1> | IV_TRUE | clock_enable0/s_cnt<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_143_MC.D2 | 4982 | ? | 0 | 0 | N_PZ_143_MC | NULL | NULL | N_PZ_143_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_143_MC.REG | N_PZ_143_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_143_MC.D | 4980 | ? | 0 | 0 | N_PZ_143_MC | NULL | NULL | N_PZ_143_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_143_MC.Q | 4979 | ? | 0 | 0 | N_PZ_143_MC | NULL | NULL | N_PZ_143_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<0>_MC | top_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<0>_MC.SI | clock_enable0/s_cnt<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<0>_MC.D1 | 4986 | ? | 0 | 0 | clock_enable0/s_cnt<0>_MC | NULL | NULL | clock_enable0/s_cnt<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | clock_enable0/s_cnt<0> | IV_TRUE | N_PZ_142
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<0>_MC.D2 | 4987 | ? | 0 | 0 | clock_enable0/s_cnt<0>_MC | NULL | NULL | clock_enable0/s_cnt<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable0/s_cnt<0>_MC.REG | clock_enable0/s_cnt<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<0>_MC.D | 4985 | ? | 0 | 0 | clock_enable0/s_cnt<0>_MC | NULL | NULL | clock_enable0/s_cnt<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<0>_MC.Q | 4984 | ? | 0 | 0 | clock_enable0/s_cnt<0>_MC | NULL | NULL | clock_enable0/s_cnt<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_142_MC | top_COPY_0_COPY_0 | 0 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_142_MC.SI | N_PZ_142_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_142_MC.D1 | 4992 | ? | 0 | 0 | N_PZ_142_MC | NULL | NULL | N_PZ_142_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_142_MC.D2 | 4991 | ? | 0 | 0 | N_PZ_142_MC | NULL | NULL | N_PZ_142_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | N_PZ_125
SPPTERM | 7 | IV_FALSE | clock_enable0/s_cnt<10> | IV_TRUE | N_PZ_105 | IV_FALSE | clock_enable0/s_cnt<5> | IV_FALSE | clock_enable0/s_cnt<3> | IV_FALSE | clock_enable0/s_cnt<11> | IV_FALSE | clock_enable0/s_cnt<6> | IV_FALSE | clock_enable0/s_cnt<4>

SRFF_INSTANCE | N_PZ_142_MC.REG | N_PZ_142_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_142_MC.D | 4990 | ? | 0 | 0 | N_PZ_142_MC | NULL | NULL | N_PZ_142_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_142_MC.Q | 4989 | ? | 0 | 0 | N_PZ_142_MC | NULL | NULL | N_PZ_142_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable0/s_cnt<11>_MC | top_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<11>_MC.SI | clock_enable0/s_cnt<11>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<11>_MC.D1 | 4997 | ? | 0 | 0 | clock_enable0/s_cnt<11>_MC | NULL | NULL | clock_enable0/s_cnt<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<11>_MC.D2 | 4996 | ? | 0 | 0 | clock_enable0/s_cnt<11>_MC | NULL | NULL | clock_enable0/s_cnt<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<11> | IV_TRUE | N_PZ_125
SPPTERM | 8 | IV_TRUE | clock_enable0/s_cnt<10> | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_FALSE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | clock_enable0/s_cnt<8> | IV_TRUE | clock_enable0/s_cnt<9>

SRFF_INSTANCE | clock_enable0/s_cnt<11>_MC.REG | clock_enable0/s_cnt<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<11>_MC.D | 4995 | ? | 0 | 0 | clock_enable0/s_cnt<11>_MC | NULL | NULL | clock_enable0/s_cnt<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<11>_MC.Q | 4994 | ? | 0 | 0 | clock_enable0/s_cnt<11>_MC | NULL | NULL | clock_enable0/s_cnt<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_125_MC | top_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_125_MC.SI | N_PZ_125_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_105 | 4942 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_105_MC.Q | N_PZ_105_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<12> | 4932 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<12>_MC.Q | clock_enable0/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<10> | 4937 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<10>_MC.Q | clock_enable0/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<11> | 4993 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<11>_MC.Q | clock_enable0/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_125_MC.D1 | 5002 | ? | 0 | 0 | N_PZ_125_MC | NULL | NULL | N_PZ_125_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_125_MC.D2 | 5001 | ? | 0 | 0 | N_PZ_125_MC | NULL | NULL | N_PZ_125_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | N_PZ_105
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<10>
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<11>
SPPTERM | 4 | IV_TRUE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<8> | IV_TRUE | clock_enable0/s_cnt<9>

SRFF_INSTANCE | N_PZ_125_MC.REG | N_PZ_125_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_125_MC.D | 5000 | ? | 0 | 0 | N_PZ_125_MC | NULL | NULL | N_PZ_125_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_125_MC.Q | 4999 | ? | 0 | 0 | N_PZ_125_MC | NULL | NULL | N_PZ_125_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable0/s_cnt<7>_MC | top_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<7>_MC.SI | clock_enable0/s_cnt<7>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<7>_MC.D1 | 5007 | ? | 0 | 0 | clock_enable0/s_cnt<7>_MC | NULL | NULL | clock_enable0/s_cnt<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<7>_MC.D2 | 5006 | ? | 0 | 0 | clock_enable0/s_cnt<7>_MC | NULL | NULL | clock_enable0/s_cnt<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<7>
SPPTERM | 3 | IV_TRUE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<7> | IV_FALSE | N_PZ_120
SPPTERM | 5 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_FALSE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<6>
SPPTERM | 5 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | N_PZ_120

SRFF_INSTANCE | clock_enable0/s_cnt<7>_MC.REG | clock_enable0/s_cnt<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<7>_MC.D | 5005 | ? | 0 | 0 | clock_enable0/s_cnt<7>_MC | NULL | NULL | clock_enable0/s_cnt<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<7>_MC.Q | 5004 | ? | 0 | 0 | clock_enable0/s_cnt<7>_MC | NULL | NULL | clock_enable0/s_cnt<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable0/s_cnt<6>_MC | top_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<6>_MC.SI | clock_enable0/s_cnt<6>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<6>_MC.D1 | 5012 | ? | 0 | 0 | clock_enable0/s_cnt<6>_MC | NULL | NULL | clock_enable0/s_cnt<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<6>_MC.D2 | 5011 | ? | 0 | 0 | clock_enable0/s_cnt<6>_MC | NULL | NULL | clock_enable0/s_cnt<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<6>
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_FALSE | N_PZ_125

SRFF_INSTANCE | clock_enable0/s_cnt<6>_MC.REG | clock_enable0/s_cnt<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<6>_MC.D | 5010 | ? | 0 | 0 | clock_enable0/s_cnt<6>_MC | NULL | NULL | clock_enable0/s_cnt<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<6>_MC.Q | 5009 | ? | 0 | 0 | clock_enable0/s_cnt<6>_MC | NULL | NULL | clock_enable0/s_cnt<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_120_MC | top_COPY_0_COPY_0 | 0 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_120_MC.SI | N_PZ_120_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_120_MC.D1 | 5017 | ? | 0 | 0 | N_PZ_120_MC | NULL | NULL | N_PZ_120_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_120_MC.D2 | 5016 | ? | 0 | 0 | N_PZ_120_MC | NULL | NULL | N_PZ_120_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | clock_enable0/s_cnt<7>
SPPTERM | 1 | IV_FALSE | clock_enable0/s_cnt<8>
SPPTERM | 1 | IV_FALSE | clock_enable0/s_cnt<9>
SPPTERM | 5 | IV_FALSE | clock_enable0/s_cnt<5> | IV_FALSE | clock_enable0/s_cnt<3> | IV_FALSE | N_PZ_143 | IV_FALSE | clock_enable0/s_cnt<6> | IV_FALSE | clock_enable0/s_cnt<4>

SRFF_INSTANCE | N_PZ_120_MC.REG | N_PZ_120_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_120_MC.D | 5015 | ? | 0 | 0 | N_PZ_120_MC | NULL | NULL | N_PZ_120_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_120_MC.Q | 5014 | ? | 0 | 0 | N_PZ_120_MC | NULL | NULL | N_PZ_120_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable0/s_cnt<8>_MC | top_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<8>_MC.SI | clock_enable0/s_cnt<8>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<8>_MC.D1 | 5022 | ? | 0 | 0 | clock_enable0/s_cnt<8>_MC | NULL | NULL | clock_enable0/s_cnt<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<8>_MC.D2 | 5021 | ? | 0 | 0 | clock_enable0/s_cnt<8>_MC | NULL | NULL | clock_enable0/s_cnt<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<8>
SPPTERM | 3 | IV_TRUE | N_PZ_125 | IV_FALSE | N_PZ_120 | IV_TRUE | clock_enable0/s_cnt<8>
SPPTERM | 6 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_FALSE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6>
SPPTERM | 6 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | N_PZ_120

SRFF_INSTANCE | clock_enable0/s_cnt<8>_MC.REG | clock_enable0/s_cnt<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<8>_MC.D | 5020 | ? | 0 | 0 | clock_enable0/s_cnt<8>_MC | NULL | NULL | clock_enable0/s_cnt<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<8>_MC.Q | 5019 | ? | 0 | 0 | clock_enable0/s_cnt<8>_MC | NULL | NULL | clock_enable0/s_cnt<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable0/s_cnt<9>_MC | top_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<9>_MC.SI | clock_enable0/s_cnt<9>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<9> | 5023 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<9>_MC.Q | clock_enable0/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5013 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<5> | 4963 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<5>_MC.Q | clock_enable0/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<7> | 5003 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<7>_MC.Q | clock_enable0/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<6> | 5008 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<6>_MC.Q | clock_enable0/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<8> | 5018 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<8>_MC.Q | clock_enable0/s_cnt<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<9>_MC.D1 | 5027 | ? | 0 | 0 | clock_enable0/s_cnt<9>_MC | NULL | NULL | clock_enable0/s_cnt<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<9>_MC.D2 | 5026 | ? | 0 | 0 | clock_enable0/s_cnt<9>_MC | NULL | NULL | clock_enable0/s_cnt<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<9>
SPPTERM | 2 | IV_TRUE | N_PZ_125 | IV_FALSE | N_PZ_120
SPPTERM | 6 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | clock_enable0/s_cnt<8>

SRFF_INSTANCE | clock_enable0/s_cnt<9>_MC.REG | clock_enable0/s_cnt<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<9>_MC.D | 5025 | ? | 0 | 0 | clock_enable0/s_cnt<9>_MC | NULL | NULL | clock_enable0/s_cnt<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<9>_MC.Q | 5024 | ? | 0 | 0 | clock_enable0/s_cnt<9>_MC | NULL | NULL | clock_enable0/s_cnt<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<4>_MC | top_COPY_0_COPY_0 | 1024 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<4>_MC.SI | clock_enable0/s_cnt<4>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_136 | 4968 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_136_MC.Q | N_PZ_136_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_125 | 4998 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_125_MC.Q | N_PZ_125_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<4> | 5028 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<4>_MC.Q | clock_enable0/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<3> | 4973 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<3>_MC.Q | clock_enable0/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<4>_MC.D1 | 5032 | ? | 0 | 0 | clock_enable0/s_cnt<4>_MC | NULL | NULL | clock_enable0/s_cnt<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<4>_MC.D2 | 5031 | ? | 0 | 0 | clock_enable0/s_cnt<4>_MC | NULL | NULL | clock_enable0/s_cnt<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | N_PZ_136 | IV_FALSE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<4>
SPPTERM | 4 | IV_FALSE | N_PZ_136 | IV_TRUE | clock_enable0/s_cnt<3> | IV_TRUE | N_PZ_143 | IV_FALSE | N_PZ_125

SRFF_INSTANCE | clock_enable0/s_cnt<4>_MC.REG | clock_enable0/s_cnt<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<4>_MC.D | 5030 | ? | 0 | 0 | clock_enable0/s_cnt<4>_MC | NULL | NULL | clock_enable0/s_cnt<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<4>_MC.Q | 5029 | ? | 0 | 0 | clock_enable0/s_cnt<4>_MC | NULL | NULL | clock_enable0/s_cnt<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<1>_MC | top_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<1> | 5033 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<1>_MC.Q | clock_enable0/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<1> | 5033 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<1>_MC.Q | clock_enable0/s_cnt<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<1>_MC.SI | clock_enable0/s_cnt<1>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<1> | 5033 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<1>_MC.Q | clock_enable0/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<1>_MC.D1 | 5037 | ? | 0 | 0 | clock_enable0/s_cnt<1>_MC | NULL | NULL | clock_enable0/s_cnt<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<1>_MC.D2 | 5036 | ? | 0 | 0 | clock_enable0/s_cnt<1>_MC | NULL | NULL | clock_enable0/s_cnt<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<0> | IV_TRUE | N_PZ_142 | IV_FALSE | clock_enable0/s_cnt<1>
SPPTERM | 3 | IV_FALSE | clock_enable0/s_cnt<0> | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<1>

SRFF_INSTANCE | clock_enable0/s_cnt<1>_MC.REG | clock_enable0/s_cnt<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<1>_MC.D | 5035 | ? | 0 | 0 | clock_enable0/s_cnt<1>_MC | NULL | NULL | clock_enable0/s_cnt<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<1>_MC.Q | 5034 | ? | 0 | 0 | clock_enable0/s_cnt<1>_MC | NULL | NULL | clock_enable0/s_cnt<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable0/s_cnt<2>_MC | top_COPY_0_COPY_0 | 1024 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<2> | 5038 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<2>_MC.Q | clock_enable0/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<1> | 5033 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<1>_MC.Q | clock_enable0/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable0/s_cnt<2> | 5038 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<2>_MC.Q | clock_enable0/s_cnt<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable0/s_cnt<2>_MC.SI | clock_enable0/s_cnt<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_143 | 4978 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_143_MC.Q | N_PZ_143_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_142 | 4988 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_142_MC.Q | N_PZ_142_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<2> | 5038 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<2>_MC.Q | clock_enable0/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<0> | 4983 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<0>_MC.Q | clock_enable0/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable0/s_cnt<1> | 5033 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable0/s_cnt<1>_MC.Q | clock_enable0/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable0/s_cnt<2>_MC.D1 | 5042 | ? | 0 | 0 | clock_enable0/s_cnt<2>_MC | NULL | NULL | clock_enable0/s_cnt<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable0/s_cnt<2>_MC.D2 | 5041 | ? | 0 | 0 | clock_enable0/s_cnt<2>_MC | NULL | NULL | clock_enable0/s_cnt<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | N_PZ_143 | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<2>
SPPTERM | 4 | IV_FALSE | N_PZ_143 | IV_TRUE | clock_enable0/s_cnt<0> | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<1>

SRFF_INSTANCE | clock_enable0/s_cnt<2>_MC.REG | clock_enable0/s_cnt<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable0/s_cnt<2>_MC.D | 5040 | ? | 0 | 0 | clock_enable0/s_cnt<2>_MC | NULL | NULL | clock_enable0/s_cnt<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable0/s_cnt<2>_MC.Q | 5039 | ? | 0 | 0 | clock_enable0/s_cnt<2>_MC | NULL | NULL | clock_enable0/s_cnt<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | s_hex<3>_MC | top_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | s_hex<3>_MC.SI | s_hex<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 4916 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_clk_en | 4927 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_clk_en_MC.Q | s_clk_en_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | s_hex<3>_MC.D1 | 5047 | ? | 0 | 0 | s_hex<3>_MC | NULL | NULL | s_hex<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | s_hex<3>_MC.D2 | 5046 | ? | 0 | 0 | s_hex<3>_MC | NULL | NULL | s_hex<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | BTN0_II/UIM | IV_TRUE | s_hex<3>
SPPTERM | 5 | IV_TRUE | s_hex<2> | IV_TRUE | BTN0_II/UIM | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0> | IV_TRUE | s_clk_en

SRFF_INSTANCE | s_hex<3>_MC.REG | s_hex<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | s_hex<3>_MC.D | 5045 | ? | 0 | 0 | s_hex<3>_MC | NULL | NULL | s_hex<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 4952 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | s_hex<3>_MC.Q | 5044 | ? | 0 | 0 | s_hex<3>_MC | NULL | NULL | s_hex<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<0> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<0>_MC.Q | 5049 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<0>_MC.Q | disp_seg_o<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<0> | 5050 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<1>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<1>_MC.Q | 5055 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<1>_MC.Q | disp_seg_o<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<1>_MC.SI | disp_seg_o<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<1>_MC.D1 | 5052 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | s_hex<0> | IV_FALSE | s_hex<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<1>_MC.D2 | 5053 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_TRUE | s_hex<0>
SPPTERM | 4 | IV_FALSE | s_hex<2> | IV_TRUE | s_hex<1> | IV_FALSE | s_hex<0> | IV_FALSE | s_hex<3>

SRFF_INSTANCE | disp_seg_o<1>_MC.REG | disp_seg_o<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<1>_MC.D | 5051 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<1>_MC.Q | 5054 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<1> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<1>_MC.Q | 5055 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<1>_MC.Q | disp_seg_o<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<1> | 5056 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<2>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<2>_MC.Q | 5061 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<2>_MC.Q | disp_seg_o<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<2>_MC.SI | disp_seg_o<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<2>_MC.D1 | 5059 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<2>_MC.D2 | 5058 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | s_hex<0> | IV_FALSE | s_hex<3>
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<3>
SPPTERM | 3 | IV_FALSE | s_hex<2> | IV_FALSE | s_hex<1> | IV_TRUE | s_hex<0>

SRFF_INSTANCE | disp_seg_o<2>_MC.REG | disp_seg_o<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<2>_MC.D | 5057 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<2>_MC.Q | 5060 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<2> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<2>_MC.Q | 5061 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<2>_MC.Q | disp_seg_o<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<2> | 5062 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<3>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<3>_MC.Q | 5067 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<3>_MC.Q | disp_seg_o<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<3>_MC.SI | disp_seg_o<3>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<3>_MC.D1 | 5065 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<3>_MC.D2 | 5064 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0>
SPPTERM | 4 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<0> | IV_FALSE | s_hex<3>
SPPTERM | 4 | IV_FALSE | s_hex<2> | IV_TRUE | s_hex<1> | IV_FALSE | s_hex<0> | IV_TRUE | s_hex<3>
SPPTERM | 4 | IV_FALSE | s_hex<2> | IV_FALSE | s_hex<1> | IV_TRUE | s_hex<0> | IV_FALSE | s_hex<3>

SRFF_INSTANCE | disp_seg_o<3>_MC.REG | disp_seg_o<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<3>_MC.D | 5063 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<3>_MC.Q | 5066 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<3> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<3>_MC.Q | 5067 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<3>_MC.Q | disp_seg_o<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<3> | 5068 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<4>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<4>_MC.Q | 5073 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<4>_MC.Q | disp_seg_o<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<4>_MC.SI | disp_seg_o<4>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<4>_MC.D1 | 5071 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<4>_MC.D2 | 5070 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<3>
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<0> | IV_TRUE | s_hex<3>
SPPTERM | 4 | IV_FALSE | s_hex<2> | IV_TRUE | s_hex<1> | IV_FALSE | s_hex<0> | IV_FALSE | s_hex<3>

SRFF_INSTANCE | disp_seg_o<4>_MC.REG | disp_seg_o<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<4>_MC.D | 5069 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<4>_MC.Q | 5072 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<4> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<4>_MC.Q | 5073 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<4>_MC.Q | disp_seg_o<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<4> | 5074 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<5>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<5>_MC.Q | 5079 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<5>_MC.Q | disp_seg_o<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<5>_MC.SI | disp_seg_o<5>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<5>_MC.D1 | 5076 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<5>_MC.D2 | 5077 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<3>
SPPTERM | 3 | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0> | IV_TRUE | s_hex<3>

SRFF_INSTANCE | disp_seg_o<5>_MC.REG | disp_seg_o<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<5>_MC.D | 5075 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<5>_MC.Q | 5078 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<5> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<5>_MC.Q | 5079 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<5>_MC.Q | disp_seg_o<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<5> | 5080 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<6>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<6>_MC.Q | 5085 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<6>_MC.Q | disp_seg_o<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<6>_MC.SI | disp_seg_o<6>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<1> | 4917 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<1>_MC.Q | s_hex<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<0> | 4922 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<0>_MC.Q | s_hex<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<2> | 4911 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<2>_MC.Q | s_hex<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_hex<3> | 5043 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_hex<3>_MC.Q | s_hex<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<6>_MC.D1 | 5082 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | s_hex<1> | IV_TRUE | s_hex<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<6>_MC.D2 | 5083 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<3>
SPPTERM | 3 | IV_FALSE | s_hex<2> | IV_TRUE | s_hex<0> | IV_TRUE | s_hex<3>

SRFF_INSTANCE | disp_seg_o<6>_MC.REG | disp_seg_o<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<6>_MC.D | 5081 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<6>_MC.Q | 5084 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<6> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<6>_MC.Q | 5085 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<6>_MC.Q | disp_seg_o<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<6> | 5086 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<6> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | clock_enable0/s_cnt<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | clock_enable0/s_cnt<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | clock_enable0/s_cnt<10>_MC | 1 | BTN0_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | clock_enable0/s_cnt<12>_MC | 1 | NULL | 0 | NULL | 0 | 142 | 49152
FBPIN | 5 | clock_enable0/s_cnt<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | clock_enable0/s_cnt<11>_MC | 1 | NULL | 0 | NULL | 0 | 140 | 49152
FBPIN | 7 | N_PZ_143_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | clock_enable0/s_cnt<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | clock_enable0/s_cnt<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | clock_enable0/s_cnt<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | clock_enable0/s_cnt<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | N_PZ_120_MC | 1 | NULL | 0 | NULL | 0 | 139 | 49152
FBPIN | 13 | clock_enable0/s_cnt<9>_MC | 1 | NULL | 0 | NULL | 0 | 138 | 49152
FBPIN | 14 | clock_enable0/s_cnt<8>_MC | 1 | NULL | 0 | NULL | 0 | 137 | 49152
FBPIN | 15 | clock_enable0/s_cnt<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | clock_enable0/s_cnt<13>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | s_hex<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | N_PZ_136_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | clock_enable0/s_cnt<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | clock_enable0/s_cnt<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | N_PZ_142_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | N_PZ_125_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | N_PZ_105_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | s_hex<3>_MC | 1 | NULL | 0 | NULL | 0 | 7 | 49152
FBPIN | 14 | s_hex<2>_MC | 1 | NULL | 0 | NULL | 0 | 9 | 49152
FBPIN | 15 | s_hex<1>_MC | 1 | NULL | 0 | NULL | 0 | 10 | 49152
FBPIN | 16 | s_clk_en_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR4_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR5_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR6_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | NULL | 0 | clk_i_II | 1 | NULL | 0 | 38 | 57344

FB_INSTANCE | FOOBAR7_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 13 | disp_dig_o<0>_MC | 1 | NULL | 0 | disp_dig_o<0> | 1 | 126 | 49152
FBPIN | 14 | disp_dig_o<1>_MC | 1 | NULL | 0 | disp_dig_o<1> | 1 | 128 | 49152
FBPIN | 15 | disp_dig_o<2>_MC | 1 | NULL | 0 | disp_dig_o<2> | 1 | 129 | 49152
FBPIN | 16 | disp_dig_o<3>_MC | 1 | NULL | 0 | disp_dig_o<3> | 1 | 130 | 49152

FB_INSTANCE | FOOBAR12_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR13_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 16 | disp_seg_o<0>_MC | 1 | NULL | 0 | disp_seg_o<0> | 1 | 61 | 49152

FB_INSTANCE | FOOBAR15_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 5 | disp_seg_o<4>_MC | 1 | NULL | 0 | disp_seg_o<4> | 1 | 60 | 49152
FBPIN | 11 | disp_seg_o<3>_MC | 1 | NULL | 0 | disp_seg_o<3> | 1 | 58 | 49152
FBPIN | 12 | disp_seg_o<2>_MC | 1 | NULL | 0 | disp_seg_o<2> | 1 | 57 | 49152
FBPIN | 13 | disp_seg_o<6>_MC | 1 | NULL | 0 | disp_seg_o<6> | 1 | 56 | 49152
FBPIN | 15 | disp_seg_o<1>_MC | 1 | NULL | 0 | disp_seg_o<1> | 1 | 54 | 49152
FBPIN | 16 | disp_seg_o<5>_MC | 1 | NULL | 0 | disp_seg_o<5> | 1 | 53 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR17_ | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 32
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | clock_enable0/s_cnt<0> | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<1>
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<0> | IV_TRUE | N_PZ_142 | IV_FALSE | clock_enable0/s_cnt<1>
PLA_TERM | 2 | 
SPPTERM | 4 | IV_FALSE | N_PZ_143 | IV_TRUE | clock_enable0/s_cnt<0> | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<1>
PLA_TERM | 3 | 
SPPTERM | 3 | IV_FALSE | N_PZ_143 | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<2>
PLA_TERM | 4 | 
SPPTERM | 3 | IV_FALSE | clock_enable0/s_cnt<3> | IV_TRUE | N_PZ_143 | IV_FALSE | N_PZ_125
PLA_TERM | 5 | 
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<3> | IV_FALSE | N_PZ_143 | IV_FALSE | N_PZ_125
PLA_TERM | 6 | 
SPPTERM | 3 | IV_FALSE | N_PZ_136 | IV_FALSE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<4>
PLA_TERM | 7 | 
SPPTERM | 4 | IV_FALSE | N_PZ_136 | IV_TRUE | clock_enable0/s_cnt<3> | IV_TRUE | N_PZ_143 | IV_FALSE | N_PZ_125
PLA_TERM | 8 | 
SPPTERM | 2 | IV_FALSE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<7>
PLA_TERM | 9 | 
SPPTERM | 5 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | N_PZ_120
PLA_TERM | 10 | 
SPPTERM | 3 | IV_TRUE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<7> | IV_FALSE | N_PZ_120
PLA_TERM | 11 | 
SPPTERM | 5 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_FALSE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<6>
PLA_TERM | 12 | 
SPPTERM | 2 | IV_FALSE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<8>
PLA_TERM | 13 | 
SPPTERM | 6 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | N_PZ_120
PLA_TERM | 14 | 
SPPTERM | 3 | IV_TRUE | N_PZ_125 | IV_FALSE | N_PZ_120 | IV_TRUE | clock_enable0/s_cnt<8>
PLA_TERM | 15 | 
SPPTERM | 6 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_FALSE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6>
PLA_TERM | 16 | 
SPPTERM | 2 | IV_FALSE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<9>
PLA_TERM | 17 | 
SPPTERM | 6 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | N_PZ_142 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | clock_enable0/s_cnt<8>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | N_PZ_125 | IV_FALSE | N_PZ_120
PLA_TERM | 19 | 
SPPTERM | 1 | IV_FALSE | clock_enable0/s_cnt<7>
PLA_TERM | 20 | 
SPPTERM | 1 | IV_FALSE | clock_enable0/s_cnt<8>
PLA_TERM | 21 | 
SPPTERM | 1 | IV_FALSE | clock_enable0/s_cnt<9>
PLA_TERM | 22 | 
SPPTERM | 5 | IV_FALSE | clock_enable0/s_cnt<5> | IV_FALSE | clock_enable0/s_cnt<3> | IV_FALSE | N_PZ_143 | IV_FALSE | clock_enable0/s_cnt<6> | IV_FALSE | clock_enable0/s_cnt<4>
PLA_TERM | 23 | 
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<11> | IV_TRUE | N_PZ_125
PLA_TERM | 24 | 
SPPTERM | 8 | IV_TRUE | clock_enable0/s_cnt<10> | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_FALSE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | clock_enable0/s_cnt<8> | IV_TRUE | clock_enable0/s_cnt<9>
PLA_TERM | 25 | 
SPPTERM | 5 | IV_TRUE | clock_enable0/s_cnt<12> | IV_FALSE | clock_enable0/s_cnt<10> | IV_TRUE | N_PZ_105 | IV_FALSE | clock_enable0/s_cnt<11> | IV_TRUE | N_PZ_120
PLA_TERM | 26 | 
SPPTERM | 10 | IV_FALSE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<10> | IV_TRUE | N_PZ_105 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | clock_enable0/s_cnt<11> | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | clock_enable0/s_cnt<8> | IV_TRUE | clock_enable0/s_cnt<9>
PLA_TERM | 27 | 
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<10>
PLA_TERM | 28 | 
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<0> | IV_TRUE | clock_enable0/s_cnt<1> | IV_TRUE | clock_enable0/s_cnt<2>
PLA_TERM | 29 | 
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<10> | IV_FALSE | N_PZ_105
PLA_TERM | 30 | 
SPPTERM | 8 | IV_FALSE | clock_enable0/s_cnt<12> | IV_TRUE | N_PZ_105 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<6> | IV_TRUE | clock_enable0/s_cnt<8> | IV_TRUE | clock_enable0/s_cnt<9>
PLA_TERM | 37 | 
SPPTERM | 2 | IV_FALSE | clock_enable0/s_cnt<0> | IV_TRUE | N_PZ_142

PLA | FOOBAR2_ | 23
PLA_TERM | 0 | 
SPPTERM | 1 | IV_FALSE | BTN0_II/UIM
PLA_TERM | 1 | 
SPPTERM | 4 | IV_FALSE | clock_enable0/s_cnt<12> | IV_FALSE | clock_enable0/s_cnt<13> | IV_FALSE | clock_enable0/s_cnt<14> | IV_FALSE | clock_enable0/s_cnt<15>
PLA_TERM | 2 | 
SPPTERM | 6 | IV_FALSE | clock_enable0/s_cnt<10> | IV_FALSE | clock_enable0/s_cnt<13> | IV_FALSE | clock_enable0/s_cnt<14> | IV_FALSE | clock_enable0/s_cnt<15> | IV_FALSE | clock_enable0/s_cnt<11> | IV_TRUE | N_PZ_120
PLA_TERM | 3 | 
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<10>
PLA_TERM | 4 | 
SPPTERM | 2 | IV_TRUE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<11>
PLA_TERM | 5 | 
SPPTERM | 4 | IV_TRUE | clock_enable0/s_cnt<12> | IV_TRUE | clock_enable0/s_cnt<7> | IV_TRUE | clock_enable0/s_cnt<8> | IV_TRUE | clock_enable0/s_cnt<9>
PLA_TERM | 6 | 
SPPTERM | 1 | IV_FALSE | N_PZ_105
PLA_TERM | 7 | 
SPPTERM | 7 | IV_FALSE | clock_enable0/s_cnt<10> | IV_TRUE | N_PZ_105 | IV_FALSE | clock_enable0/s_cnt<5> | IV_FALSE | clock_enable0/s_cnt<3> | IV_FALSE | clock_enable0/s_cnt<11> | IV_FALSE | clock_enable0/s_cnt<6> | IV_FALSE | clock_enable0/s_cnt<4>
PLA_TERM | 8 | 
SPPTERM | 1 | IV_FALSE | N_PZ_125
PLA_TERM | 9 | 
SPPTERM | 2 | IV_TRUE | N_PZ_125 | IV_TRUE | clock_enable0/s_cnt<6>
PLA_TERM | 10 | 
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_FALSE | N_PZ_125
PLA_TERM | 11 | 
SPPTERM | 3 | IV_FALSE | clock_enable0/s_cnt<5> | IV_TRUE | N_PZ_136 | IV_FALSE | N_PZ_125
PLA_TERM | 12 | 
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<5> | IV_FALSE | N_PZ_136 | IV_FALSE | N_PZ_125
PLA_TERM | 13 | 
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_FALSE | s_hex<0> | IV_TRUE | s_clk_en
PLA_TERM | 14 | 
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_TRUE | s_hex<0> | IV_FALSE | s_clk_en
PLA_TERM | 15 | 
SPPTERM | 2 | IV_FALSE | BTN0_II/UIM | IV_TRUE | s_hex<1>
PLA_TERM | 16 | 
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_TRUE | s_hex<0> | IV_TRUE | s_clk_en
PLA_TERM | 17 | 
SPPTERM | 2 | IV_TRUE | s_hex<2> | IV_FALSE | BTN0_II/UIM
PLA_TERM | 18 | 
SPPTERM | 4 | IV_TRUE | BTN0_II/UIM | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0> | IV_TRUE | s_clk_en
PLA_TERM | 19 | 
SPPTERM | 2 | IV_FALSE | BTN0_II/UIM | IV_TRUE | s_hex<3>
PLA_TERM | 20 | 
SPPTERM | 5 | IV_TRUE | s_hex<2> | IV_TRUE | BTN0_II/UIM | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0> | IV_TRUE | s_clk_en
PLA_TERM | 25 | 
SPPTERM | 3 | IV_TRUE | clock_enable0/s_cnt<3> | IV_TRUE | N_PZ_143 | IV_TRUE | clock_enable0/s_cnt<4>
PLA_TERM | 40 | 
SPPTERM | 4 | IV_TRUE | BTN0_II/UIM | IV_FALSE | clock_enable0/s_cnt<13> | IV_FALSE | clock_enable0/s_cnt<14> | IV_FALSE | clock_enable0/s_cnt<15>

PLA | FOOBAR14_ | 3
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<3>
PLA_TERM | 1 | 
SPPTERM | 4 | IV_TRUE | s_hex<2> | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0> | IV_FALSE | s_hex<3>
PLA_TERM | 2 | 
SPPTERM | 4 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<0> | IV_TRUE | s_hex<3>

PLA | FOOBAR16_ | 15
PLA_TERM | 0 | 
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_TRUE | s_hex<0>
PLA_TERM | 1 | 
SPPTERM | 4 | IV_FALSE | s_hex<2> | IV_TRUE | s_hex<1> | IV_FALSE | s_hex<0> | IV_FALSE | s_hex<3>
PLA_TERM | 2 | 
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0>
PLA_TERM | 3 | 
SPPTERM | 4 | IV_FALSE | s_hex<2> | IV_FALSE | s_hex<1> | IV_TRUE | s_hex<0> | IV_FALSE | s_hex<3>
PLA_TERM | 4 | 
SPPTERM | 4 | IV_FALSE | s_hex<2> | IV_TRUE | s_hex<1> | IV_FALSE | s_hex<0> | IV_TRUE | s_hex<3>
PLA_TERM | 5 | 
SPPTERM | 4 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<0> | IV_FALSE | s_hex<3>
PLA_TERM | 6 | 
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<1> | IV_FALSE | s_hex<3>
PLA_TERM | 7 | 
SPPTERM | 3 | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<0> | IV_TRUE | s_hex<3>
PLA_TERM | 8 | 
SPPTERM | 3 | IV_FALSE | s_hex<2> | IV_TRUE | s_hex<0> | IV_TRUE | s_hex<3>
PLA_TERM | 9 | 
SPPTERM | 3 | IV_FALSE | s_hex<2> | IV_FALSE | s_hex<1> | IV_TRUE | s_hex<0>
PLA_TERM | 10 | 
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_TRUE | s_hex<1> | IV_TRUE | s_hex<3>
PLA_TERM | 11 | 
SPPTERM | 3 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<0> | IV_TRUE | s_hex<3>
PLA_TERM | 46 | 
SPPTERM | 2 | IV_FALSE | s_hex<1> | IV_TRUE | s_hex<0>
PLA_TERM | 52 | 
SPPTERM | 2 | IV_TRUE | s_hex<0> | IV_FALSE | s_hex<3>
PLA_TERM | 55 | 
SPPTERM | 2 | IV_TRUE | s_hex<2> | IV_FALSE | s_hex<0>

BUSINFO | DISP_DIG_O<3:0> | 4 | 0 | 1 | disp_dig_o<0> | 3 | disp_dig_o<1> | 2 | disp_dig_o<2> | 1 | disp_dig_o<3> | 0
BUSINFO | DISP_SEG_O<6:0> | 7 | 0 | 1 | disp_seg_o<0> | 6 | disp_seg_o<1> | 5 | disp_seg_o<2> | 4 | disp_seg_o<3> | 3 | disp_seg_o<4> | 2 | disp_seg_o<5> | 1 | disp_seg_o<6> | 0

IOSTD | LVCMOS18
BTN0 | LVCMOS18
clk_i | LVCMOS18
disp_dig_o<0> | LVCMOS18
disp_dig_o<1> | LVCMOS18
disp_dig_o<2> | LVCMOS18
disp_dig_o<3> | LVCMOS18
disp_seg_o<0> | LVCMOS18
disp_seg_o<1> | LVCMOS18
disp_seg_o<2> | LVCMOS18
disp_seg_o<3> | LVCMOS18
disp_seg_o<4> | LVCMOS18
disp_seg_o<5> | LVCMOS18
disp_seg_o<6> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | N_PZ_136 | NULL | 1 | clock_enable0/s_cnt<12> | NULL | 2 | clock_enable0/s_cnt<3> | NULL | 3 | N_PZ_125 | NULL | 4 | N_PZ_142 | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | N_PZ_105 | NULL | 7 | clock_enable0/s_cnt<5> | NULL | 8 | clock_enable0/s_cnt<8> | NULL | 9 | clock_enable0/s_cnt<11> | NULL | 10 | clock_enable0/s_cnt<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 11 | N_PZ_143 | NULL | 12 | clock_enable0/s_cnt<4> | NULL | 14 | clock_enable0/s_cnt<2> | NULL | 16 | clock_enable0/s_cnt<7> | NULL | 17 | clock_enable0/s_cnt<9> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 20 | N_PZ_120 | NULL | 21 | clock_enable0/s_cnt<6> | NULL | 22 | clock_enable0/s_cnt<10> | NULL | 28 | clock_enable0/s_cnt<0> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 205 | 187 | 188 | 209 | 208 | 210 | -1 | 206 | 197 | 189 | 192 | 190 | 185 | -1 | 191 | -1 | 184 | 196 | -1 | -1 | 195 | 207 | 186 | -1 | -1 | -1 | -1 | -1 | 193 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | N_PZ_136 | NULL | 1 | s_hex<2> | NULL | 2 | clock_enable0/s_cnt<14> | NULL | 3 | N_PZ_125 | NULL | 4 | s_hex<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | N_PZ_105 | NULL | 6 | clock_enable0/s_cnt<15> | NULL | 7 | s_hex<1> | NULL | 8 | clock_enable0/s_cnt<8> | NULL | 9 | s_clk_en | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | s_hex<0> | NULL | 11 | N_PZ_143 | NULL | 12 | clock_enable0/s_cnt<4> | NULL | 14 | clock_enable0/s_cnt<13> | NULL | 15 | clock_enable0/s_cnt<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 16 | clock_enable0/s_cnt<7> | NULL | 17 | clock_enable0/s_cnt<5> | NULL | 18 | clock_enable0/s_cnt<11> | NULL | 19 | clock_enable0/s_cnt<12> | NULL | 20 | N_PZ_120 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 21 | clock_enable0/s_cnt<6> | NULL | 22 | clock_enable0/s_cnt<10> | NULL | 23 | BTN0 | 143 | 31 | clock_enable0/s_cnt<9> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 205 | 213 | 198 | 209 | 212 | 210 | 194 | 214 | 197 | 215 | 201 | 190 | 185 | -1 | 199 | 188 | 184 | 206 | 189 | 187 | 195 | 207 | 186 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 196 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR14_ | 1 | s_hex<2> | NULL | 4 | s_hex<3> | NULL | 7 | s_hex<1> | NULL | 10 | s_hex<0> | NULL

FB_IMUX_INDEX | FOOBAR14_ | -1 | 213 | -1 | -1 | 212 | -1 | -1 | 214 | -1 | -1 | 201 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR16_ | 1 | s_hex<2> | NULL | 4 | s_hex<3> | NULL | 7 | s_hex<1> | NULL | 10 | s_hex<0> | NULL

FB_IMUX_INDEX | FOOBAR16_ | -1 | 213 | -1 | -1 | 212 | -1 | -1 | 214 | -1 | -1 | 201 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | clk_i | 2 | 2
