INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:38:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.270ns  (required time - arrival time)
  Source:                 buffer5/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.680ns period=7.360ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.680ns period=7.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.360ns  (clk rise@7.360ns - clk rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 2.030ns (21.887%)  route 7.245ns (78.113%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.843 - 7.360 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2056, unset)         0.508     0.508    buffer5/clk
                         FDRE                                         r  buffer5/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer5/dataReg_reg[1]/Q
                         net (fo=5, unplaced)         0.416     1.150    buffer5/control/outs_reg[5]_0[1]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.269 r  buffer5/control/dataReg[1]_i_1__2/O
                         net (fo=7, unplaced)         0.412     1.681    buffer5/control/dataReg_reg[1]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.724 r  buffer5/control/result0_i_6/O
                         net (fo=4, unplaced)         0.268     1.992    buffer5/control/result0_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.035 r  buffer5/control/result0_i_1/O
                         net (fo=1, unplaced)         0.459     2.494    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.272     2.766 f  cmpi0/result0/CO[2]
                         net (fo=18, unplaced)        0.301     3.067    control_merge2/fork_valid/generateBlocks[0].regblock/CO[0]
                         LUT6 (Prop_lut6_I2_O)        0.122     3.189 f  control_merge2/fork_valid/generateBlocks[0].regblock/transmitValue_i_4__4/O
                         net (fo=1, unplaced)         0.244     3.433    control_merge0/tehb/control/transmitValue_reg_6
                         LUT6 (Prop_lut6_I3_O)        0.043     3.476 f  control_merge0/tehb/control/transmitValue_i_2__21/O
                         net (fo=9, unplaced)         0.285     3.761    control_merge1/tehb/control/transmitValue_reg_6
                         LUT5 (Prop_lut5_I1_O)        0.043     3.804 f  control_merge1/tehb/control/transmitValue_i_2__19/O
                         net (fo=10, unplaced)        0.287     4.091    control_merge1/tehb/control/transmitValue_reg_0
                         LUT4 (Prop_lut4_I2_O)        0.043     4.134 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=64, unplaced)        0.332     4.466    control_merge1/tehb/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     4.509 f  control_merge1/tehb/control/level4_c1[24]_i_3/O
                         net (fo=9, unplaced)         0.746     5.255    control_merge1/tehb/control/buffer6_outs[21]
                         LUT5 (Prop_lut5_I0_O)        0.043     5.298 r  control_merge1/tehb/control/level5_c1[15]_i_10/O
                         net (fo=1, unplaced)         0.705     6.003    control_merge1/tehb/control/level5_c1[15]_i_10_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.046 f  control_merge1/tehb/control/level5_c1[15]_i_6/O
                         net (fo=10, unplaced)        0.420     6.466    mulf0/operator/RoundingAdder/signR_c1_reg_2[0]
                         LUT4 (Prop_lut4_I2_O)        0.043     6.509 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.248     6.757    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.944 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.944    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     7.079 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, unplaced)        0.271     7.350    control_merge1/tehb/control/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.127     7.477 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     7.936    addf0/operator/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     8.228 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     8.743    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     8.863 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, unplaced)         0.279     9.142    mulf0/operator/RoundingAdder/ps_c1_reg[4]
                         LUT4 (Prop_lut4_I0_O)        0.043     9.185 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, unplaced)        0.598     9.783    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.360     7.360 r  
                                                      0.000     7.360 r  clk (IN)
                         net (fo=2056, unset)         0.483     7.843    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.843    
                         clock uncertainty           -0.035     7.807    
                         FDRE (Setup_fdre_C_R)       -0.294     7.513    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                 -2.270    




