// Seed: 2994107595
module module_0 (
    input supply1 id_0
);
  final id_2 <= 1;
  assign id_2 = 1;
  wire id_3;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  logic [7:0][1 'b0] id_8;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    output tri1 id_4,
    input wor id_5,
    input tri id_6,
    input logic id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    output supply1 id_12,
    output wire id_13
    , id_19,
    output tri1 id_14,
    output wand id_15,
    input uwire id_16,
    input tri1 id_17
);
  always id_19 = id_7;
  reg id_20, id_21;
  wire id_22;
  always_comb
  fork
    $display(1, id_7 - id_2);
    id_0 <= 1;
    if (1) begin
      $display;
      id_19 <= 1'b0;
      id_21 <= id_21;
    end
  join_none
  supply1 id_23 = 1;
  id_24(
      .id_0(id_1)
  ); module_0(
      id_2
  );
  assign id_0 = 1;
endmodule
