#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f3a420b250 .scope module, "I2C_Masert_tb" "I2C_Masert_tb" 2 20;
 .timescale 0 0;
v000001f3a4113a70_0 .net "SCL", 0 0, v000001f3a411a950_0;  1 drivers
v000001f3a416cf40_0 .net "SDA_out", 0 0, v000001f3a420bab0_0;  1 drivers
v000001f3a416c040_0 .var "clk", 0 0;
v000001f3a416c0e0_0 .var "nrst", 0 0;
v000001f3a416c720_0 .var "s_bit", 0 0;
S_000001f3a411a580 .scope module, "u0" "I2C_Master" 2 25, 3 1 0, S_000001f3a420b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 1 "s_bit";
    .port_info 3 /OUTPUT 1 "SCL";
    .port_info 4 /OUTPUT 1 "SDA_out";
P_000001f3a411a710 .param/l "ACK" 0 3 38, C4<0101>;
P_000001f3a411a748 .param/l "DATA" 0 3 40, C4<0111>;
P_000001f3a411a780 .param/l "DEV_SEL" 0 3 35, C4<0010>;
P_000001f3a411a7b8 .param/l "IDLE" 0 3 33, C4<0000>;
P_000001f3a411a7f0 .param/l "NACK" 0 3 41, C4<1000>;
P_000001f3a411a828 .param/l "READ" 0 3 36, C4<0011>;
P_000001f3a411a860 .param/l "REG_SEL" 0 3 39, C4<0110>;
P_000001f3a411a898 .param/l "START" 0 3 34, C4<0001>;
P_000001f3a411a8d0 .param/l "STOP" 0 3 42, C4<1001>;
P_000001f3a411a908 .param/l "WRITE" 0 3 37, C4<0100>;
v000001f3a420b3e0_0 .var "Data_reg", 7 0;
v000001f3a40e28e0_0 .var "Device_Addr_reg", 7 0;
v000001f3a411a950_0 .var "SCL", 0 0;
v000001f3a4208bc0_0 .var "SCL_reg", 0 0;
v000001f3a420bab0_0 .var "SDA_out", 0 0;
v000001f3a420bb50_0 .var "SDA_reg", 0 0;
v000001f3a420bbf0_0 .net "clk", 0 0, v000001f3a416c040_0;  1 drivers
v000001f3a420bc90_0 .var "next_state", 3 0;
v000001f3a420bd30_0 .net "nrst", 0 0, v000001f3a416c0e0_0;  1 drivers
v000001f3a4113890_0 .net "s_bit", 0 0, v000001f3a416c720_0;  1 drivers
v000001f3a4113930_0 .var "s_bit_reg", 0 0;
v000001f3a41139d0_0 .var "state", 3 0;
E_000001f3a411e050 .event posedge, v000001f3a420bbf0_0;
E_000001f3a411d7d0 .event anyedge, v000001f3a41139d0_0, v000001f3a4113930_0;
E_000001f3a411e290/0 .event negedge, v000001f3a420bd30_0;
E_000001f3a411e290/1 .event posedge, v000001f3a420bbf0_0;
E_000001f3a411e290 .event/or E_000001f3a411e290/0, E_000001f3a411e290/1;
    .scope S_000001f3a411a580;
T_0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f3a41139d0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f3a420b3e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f3a40e28e0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001f3a411a580;
T_1 ;
    %wait E_000001f3a411e290;
    %load/vec4 v000001f3a420bd30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f3a41139d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f3a420bc90_0;
    %assign/vec4 v000001f3a41139d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f3a411a580;
T_2 ;
    %wait E_000001f3a411d7d0;
    %load/vec4 v000001f3a41139d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.0 ;
    %load/vec4 v000001f3a4113930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
T_2.12 ;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f3a420bc90_0, 0, 4;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f3a411a580;
T_3 ;
    %wait E_000001f3a411e050;
    %load/vec4 v000001f3a41139d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3a420bb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3a4208bc0_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3a420bb50_0, 0, 1;
    %load/vec4 v000001f3a420bb50_0;
    %assign/vec4 v000001f3a420bab0_0, 0;
    %load/vec4 v000001f3a420bbf0_0;
    %assign/vec4 v000001f3a4208bc0_0, 0;
    %load/vec4 v000001f3a4208bc0_0;
    %assign/vec4 v000001f3a411a950_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f3a420b250;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3a416c040_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001f3a416c040_0;
    %inv;
    %store/vec4 v000001f3a416c040_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001f3a420b250;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3a416c0e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3a416c0e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3a416c0e0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001f3a420b250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3a416c720_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f3a416c720_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001f3a420b250;
T_7 ;
    %vpi_call 2 47 "$dumpfile", "I2C_Master_tb.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars" {0 0 0};
    %delay 500, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Joo_week2_TB.v";
    "Joo_week2.v";
