To implement synchronous FIFO (write/read at same clock) of width 32-bits and depth=8 in Verilog.
