#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 26 14:16:00 2019
# Process ID: 3701
# Current directory: /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1
# Command line: vivado -log top_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_bd_wrapper.tcl -notrace
# Log file: /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper.vdi
# Journal file: /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/lqa/.Xilinx/Vivado/Vivado_init.tcl'
source top_bd_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path '/home/lqa/Downloads/vivado-boards-master/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lqa/Documents/swerv/swerv_eh1_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lqa/Tools/Vivado/2019.1/data/ip'.
Command: link_design -top top_bd_wrapper -part xc7z100ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0.dcp' for cell 'top_bd_i/axi_emc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/top_bd_axi_smc_0.dcp' for cell 'top_bd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.dcp' for cell 'top_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0.dcp' for cell 'top_bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_50M_0/top_bd_rst_ps7_0_50M_0.dcp' for cell 'top_bd_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/top_bd_swerv_eh1_reference_0_6.dcp' for cell 'top_bd_i/swerv_eh1_reference_0'
INFO: [Netlist 29-17] Analyzing 1696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'top_bd_i/swerv_eh1_reference_0/reset' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'top_bd_i/swerv_eh1_reference_0/sys_clock' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.xdc] for cell 'top_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.xdc] for cell 'top_bd_i/processing_system7_0/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0_board.xdc] for cell 'top_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0_board.xdc] for cell 'top_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0.xdc] for cell 'top_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0.xdc] for cell 'top_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0_board.xdc] for cell 'top_bd_i/axi_emc_0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0_board.xdc] for cell 'top_bd_i/axi_emc_0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0.xdc] for cell 'top_bd_i/axi_emc_0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0.xdc] for cell 'top_bd_i/axi_emc_0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0_board.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0_board.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_50M_0/top_bd_rst_ps7_0_50M_0_board.xdc] for cell 'top_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_50M_0/top_bd_rst_ps7_0_50M_0_board.xdc] for cell 'top_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_50M_0/top_bd_rst_ps7_0_50M_0.xdc] for cell 'top_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_50M_0/top_bd_rst_ps7_0_50M_0.xdc] for cell 'top_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2643.289 ; gain = 568.828 ; free physical = 73 ; free virtual = 3965
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0_board.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0_board.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/constrs_1/new/swerv.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/constrs_1/new/swerv.xdc:35]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/constrs_1/new/swerv.xdc:39]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property IOSTANDARD LVCMOS25 [get_ports jtag_tck_0


set_property PACKAGE_PIN AC26 [get_ports jtag_tdo_0]        # AER_B[2]
set_property IOSTANDARD LVCMOS25 [get_ports jtag_tdo_0]


set_property P ... (truncated) ' found in constraint file. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/constrs_1/new/swerv.xdc:40]
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/constrs_1/new/swerv.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/top_bd_swerv_eh1_reference_0_6.dcp'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_1/axi_intc_auto_cc_1_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_1/axi_intc_auto_cc_1_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_4/axi_intc_auto_cc_4_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_4/axi_intc_auto_cc_4_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_0/axi_intc_auto_cc_0_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_0/axi_intc_auto_cc_0_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_2/axi_intc_auto_cc_2_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_2/axi_intc_auto_cc_2_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_3/axi_intc_auto_cc_3_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_3/axi_intc_auto_cc_3_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'Vivado 12-3272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2643.293 ; gain = 0.000 ; free physical = 79 ; free virtual = 4034
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 261 instances

120 Infos, 119 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 2643.293 ; gain = 1176.520 ; free physical = 77 ; free virtual = 4034
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.301 ; gain = 16.008 ; free physical = 71 ; free virtual = 3957

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 125889c1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.301 ; gain = 0.000 ; free physical = 65 ; free virtual = 3924

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 77 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18d8e6232

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2767.301 ; gain = 2.000 ; free physical = 96 ; free virtual = 3903
INFO: [Opt 31-389] Phase Retarget created 68 cells and removed 152 cells
INFO: [Opt 31-1021] In phase Retarget, 41 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: df2b710b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2767.301 ; gain = 2.000 ; free physical = 94 ; free virtual = 3902
INFO: [Opt 31-389] Phase Constant propagation created 54 cells and removed 197 cells
INFO: [Opt 31-1021] In phase Constant propagation, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15a821ac6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2767.301 ; gain = 2.000 ; free physical = 90 ; free virtual = 3901
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 3006 cells
INFO: [Opt 31-1021] In phase Sweep, 626 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15a821ac6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2767.301 ; gain = 2.000 ; free physical = 93 ; free virtual = 3904
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15a821ac6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2767.301 ; gain = 2.000 ; free physical = 91 ; free virtual = 3903
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15a821ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2767.301 ; gain = 2.000 ; free physical = 90 ; free virtual = 3903
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              68  |             152  |                                             41  |
|  Constant propagation         |              54  |             197  |                                             53  |
|  Sweep                        |               2  |            3006  |                                            626  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            111  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2767.301 ; gain = 0.000 ; free physical = 90 ; free virtual = 3903
Ending Logic Optimization Task | Checksum: 14a7b130e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2767.301 ; gain = 2.000 ; free physical = 89 ; free virtual = 3903

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.774 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 52 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 104
Ending PowerOpt Patch Enables Task | Checksum: 112ded9d4

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3284.855 ; gain = 0.000 ; free physical = 359 ; free virtual = 3791
Ending Power Optimization Task | Checksum: 112ded9d4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3284.855 ; gain = 517.555 ; free physical = 391 ; free virtual = 3826

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1595139b7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3284.855 ; gain = 0.000 ; free physical = 367 ; free virtual = 3829
Ending Final Cleanup Task | Checksum: 1595139b7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3284.855 ; gain = 0.000 ; free physical = 364 ; free virtual = 3827

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3284.855 ; gain = 0.000 ; free physical = 364 ; free virtual = 3828
Ending Netlist Obfuscation Task | Checksum: 1595139b7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3284.855 ; gain = 0.000 ; free physical = 364 ; free virtual = 3828
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 119 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:28 . Memory (MB): peak = 3284.855 ; gain = 641.562 ; free physical = 360 ; free virtual = 3827
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3284.855 ; gain = 0.000 ; free physical = 357 ; free virtual = 3827
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3284.855 ; gain = 0.000 ; free physical = 282 ; free virtual = 3776
INFO: [Common 17-1381] The checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3284.855 ; gain = 0.000 ; free physical = 273 ; free virtual = 3796
INFO: [runtcl-4] Executing : report_drc -file top_bd_wrapper_drc_opted.rpt -pb top_bd_wrapper_drc_opted.pb -rpx top_bd_wrapper_drc_opted.rpx
Command: report_drc -file top_bd_wrapper_drc_opted.rpt -pb top_bd_wrapper_drc_opted.pb -rpx top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3316.871 ; gain = 32.016 ; free physical = 227 ; free virtual = 3781
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/dout_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 151 ; free virtual = 3753
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aa9249a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 151 ; free virtual = 3753
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 151 ; free virtual = 3753

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__703' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__704' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/dec_nonblock_load_freeze_dc3ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc3_clkenff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc3ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc3ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__705' is driving clock pin of 19 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[3] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__266' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc1_clkenff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc1ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__1' is driving clock pin of 69 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__265' is driving clock pin of 85 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/ldst_dual_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/access_fault_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_external_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_in_dccm_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc2ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__263' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__264' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__267' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc2_clkenff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__268' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc4_clkenff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc4ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__269' is driving clock pin of 76 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addr_in_picff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[3] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__270' is driving clock pin of 58 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__286' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__297' is driving clock pin of 20 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_dbg_dff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_dccm_valid_dff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_sz_dff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_sz_dff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_write_dff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__298' is driving clock pin of 43 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_valid_dff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_done_bus_dff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_error_dff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_error_dff/dffsc/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_3__100' is driving clock pin of 295 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad1_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicad1_ff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicgo_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicgo_ff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/csrmiscff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[13]_i_2__37' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__10' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__11' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__30' is driving clock pin of 38 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i_ {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/low_e3_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0]__1 {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__98' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[17]_i_2__40' is driving clock pin of 37 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[13] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[14] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__135' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__136' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__137' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__138' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__139' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__140' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__207' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[21]_i_1__90' is driving clock pin of 22 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__38' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__39' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__40' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__41' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__42' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__43' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__44' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__45' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__46' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__47' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__48' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__49' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__50' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__51' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__52' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__53' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__54' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__55' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__56' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__57' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__58' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__59' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__60' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__61' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__62' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__63' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__64' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__65' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__66' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__67' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__68' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__69' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_2__10' is driving clock pin of 224 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__34' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__35' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/miccmect_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__36' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__38' is driving clock pin of 28 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_1__220' is driving clock pin of 112 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/is_sideeffects_dc4ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/ldst_dual_dc4ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc4ff/dout_reg[3] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_1__221' is driving clock pin of 84 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/is_sideeffects_dc5ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/ldst_dual_dc5ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_byten_dc5ff/dout_reg[3] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__41' is driving clock pin of 23 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arready_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arvalid_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awready_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awvalid_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_bready_ff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__60' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag1ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag1ff/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__61' is driving clock pin of 224 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[3] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__147' is driving clock pin of 254 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[18] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[19] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[20] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[21] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4ff/genblock.dff/dout_reg[22] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__148' is driving clock pin of 220 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e1ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__38' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__39' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__45' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__46' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f1pcff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__75' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__10' is driving clock pin of 93 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__11' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f0pcff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__34' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__35' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__36' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__37' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dpc_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__38' is driving clock pin of 139 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/excinfo_wb_ff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__57' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/dmcommand_reg/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__63' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0wbresultff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__64' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1wbresultff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__77' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/sddc5ff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__78' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mscratch_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__79' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mrac_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__80' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t0_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__81' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__82' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t2_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__83' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__92' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__93' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_addr_dff/genblock.dff/dout_reg[12] {FDCE}
INFO: [Common 17-14] Message 'Place 30-568' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d3563b5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 69 ; free virtual = 3674

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21a88cc24

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 161 ; free virtual = 3454

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21a88cc24

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 157 ; free virtual = 3454
Phase 1 Placer Initialization | Checksum: 21a88cc24

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 152 ; free virtual = 3454

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d9f99570

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 86 ; free virtual = 3413

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 87 ; free virtual = 3408

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1485a8dd4

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 80 ; free virtual = 3408
Phase 2.2 Global Placement Core | Checksum: 1bb1b6ed5

Time (s): cpu = 00:01:31 ; elapsed = 00:01:12 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 67 ; free virtual = 3398
Phase 2 Global Placement | Checksum: 1bb1b6ed5

Time (s): cpu = 00:01:31 ; elapsed = 00:01:12 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 97 ; free virtual = 3428

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13b0646a8

Time (s): cpu = 00:01:39 ; elapsed = 00:01:18 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 87 ; free virtual = 3419

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11fba0e8f

Time (s): cpu = 00:01:53 ; elapsed = 00:01:28 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 79 ; free virtual = 3415

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ad2c50e5

Time (s): cpu = 00:01:54 ; elapsed = 00:01:28 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 78 ; free virtual = 3414

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10df7585e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:28 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 78 ; free virtual = 3414

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d38893e5

Time (s): cpu = 00:02:16 ; elapsed = 00:02:00 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 85 ; free virtual = 3372

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b68033b4

Time (s): cpu = 00:02:19 ; elapsed = 00:02:03 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 87 ; free virtual = 3375

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15d9a30eb

Time (s): cpu = 00:02:20 ; elapsed = 00:02:04 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 87 ; free virtual = 3375
Phase 3 Detail Placement | Checksum: 15d9a30eb

Time (s): cpu = 00:02:20 ; elapsed = 00:02:04 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 87 ; free virtual = 3375

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26a649b1c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/FDRE_inst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/FDRE_inst_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26a649b1c

Time (s): cpu = 00:02:44 ; elapsed = 00:02:24 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 155 ; free virtual = 3473
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.000. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a2dae3c5

Time (s): cpu = 00:03:13 ; elapsed = 00:02:44 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 153 ; free virtual = 3472
Phase 4.1 Post Commit Optimization | Checksum: 1a2dae3c5

Time (s): cpu = 00:03:13 ; elapsed = 00:02:45 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 153 ; free virtual = 3472

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a2dae3c5

Time (s): cpu = 00:03:14 ; elapsed = 00:02:45 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 163 ; free virtual = 3482

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a2dae3c5

Time (s): cpu = 00:03:14 ; elapsed = 00:02:46 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 163 ; free virtual = 3482

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 163 ; free virtual = 3482
Phase 4.4 Final Placement Cleanup | Checksum: 17d380239

Time (s): cpu = 00:03:15 ; elapsed = 00:02:46 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 162 ; free virtual = 3482
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17d380239

Time (s): cpu = 00:03:15 ; elapsed = 00:02:46 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 162 ; free virtual = 3482
Ending Placer Task | Checksum: 16543ed9c

Time (s): cpu = 00:03:15 ; elapsed = 00:02:46 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 162 ; free virtual = 3482
INFO: [Common 17-83] Releasing license: Implementation
178 Infos, 261 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:30 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 240 ; free virtual = 3564
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 238 ; free virtual = 3565
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 67 ; free virtual = 3528
INFO: [Common 17-1381] The checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 216 ; free virtual = 3551
INFO: [runtcl-4] Executing : report_io -file top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 179 ; free virtual = 3532
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_placed.rpt -pb top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 196 ; free virtual = 3551
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8f146361 ConstDB: 0 ShapeSum: d62f8a3b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a70e13c5

Time (s): cpu = 00:01:35 ; elapsed = 00:01:17 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 101 ; free virtual = 3228
Post Restoration Checksum: NetGraph: ca599eeb NumContArr: dcb474da Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a70e13c5

Time (s): cpu = 00:01:35 ; elapsed = 00:01:17 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 73 ; free virtual = 3200

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a70e13c5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:18 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 73 ; free virtual = 3182

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a70e13c5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:18 . Memory (MB): peak = 3316.871 ; gain = 0.000 ; free physical = 73 ; free virtual = 3182
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b418e584

Time (s): cpu = 00:02:08 ; elapsed = 00:01:43 . Memory (MB): peak = 3422.551 ; gain = 105.680 ; free physical = 115 ; free virtual = 3133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-1.223 | THS=-7515.984|

Phase 2 Router Initialization | Checksum: 150f1ad80

Time (s): cpu = 00:02:20 ; elapsed = 00:01:50 . Memory (MB): peak = 3422.551 ; gain = 105.680 ; free physical = 100 ; free virtual = 3122

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.38263 %
  Global Horizontal Routing Utilization  = 0.47889 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47616
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 47616
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1296


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f8536df5

Time (s): cpu = 00:02:39 ; elapsed = 00:02:02 . Memory (MB): peak = 3422.551 ; gain = 105.680 ; free physical = 102 ; free virtual = 3095
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_clk_and_rst_clk_wiz_0 |clk_out1_clk_and_rst_clk_wiz_0 |top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/bff/genblock.clkhdr/rvclkhdr/en_ff_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 13d872801

Time (s): cpu = 00:33:46 ; elapsed = 00:20:04 . Memory (MB): peak = 3534.551 ; gain = 217.680 ; free physical = 140 ; free virtual = 3026

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10476
 Number of Nodes with overlaps = 1505
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f080b855

Time (s): cpu = 01:47:31 ; elapsed = 01:01:45 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 268 ; free virtual = 3065
Phase 4 Rip-up And Reroute | Checksum: 1f080b855

Time (s): cpu = 01:47:31 ; elapsed = 01:01:45 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 268 ; free virtual = 3064

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1920f0ebe

Time (s): cpu = 01:47:36 ; elapsed = 01:01:50 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 237 ; free virtual = 3042
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1920f0ebe

Time (s): cpu = 01:47:36 ; elapsed = 01:01:50 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 237 ; free virtual = 3042

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1920f0ebe

Time (s): cpu = 01:47:37 ; elapsed = 01:01:50 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 237 ; free virtual = 3042
Phase 5 Delay and Skew Optimization | Checksum: 1920f0ebe

Time (s): cpu = 01:47:37 ; elapsed = 01:01:50 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 237 ; free virtual = 3042

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aa56a45e

Time (s): cpu = 01:47:48 ; elapsed = 01:01:58 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 230 ; free virtual = 3038
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.090 | THS=-0.378 |

Phase 6.1 Hold Fix Iter | Checksum: 1359f9b88

Time (s): cpu = 01:47:50 ; elapsed = 01:01:59 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 225 ; free virtual = 3034
Phase 6 Post Hold Fix | Checksum: 18c230986

Time (s): cpu = 01:47:50 ; elapsed = 01:02:00 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 225 ; free virtual = 3033

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.79328 %
  Global Horizontal Routing Utilization  = 5.57359 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 143bacde4

Time (s): cpu = 01:47:51 ; elapsed = 01:02:01 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 217 ; free virtual = 3028

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 143bacde4

Time (s): cpu = 01:47:52 ; elapsed = 01:02:01 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 216 ; free virtual = 3027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d2acc99b

Time (s): cpu = 01:48:01 ; elapsed = 01:02:15 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 164 ; free virtual = 3010

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: df8315a2

Time (s): cpu = 01:48:11 ; elapsed = 01:02:22 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 163 ; free virtual = 3016
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: df8315a2

Time (s): cpu = 01:48:11 ; elapsed = 01:02:22 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 160 ; free virtual = 3015
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:48:11 ; elapsed = 01:02:23 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 220 ; free virtual = 3082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 262 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:48:17 ; elapsed = 01:03:07 . Memory (MB): peak = 3598.551 ; gain = 281.680 ; free physical = 211 ; free virtual = 3081
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3598.551 ; gain = 0.000 ; free physical = 194 ; free virtual = 3069
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3598.551 ; gain = 0.000 ; free physical = 75 ; free virtual = 2929
INFO: [Common 17-1381] The checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3598.551 ; gain = 0.000 ; free physical = 132 ; free virtual = 2947
INFO: [runtcl-4] Executing : report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
Command: report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3598.551 ; gain = 0.000 ; free physical = 87 ; free virtual = 2930
INFO: [runtcl-4] Executing : report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3809.551 ; gain = 211.000 ; free physical = 396 ; free virtual = 2926
INFO: [runtcl-4] Executing : report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
Command: report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
211 Infos, 263 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 3809.551 ; gain = 0.000 ; free physical = 227 ; free virtual = 2853
INFO: [runtcl-4] Executing : report_route_status -file top_bd_wrapper_route_status.rpt -pb top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_bd_wrapper_timing_summary_routed.rpt -pb top_bd_wrapper_timing_summary_routed.pb -rpx top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3809.551 ; gain = 0.000 ; free physical = 195 ; free virtual = 2833
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bd_wrapper_bus_skew_routed.rpt -pb top_bd_wrapper_bus_skew_routed.pb -rpx top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 15:28:33 2019...
