Classic Timing Analyzer report for Test1
Sun Nov 16 20:29:39 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'DDS_OUT'
  6. Clock Setup: 'CBCLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.015 ns                                       ; CC          ; CCdata[58]   ; --         ; CBCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.221 ns                                      ; DLD~reg0    ; DLD          ; CBCLK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.527 ns                                       ; PTT         ; RXOE2        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.684 ns                                       ; CLRCLK      ; CC_state.01  ; --         ; CBCLK    ; 0            ;
; Clock Setup: 'CBCLK'         ; N/A   ; None          ; 163.19 MHz ( period = 6.128 ns )               ; CC_state.10 ; CCdata[58]   ; CBCLK      ; CBCLK    ; 0            ;
; Clock Setup: 'DDS_OUT'       ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.01    ; I_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; DDS_OUT         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLRCLK          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DDS_OUT'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.01 ; I_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.800 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.11 ; state.00     ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.11 ; Q_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; state.01     ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; Q_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.00 ; I_CLKRX~reg0 ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.01 ; state.10     ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; state.10 ; state.11     ; DDS_OUT    ; DDS_OUT  ; None                        ; None                      ; 1.262 ns                ;
+-------+------------------------------------------------+----------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CBCLK'                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 163.19 MHz ( period = 6.128 ns )               ; CC_state.10          ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.419 ns                ;
; N/A   ; 172.38 MHz ( period = 5.801 ns )               ; bits[0]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.092 ns                ;
; N/A   ; 172.38 MHz ( period = 5.801 ns )               ; bits[0]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.092 ns                ;
; N/A   ; 172.38 MHz ( period = 5.801 ns )               ; bits[0]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.092 ns                ;
; N/A   ; 172.38 MHz ( period = 5.801 ns )               ; bits[0]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.092 ns                ;
; N/A   ; 172.38 MHz ( period = 5.801 ns )               ; bits[0]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.092 ns                ;
; N/A   ; 172.38 MHz ( period = 5.801 ns )               ; bits[0]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 5.092 ns                ;
; N/A   ; 178.54 MHz ( period = 5.601 ns )               ; bits[4]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.892 ns                ;
; N/A   ; 178.54 MHz ( period = 5.601 ns )               ; bits[4]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.892 ns                ;
; N/A   ; 178.54 MHz ( period = 5.601 ns )               ; bits[4]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.892 ns                ;
; N/A   ; 178.54 MHz ( period = 5.601 ns )               ; bits[4]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.892 ns                ;
; N/A   ; 178.54 MHz ( period = 5.601 ns )               ; bits[4]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.892 ns                ;
; N/A   ; 178.54 MHz ( period = 5.601 ns )               ; bits[4]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.892 ns                ;
; N/A   ; 183.86 MHz ( period = 5.439 ns )               ; bits[5]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 183.86 MHz ( period = 5.439 ns )               ; bits[5]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 183.86 MHz ( period = 5.439 ns )               ; bits[5]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 183.86 MHz ( period = 5.439 ns )               ; bits[5]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 183.86 MHz ( period = 5.439 ns )               ; bits[5]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 183.86 MHz ( period = 5.439 ns )               ; bits[5]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; bits[2]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.707 ns                ;
; N/A   ; 188.86 MHz ( period = 5.295 ns )               ; bits[1]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 188.86 MHz ( period = 5.295 ns )               ; bits[1]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 188.86 MHz ( period = 5.295 ns )               ; bits[1]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 188.86 MHz ( period = 5.295 ns )               ; bits[1]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 188.86 MHz ( period = 5.295 ns )               ; bits[1]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 188.86 MHz ( period = 5.295 ns )               ; bits[1]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 188.89 MHz ( period = 5.294 ns )               ; bits[0]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.585 ns                ;
; N/A   ; 191.20 MHz ( period = 5.230 ns )               ; bits[2]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.521 ns                ;
; N/A   ; 191.20 MHz ( period = 5.230 ns )               ; bits[2]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.521 ns                ;
; N/A   ; 191.20 MHz ( period = 5.230 ns )               ; bits[2]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.521 ns                ;
; N/A   ; 191.20 MHz ( period = 5.230 ns )               ; bits[2]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.521 ns                ;
; N/A   ; 191.20 MHz ( period = 5.230 ns )               ; bits[2]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.521 ns                ;
; N/A   ; 191.20 MHz ( period = 5.230 ns )               ; bits[2]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.521 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns )               ; bits[3]              ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns )               ; bits[3]              ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns )               ; bits[3]              ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns )               ; bits[3]              ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns )               ; bits[3]              ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns )               ; bits[3]              ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 202.68 MHz ( period = 4.934 ns )               ; data_count[2]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.225 ns                ;
; N/A   ; 202.72 MHz ( period = 4.933 ns )               ; data_count[2]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.224 ns                ;
; N/A   ; 202.96 MHz ( period = 4.927 ns )               ; data_count[2]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.218 ns                ;
; N/A   ; 203.00 MHz ( period = 4.926 ns )               ; data_count[2]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.217 ns                ;
; N/A   ; 210.35 MHz ( period = 4.754 ns )               ; bits[1]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.045 ns                ;
; N/A   ; 210.53 MHz ( period = 4.750 ns )               ; data_count[1]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.041 ns                ;
; N/A   ; 210.57 MHz ( period = 4.749 ns )               ; data_count[1]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.040 ns                ;
; N/A   ; 210.84 MHz ( period = 4.743 ns )               ; data_count[1]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.034 ns                ;
; N/A   ; 210.88 MHz ( period = 4.742 ns )               ; data_count[1]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 4.033 ns                ;
; N/A   ; 216.54 MHz ( period = 4.618 ns )               ; CC_state.01          ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.909 ns                ;
; N/A   ; 216.54 MHz ( period = 4.618 ns )               ; CC_state.01          ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.909 ns                ;
; N/A   ; 216.54 MHz ( period = 4.618 ns )               ; CC_state.01          ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.909 ns                ;
; N/A   ; 216.54 MHz ( period = 4.618 ns )               ; CC_state.01          ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.909 ns                ;
; N/A   ; 216.54 MHz ( period = 4.618 ns )               ; CC_state.01          ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.909 ns                ;
; N/A   ; 216.54 MHz ( period = 4.618 ns )               ; CC_state.01          ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.909 ns                ;
; N/A   ; 217.25 MHz ( period = 4.603 ns )               ; data_count[0]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.894 ns                ;
; N/A   ; 217.30 MHz ( period = 4.602 ns )               ; data_count[0]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.893 ns                ;
; N/A   ; 217.58 MHz ( period = 4.596 ns )               ; data_count[0]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.887 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns )               ; data_count[0]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 224.42 MHz ( period = 4.456 ns )               ; data_count[2]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.747 ns                ;
; N/A   ; 229.89 MHz ( period = 4.350 ns )               ; data_count[2]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; 230.10 MHz ( period = 4.346 ns )               ; data_count[2]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.637 ns                ;
; N/A   ; 233.37 MHz ( period = 4.285 ns )               ; bits[0]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 234.08 MHz ( period = 4.272 ns )               ; data_count[1]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.563 ns                ;
; N/A   ; 234.58 MHz ( period = 4.263 ns )               ; previous_DAC_data[0] ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.554 ns                ;
; N/A   ; 234.63 MHz ( period = 4.262 ns )               ; previous_DAC_data[0] ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.553 ns                ;
; N/A   ; 234.96 MHz ( period = 4.256 ns )               ; previous_DAC_data[0] ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.547 ns                ;
; N/A   ; 235.02 MHz ( period = 4.255 ns )               ; previous_DAC_data[0] ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.546 ns                ;
; N/A   ; 238.04 MHz ( period = 4.201 ns )               ; data_count[3]        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 238.10 MHz ( period = 4.200 ns )               ; data_count[3]        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.491 ns                ;
; N/A   ; 238.44 MHz ( period = 4.194 ns )               ; data_count[3]        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.485 ns                ;
; N/A   ; 238.49 MHz ( period = 4.193 ns )               ; data_count[3]        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.484 ns                ;
; N/A   ; 240.04 MHz ( period = 4.166 ns )               ; data_count[1]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.457 ns                ;
; N/A   ; 240.27 MHz ( period = 4.162 ns )               ; data_count[1]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.453 ns                ;
; N/A   ; 242.13 MHz ( period = 4.130 ns )               ; data_count[1]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 242.42 MHz ( period = 4.125 ns )               ; data_count[0]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.416 ns                ;
; N/A   ; 243.55 MHz ( period = 4.106 ns )               ; spi_state.000        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.397 ns                ;
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; spi_state.000        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.396 ns                ;
; N/A   ; 243.96 MHz ( period = 4.099 ns )               ; spi_state.000        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.390 ns                ;
; N/A   ; 244.02 MHz ( period = 4.098 ns )               ; spi_state.000        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.389 ns                ;
; N/A   ; 244.80 MHz ( period = 4.085 ns )               ; bits[4]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.376 ns                ;
; N/A   ; 246.79 MHz ( period = 4.052 ns )               ; bits[5]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.343 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; data_count[0]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 249.07 MHz ( period = 4.015 ns )               ; data_count[0]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; bits[5]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 257.47 MHz ( period = 3.884 ns )               ; CC_state.10          ; bits[1]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 257.47 MHz ( period = 3.884 ns )               ; CC_state.10          ; bits[0]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 257.47 MHz ( period = 3.884 ns )               ; CC_state.10          ; bits[5]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 257.47 MHz ( period = 3.884 ns )               ; CC_state.10          ; bits[3]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 257.47 MHz ( period = 3.884 ns )               ; CC_state.10          ; bits[2]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 257.47 MHz ( period = 3.884 ns )               ; CC_state.10          ; bits[4]              ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 258.13 MHz ( period = 3.874 ns )               ; spi_state.001        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.165 ns                ;
; N/A   ; 260.55 MHz ( period = 3.838 ns )               ; spi_state.100        ; data_count[3]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 264.20 MHz ( period = 3.785 ns )               ; previous_DAC_data[0] ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 264.62 MHz ( period = 3.779 ns )               ; bits[1]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.070 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; data_count[3]        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.014 ns                ;
; N/A   ; 269.25 MHz ( period = 3.714 ns )               ; bits[2]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.005 ns                ;
; N/A   ; 274.88 MHz ( period = 3.638 ns )               ; bits[4]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 275.63 MHz ( period = 3.628 ns )               ; spi_state.000        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.919 ns                ;
; N/A   ; 276.47 MHz ( period = 3.617 ns )               ; data_count[3]        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.908 ns                ;
; N/A   ; 276.78 MHz ( period = 3.613 ns )               ; data_count[3]        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 279.33 MHz ( period = 3.580 ns )               ; bits[3]              ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.871 ns                ;
; N/A   ; 279.49 MHz ( period = 3.578 ns )               ; data_count[3]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.869 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; data_count[2]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; data_count[0]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.413 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; data_count[1]        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.412 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; bits[3]              ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.398 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; data_count[0]        ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CC_state.01          ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.001        ; spi_state.010        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; spi_state.101        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CC_state.10          ; CC_state.01          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.165 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DIN~reg0             ; DIN~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CCdata[58]           ; CCdata[58]           ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; previous_DAC_data[0] ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; previous_DAC_data[0] ; previous_DAC_data[0] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.100        ; spi_state.001        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DCLK~reg0            ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; DLD~reg0             ; DLD~reg0             ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.101        ; previous_DAC_data[0] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.010        ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.011        ; spi_state.100        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.011        ; DCLK~reg0            ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.000        ; spi_state.000        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.494 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; spi_state.010        ; spi_state.011        ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CC_state.10          ; CC_state.10          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 0.923 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+--------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To          ; To Clock ;
+-------+--------------+------------+--------+-------------+----------+
; N/A   ; None         ; 0.015 ns   ; CC     ; CCdata[58]  ; CBCLK    ;
; N/A   ; None         ; -0.419 ns  ; CLRCLK ; bits[1]     ; CBCLK    ;
; N/A   ; None         ; -0.419 ns  ; CLRCLK ; bits[0]     ; CBCLK    ;
; N/A   ; None         ; -0.419 ns  ; CLRCLK ; bits[5]     ; CBCLK    ;
; N/A   ; None         ; -0.419 ns  ; CLRCLK ; bits[3]     ; CBCLK    ;
; N/A   ; None         ; -0.419 ns  ; CLRCLK ; bits[2]     ; CBCLK    ;
; N/A   ; None         ; -0.419 ns  ; CLRCLK ; bits[4]     ; CBCLK    ;
; N/A   ; None         ; -2.057 ns  ; CLRCLK ; CC_state.10 ; CBCLK    ;
; N/A   ; None         ; -2.130 ns  ; CLRCLK ; CC_state.01 ; CBCLK    ;
+-------+--------------+------------+--------+-------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 11.221 ns  ; DLD~reg0     ; DLD     ; CBCLK      ;
; N/A   ; None         ; 11.201 ns  ; DIN~reg0     ; DIN     ; CBCLK      ;
; N/A   ; None         ; 11.194 ns  ; DCLK~reg0    ; DCLK    ; CBCLK      ;
; N/A   ; None         ; 9.995 ns   ; I_CLKRX~reg0 ; I_CLKTX ; DDS_OUT    ;
; N/A   ; None         ; 9.954 ns   ; Q_CLKRX~reg0 ; Q_CLKTX ; DDS_OUT    ;
; N/A   ; None         ; 9.863 ns   ; Q_CLKRX~reg0 ; Q_CLKRX ; DDS_OUT    ;
; N/A   ; None         ; 9.833 ns   ; I_CLKRX~reg0 ; I_CLKRX ; DDS_OUT    ;
; N/A   ; None         ; 9.510 ns   ; PTT_out      ; RXOE2   ; CLRCLK     ;
; N/A   ; None         ; 9.136 ns   ; PTT_out      ; TXOE2   ; CLRCLK     ;
; N/A   ; None         ; 9.136 ns   ; PTT_out      ; TXOE1   ; CLRCLK     ;
; N/A   ; None         ; 9.136 ns   ; PTT_out      ; RXOE1   ; CLRCLK     ;
; N/A   ; None         ; 8.536 ns   ; PTT_out      ; LED2    ; CLRCLK     ;
+-------+--------------+------------+--------------+---------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+-----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To      ;
+-------+-------------------+-----------------+-----------+---------+
; N/A   ; None              ; 8.527 ns        ; PTT       ; RXOE2   ;
; N/A   ; None              ; 8.153 ns        ; PTT       ; TXOE2   ;
; N/A   ; None              ; 8.153 ns        ; PTT       ; TXOE1   ;
; N/A   ; None              ; 8.153 ns        ; PTT       ; RXOE1   ;
; N/A   ; None              ; 6.286 ns        ; CLK_48MHZ ; DDS_CLK ;
+-------+-------------------+-----------------+-----------+---------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+--------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To          ; To Clock ;
+---------------+-------------+-----------+--------+-------------+----------+
; N/A           ; None        ; 2.684 ns  ; CLRCLK ; CC_state.01 ; CBCLK    ;
; N/A           ; None        ; 2.611 ns  ; CLRCLK ; CC_state.10 ; CBCLK    ;
; N/A           ; None        ; 0.973 ns  ; CLRCLK ; bits[1]     ; CBCLK    ;
; N/A           ; None        ; 0.973 ns  ; CLRCLK ; bits[0]     ; CBCLK    ;
; N/A           ; None        ; 0.973 ns  ; CLRCLK ; bits[5]     ; CBCLK    ;
; N/A           ; None        ; 0.973 ns  ; CLRCLK ; bits[3]     ; CBCLK    ;
; N/A           ; None        ; 0.973 ns  ; CLRCLK ; bits[2]     ; CBCLK    ;
; N/A           ; None        ; 0.973 ns  ; CLRCLK ; bits[4]     ; CBCLK    ;
; N/A           ; None        ; 0.539 ns  ; CC     ; CCdata[58]  ; CBCLK    ;
+---------------+-------------+-----------+--------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Sun Nov 16 20:29:38 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Phoenix -c Test1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "DDS_OUT" is an undefined clock
    Info: Assuming node "CLRCLK" is an undefined clock
    Info: Assuming node "CBCLK" is an undefined clock
Info: Clock "DDS_OUT" Internal fmax is restricted to 304.04 MHz between source register "state.01" and destination register "I_CLKRX~reg0"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.800 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N5; Fanout = 2; REG Node = 'state.01'
            Info: 2: + IC(0.996 ns) + CELL(0.804 ns) = 1.800 ns; Loc. = LC_X4_Y4_N2; Fanout = 2; REG Node = 'I_CLKRX~reg0'
            Info: Total cell delay = 0.804 ns ( 44.67 % )
            Info: Total interconnect delay = 0.996 ns ( 55.33 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "DDS_OUT" to destination register is 4.728 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'DDS_OUT'
                Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X4_Y4_N2; Fanout = 2; REG Node = 'I_CLKRX~reg0'
                Info: Total cell delay = 2.050 ns ( 43.36 % )
                Info: Total interconnect delay = 2.678 ns ( 56.64 % )
            Info: - Longest clock path from clock "DDS_OUT" to source register is 4.728 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'DDS_OUT'
                Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X4_Y4_N5; Fanout = 2; REG Node = 'state.01'
                Info: Total cell delay = 2.050 ns ( 43.36 % )
                Info: Total interconnect delay = 2.678 ns ( 56.64 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Clock "CBCLK" has Internal fmax of 163.19 MHz between source register "CC_state.10" and destination register "CCdata[58]" (period= 6.128 ns)
    Info: + Longest register to register delay is 5.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N0; Fanout = 10; REG Node = 'CC_state.10'
        Info: 2: + IC(2.035 ns) + CELL(0.511 ns) = 2.546 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'CCdata[58]~123'
        Info: 3: + IC(1.812 ns) + CELL(1.061 ns) = 5.419 ns; Loc. = LC_X4_Y3_N6; Fanout = 2; REG Node = 'CCdata[58]'
        Info: Total cell delay = 1.572 ns ( 29.01 % )
        Info: Total interconnect delay = 3.847 ns ( 70.99 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CBCLK" to destination register is 6.545 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
            Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X4_Y3_N6; Fanout = 2; REG Node = 'CCdata[58]'
            Info: Total cell delay = 2.050 ns ( 31.32 % )
            Info: Total interconnect delay = 4.495 ns ( 68.68 % )
        Info: - Longest clock path from clock "CBCLK" to source register is 6.545 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
            Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X5_Y3_N0; Fanout = 10; REG Node = 'CC_state.10'
            Info: Total cell delay = 2.050 ns ( 31.32 % )
            Info: Total interconnect delay = 4.495 ns ( 68.68 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "CCdata[58]" (data pin = "CC", clock pin = "CBCLK") is 0.015 ns
    Info: + Longest pin to register delay is 6.227 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'CC'
        Info: 2: + IC(4.291 ns) + CELL(0.804 ns) = 6.227 ns; Loc. = LC_X4_Y3_N6; Fanout = 2; REG Node = 'CCdata[58]'
        Info: Total cell delay = 1.936 ns ( 31.09 % )
        Info: Total interconnect delay = 4.291 ns ( 68.91 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CBCLK" to destination register is 6.545 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
        Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X4_Y3_N6; Fanout = 2; REG Node = 'CCdata[58]'
        Info: Total cell delay = 2.050 ns ( 31.32 % )
        Info: Total interconnect delay = 4.495 ns ( 68.68 % )
Info: tco from clock "CBCLK" to destination pin "DLD" through register "DLD~reg0" is 11.221 ns
    Info: + Longest clock path from clock "CBCLK" to source register is 6.545 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
        Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X4_Y1_N2; Fanout = 2; REG Node = 'DLD~reg0'
        Info: Total cell delay = 2.050 ns ( 31.32 % )
        Info: Total interconnect delay = 4.495 ns ( 68.68 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N2; Fanout = 2; REG Node = 'DLD~reg0'
        Info: 2: + IC(1.978 ns) + CELL(2.322 ns) = 4.300 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'DLD'
        Info: Total cell delay = 2.322 ns ( 54.00 % )
        Info: Total interconnect delay = 1.978 ns ( 46.00 % )
Info: Longest tpd from source pin "PTT" to destination pin "RXOE2" is 8.527 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'PTT'
    Info: 2: + IC(2.551 ns) + CELL(0.200 ns) = 3.883 ns; Loc. = LC_X4_Y3_N2; Fanout = 4; COMB Node = 'RXOE1~0'
    Info: 3: + IC(2.322 ns) + CELL(2.322 ns) = 8.527 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'RXOE2'
    Info: Total cell delay = 3.654 ns ( 42.85 % )
    Info: Total interconnect delay = 4.873 ns ( 57.15 % )
Info: th for register "CC_state.01" (data pin = "CLRCLK", clock pin = "CBCLK") is 2.684 ns
    Info: + Longest clock path from clock "CBCLK" to destination register is 6.545 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_70; Fanout = 23; CLK Node = 'CBCLK'
        Info: 2: + IC(4.495 ns) + CELL(0.918 ns) = 6.545 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'CC_state.01'
        Info: Total cell delay = 2.050 ns ( 31.32 % )
        Info: Total interconnect delay = 4.495 ns ( 68.68 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.082 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_68; Fanout = 4; CLK Node = 'CLRCLK'
        Info: 2: + IC(1.889 ns) + CELL(1.061 ns) = 4.082 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'CC_state.01'
        Info: Total cell delay = 2.193 ns ( 53.72 % )
        Info: Total interconnect delay = 1.889 ns ( 46.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 119 megabytes
    Info: Processing ended: Sun Nov 16 20:29:39 2008
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


