@article{liptay68,
 author = {Liptay, J. S.},
 title = {Structural aspects of the System/360 Model 85: II the cache},
 journal = {IBM Syst. J.},
 issue_date = {March 1968},
 volume = {7},
 number = {1},
 month = mar,
 year = {1968},
 issn = {0018-8670},
 pages = {15--21},
 numpages = {7},
 url = {http://dx.doi.org/10.1147/sj.71.0015},
 doi = {10.1147/sj.71.0015},
 acmid = {1663413},
 publisher = {IBM Corp.},
 address = {Riverton, NJ, USA},
}

@inproceedings{Bienia:2008:PBS:1454115.1454128,
 author = {Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
 title = {The {PARSEC} benchmark suite: characterization and architectural implications},
 booktitle = {Proceedings of the 17th international conference on Parallel architectures and compilation techniques},
 series = {PACT '08},
 year = {2008},
 isbn = {978-1-60558-282-5},
 location = {Toronto, Ontario, Canada},
 pages = {72--81},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1454115.1454128},
 doi = {10.1145/1454115.1454128},
 acmid = {1454128},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {benchmark suite, multithreading, performance measurement, shared-memory computers},
} 

@inproceedings{Blackburn:2006:DBJ:1167473.1167488,
 author = {Blackburn, Stephen M. and Garner, Robin and Hoffmann, Chris and Khang, Asjad M. and McKinley, Kathryn S. and Bentzur, Rotem and Diwan, Amer and Feinberg, Daniel and Frampton, Daniel and Guyer, Samuel Z. and Hirzel, Martin and Hosking, Antony and Jump, Maria and Lee, Han and Moss, J. Eliot B. and Phansalkar, Aashish and Stefanovi\'{c}, Darko and VanDrunen, Thomas and von Dincklage, Daniel and Wiedermann, Ben},
 title = {The {D}a{C}apo benchmarks: java benchmarking development and analysis},
 booktitle = {Proceedings of the 21st annual ACM SIGPLAN conference on Object-oriented programming systems, languages, and applications},
 series = {OOPSLA '06},
 year = {2006},
 isbn = {1-59593-348-4},
 location = {Portland, Oregon, USA},
 pages = {169--190},
 numpages = {22},
 url = {http://doi.acm.org/10.1145/1167473.1167488},
 doi = {10.1145/1167473.1167488},
 acmid = {1167488},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {DaCapo, Java, SPEC, benchmark, methodology},
} 

@article{Llanos:2006:TOT:1228268.1228270,
 author = {Llanos, Diego R.},
 title = {{TPCC}-{UV}a: an open-source {TPC-C} implementation for global performance measurement of computer systems},
 journal = {SIGMOD Rec.},
 issue_date = {December 2006},
 volume = {35},
 number = {4},
 month = dec,
 year = {2006},
 issn = {0163-5808},
 pages = {6--15},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1228268.1228270},
 doi = {10.1145/1228268.1228270},
 acmid = {1228270},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {TPC, on-line transaction processing, performance measurement},
}

@inproceedings{Liu:2011:SPD:2048066.2048070,
 author = {Liu, Tongping and Berger, Emery D.},
 title = {{SHERIFF}: precise detection and automatic mitigation of false sharing},
 booktitle = {Proceedings of the 2011 ACM international conference on Object oriented programming systems languages and applications},
 series = {OOPSLA '11},
 year = {2011},
 isbn = {978-1-4503-0940-0},
 location = {Portland, Oregon, USA},
 pages = {3--18},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2048066.2048070},
 doi = {10.1145/2048066.2048070},
 acmid = {2048070},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {false sharing, multi-threaded},
} 

@patent{patent:DataCacheWayPrediction,
 title     = "Patent 20100049912 : {D}ata {C}ache {W}ay {P}rediction",
 number    = "20100049912",
 author    = "Mylavarapu, Ajit Karthik",
 year      = "2010",
 month     = "February",
 url       = "http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PG01&p=1&u=/netahtml/PTO/srchnum.html&r=1&f=G&l=50&s1=20100049912.PGNR."
}

@patent{patent:WayPredictionVirtualHint,
 title     = "Patent 7594079 : Data cache virtual hint way prediction, and applications thereof",
 number    = "7594079",
 author    = "Yu, Meng-Bing and Nangia, Era K. and Ni, Michael and Rajagopalan, Vidya",
 year      = "2009",
 month     = "September",
 url       = "http://patft.uspto.gov/netacgi/nph-Parser?Sect2=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/search-bool.html&r=1&f=G&l=50&d=PALL&RefSrch=yes&Query=PN/7594079"
}

@inproceedings{Kedzierski-ipdps-2010, 
	author = {Kedzierski, K. and Moreto, M. and Cazorla, F.J. and Valero, M.}, 
	booktitle = {Parallel Distributed Processing (IPDPS), 2010 IEEE International Symposium on}, title = {Adapting cache partitioning algorithms to pseudo-LRU replacement policies}, 
	year = {2010}, 
	month = {April},
	pages = {1-12}, 
	keywords = {Binary trees;Costs;Degradation;Hardware;Logic;Partitioning algorithms;Proposals;Quality of service;Sun;Throughput;cache storage;multiprocessing systems;quality of service;CMP processors;IBM;QoS;Sun Microsystems;binary tree;cache partitioning algorithms;complete partitioning system;hardware complexity;hardware techniques;least recently used replacement policy;not recently used;profiling logic;pseudo-LRU replacement policies;quality of service;CMP;Pseudo-LRU;Shared last level cache;}, 
	doi = {10.1109/IPDPS.2010.5470352}, 
	ISSN = {1530-2075},
}

@inproceedings{qureshi-isca-2007,
 author = {Qureshi, Moinuddin K. and Jaleel, Aamer and Patt, Yale N. and Steely, Simon C. and Emer, Joel},
 title = {Adaptive insertion policies for high performance caching},
 booktitle = {Proceedings of the 34th annual international symposium on Computer architecture},
 series = {ISCA '07},
 year = {2007},
 isbn = {978-1-59593-706-3},
 location = {San Diego, California, USA},
 pages = {381--391},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1250662.1250709},
 doi = {10.1145/1250662.1250709},
 acmid = {1250709},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {replacement, set dueling, set sampling, thrashing},
} 

@misc{manual:OpenSparcT1,
 title     = "Open{SPARC} {T}1 {P}rocessor {M}egacell {S}pecification",
 author    = "Sun Microsystems",
 year      = "2007",
 url       = "http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609.html"
}

@misc{manual:IntelProcessor,
 title     = "Intel Embedded Pentium Processor Family Dev. Manual",
 author    = "Intel Corporation",
 year      = "1998",
 pages 	   = {3-18},
 url       = "http://www.intel.com/design/intarch/manuals/273204.htm"
}

@inproceedings{Chilimbi-Hill-pldi-1999,
 author = {Chilimbi, Trishul M. and Hill, Mark D. and Larus, James R.},
 title = {Cache-conscious structure layout},
 booktitle = {Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation},
 series = {PLDI '99},
 year = {1999},
 isbn = {1-58113-094-5},
 location = {Atlanta, Georgia, USA},
 pages = {1--12},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/301618.301633},
 doi = {10.1145/301618.301633},
 acmid = {301633},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache-conscious allocation, cache-conscious data placement, cache-conscious reorganization, clustering, coloring},
} 

@article{kumar-isca-1998,
 author = {Kumar, Sanjeev and Wilkerson, Christopher},
 title = {Exploiting spatial locality in data caches using spatial footprints},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 1998},
 volume = {26},
 number = {3},
 month = apr,
 year = {1998},
 issn = {0163-5964},
 pages = {357--368},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/279361.279404},
 doi = {10.1145/279361.279404},
 acmid = {279404},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{pujara-hpca-2006, 
	author = {Pujara, P. and Aggarwal, A.}, 
	booktitle = {High-Performance Computer Architecture, 2006. The Twelfth International Symposium on}, title = {Increasing the cache efficiency by eliminating noise}, 
	year = {2006}, 
	month = {feb.}, 
	volume = {}, 
	number = {}, 
	pages = { 145 - 154}, 
	keywords = {Bandwidth;Energy consumption;Hardware;History;Noise level;Noise reduction;Prefetching; cache storage; power consumption; L1 data cache; bandwidth requirement; cache efficiency; cache miss rate; cache noise prediction; cache utilization; code-context predictor; energy consumption; noise elimination; spatial locality; subblocked cache; to-be-referenced data fetch;}, 
	doi = {10.1109/HPCA.2006.1598121}, 
	ISSN = {1530-0897},
}

@inproceedings{chen-hpca-2004,
 author = {Chen, Chi F. and Yang, Se-Hyun and Falsafi, Babak and Moshovos, Andreas},
 title = {Accurate and Complexity-Effective Spatial Pattern Prediction},
 booktitle = {Proceedings of the 10th International Symposium on High Performance Computer Architecture},
 series = {HPCA '04},
 year = {2004},
 isbn = {0-7695-2053-7},
 pages = {276--},
 url = {http://dx.doi.org/10.1109/HPCA.2004.10010},
 doi = {10.1109/HPCA.2004.10010},
 acmid = {1072476},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Qureshi:2007:LDIS,
 author = {Qureshi, Moinuddin K. and Suleman, M. Aater and Patt, Yale N.},
 title = {Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines},
 booktitle = {Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture},
 series = {HPCA '07},
 year = {2007},
 isbn = {1-4244-0804-0},
 pages = {250--259},
 numpages = {10},
 url = {http://dx.doi.org/10.1109/HPCA.2007.346202},
 doi = {10.1109/HPCA.2007.346202},
 acmid = {1318080},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Jouppi:1990:IDC:325164.325162,
 author = {Jouppi, Norman P.},
 title = {Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers},
 booktitle = {Proceedings of the 17th annual international symposium on Computer Architecture},
 series = {ISCA '90},
 year = {1990},
 isbn = {0-89791-366-3},
 location = {Seattle, Washington, USA},
 pages = {364--373},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/325164.325162},
 doi = {10.1145/325164.325162},
 acmid = {325162},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inbook{Rothman_Smith_2000, 
	title={Sector cache design and performance},
	ISBN={0-7695-0728-X},
	url={http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=876437’ escapeXml='false'/>},
	DOI={10.1109/MASCOT.2000.876437},
	booktitle={Proceedings 8th International Symposium on Modeling,
	Analysis and Simulation of Computer and Telecommunication Systems (Cat. No.PR00728)},
	publisher={IEEE Comput. Soc},
	author={Rothman,J .B. and Smith, A.J.},
	year={2000},
	pages={124–133}
}

@techreport{seznec:inria-00074588,
    hal_id = {inria-00074588},
    url = {http://hal.inria.fr/inria-00074588},
    title = {{Interleaved sectored caches: reconciling low tag volume and low miss ratio}},
    author = {Seznec, Andr{\'e}},
    language = {Anglais},
    affiliation = {CALCPAR - INRIA - IRISA},
    type = {Rapport de recherche},
    institution = {INRIA},
    number = {RR-2084},
    year = {1993},
    pdf = {http://hal.inria.fr/inria-00074588/PDF/RR-2084.pdf},
}

@inproceedings{Seznec-decoupled-sector-cache-isca,
	title={Decoupled sectored caches: conciliating low tag implementation cost and low miss ratio},
	ISBN={0-8186-5510-0},
	url={http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=288133’ escapeXml='false'/>},
	DOI={10.1109/ISCA.1994.288133},
	booktitle={Proceedings of 21 International Symposium on Computer Architecture},
	publisher={IEEE Comput. Soc. Press},
	author={Seznec,	A.},
	pages={384–393}
}

﻿@incollection{Lai-victim-sector,
   author = {Lai, Chunrong and Lu, Shih-Lien},
   affiliation = {Intel China Research Center, 8F, Raycom Infotech Park A, No.2 Kexueyuan South Road ZhongGuanCun, Haidian District, Beijing, China 100080},
   title = {Efficient Victim Mechanism on Sector Cache Organization},
   booktitle = {Advances in Computer Systems Architecture},
   series = {Lecture Notes in Computer Science},
   editor = {Yew, Pen-Chung and Xue, Jingling},
   publisher = {Springer Berlin / Heidelberg},
   isbn = {978-3-540-23003-8},
   keyword = {Computer Science},
   pages = {16-29},
   volume = {3189},
   year = {2004}
}

@inproceedings{Yoon_Jeong_Erez_2011, 
	place={New York, New York, USA}, 
	title={Adaptive granularity memory systems}, 
	volume={39}, 
	ISBN={9781450304726}, 
	url={http://dl.acm.org/citation.cfm?id=2000064.2000100}, 
	DOI={10.1145/2000064.2000100}, 
	number={3}, 
	booktitle={Proceeding of the 38th annual international symposium on Computer architecture - ISCA  ’11}, 
	publisher={ACM Press}, 
	author={Yoon, Doe Hyun and Jeong, Min Kyu and Erez, Mattan}, 
	year={2011}, 
	month={Jun}, 
	pages={295}
}

@INPROCEEDINGS{ yoon2012dgms,
    AUTHOR = { Doe Hyun Yoon and Min Kyu Jeong and Michael B. Sullivan and Mattan Erez },
    TITLE = { The Dynamic Granularity Memory System },
    BOOKTITLE = { Proceedings of the International Symposium on Computer Architecture (ISCA’12) },
    LOCATION = { Portland, Oregon },
    MONTH = { June },
    YEAR = { 2012 },
    MYCAT = { conference },
    PDF = { /dgms_isca2012.pdf },
}

@inproceedings{Hallnor_Reinhardt_2000, 
	place={New York, New York, USA}, 
	title={A fully associative software-managed cache design}, 
	volume={28}, 
	ISBN={1581132328}, 
	url={http://dl.acm.org/citation.cfm?id=339647.339660}, 
	DOI={10.1145/339647.339660}, 
	number={2}, 
	booktitle={Proceedings of the 27th annual international symposium on Computer architecture - ISCA  ’00}, 
	publisher={ACM Press}, 
	author={Hallnor, Erik G. and Reinhardt, Steven K.}, 
	year={2000}, 
	month={Jun}, 
	pages={107–116}
}

@ARTICLE{Pinnacle:2001, 
	author = {Tremaine, R.B. and Smith, T.B. and Wazlowski, M. and Har, D. and Kwok-Ken Mak and Arramreddy, S.}, 
	journal = {Micro, IEEE}, title = {Pinnacle: IBM MXT in a memory controller chip}, 
	year = {2001}, 
	month = {mar/apr}, 
	volume = {21}, 
	number = {2}, 
	pages = {56 -68}, 
	keywords = {Bridges;Computer architecture;Control systems;Costs;DRAM chips;Degradation;Delay;Memory architecture;Random access memory;System performance;integrated memory circuits;memory architecture;memory expansion boards;IBM MXT;Pinnacle;memory controller chip;single-chip memory controller;}, 
	doi = {10.1109/40.918003}, 
	ISSN = {0272-1732},
}

@TECHREPORT{Hallnor04acompressed,
    author = {Erik G. Hallnor and Steven K. Reinhardt},
    title = {A Compressed Memory Hierarchy Using an Indirect Index Cache},
    institution = {in Proc. 3rd workshop on Memory performance issues},
    year = {2004}
}

@inproceedings{Veidenbaum:1999:ACL:305138.305188,
 author = {Veidenbaum, Alexander V. and Tang, Weiyu and Gupta, Rajesh and Nicolau, Alexandru and Ji, Xiaomei},
 title = {Adapting cache line size to application behavior},
 booktitle = {Proceedings of the 13th international conference on Supercomputing},
 series = {ICS '99},
 year = {1999},
 isbn = {1-58113-164-X},
 location = {Rhodes, Greece},
 pages = {145--154},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/305138.305188},
 doi = {10.1145/305138.305188},
 acmid = {305188},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Dubnicki:1992:ABS:139669.139725,
 author = {Dubnicki, Czarek and LeBlanc, Thomas J.},
 title = {Adjustable block size coherent caches},
 booktitle = {Proceedings of the 19th annual international symposium on Computer architecture},
 series = {ISCA '92},
 year = {1992},
 isbn = {0-89791-509-7},
 location = {Queensland, Australia},
 pages = {170--180},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/139669.139725},
 doi = {10.1145/139669.139725},
 acmid = {139725},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Choi:2011:DRM:2120965.2121416,
 author = {Choi, Byn and Komuravelli, Rakesh and Sung, Hyojin and Smolinski, Robert and Honarmand, Nima and Adve, Sarita V. and Adve, Vikram S. and Carter, Nicholas P. and Chou, Ching-Tsun},
 title = {DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism},
 booktitle = {Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '11},
 year = {2011},
 isbn = {978-0-7695-4566-0},
 pages = {155--166},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/PACT.2011.21},
 doi = {10.1109/PACT.2011.21},
 acmid = {2121416},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{Watkins:2008:RCB:1505816.1505849,
 author = {Watkins, Matthew A. and Mckee, Sally A. and Schaelicke, Lambert},
 title = {Revisiting Cache Block Superloading},
 booktitle = {Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers},
 series = {HiPEAC '09},
 year = {2009},
 isbn = {978-3-540-92989-5},
 location = {Paphos, Cyprus},
 pages = {339--354},
 numpages = {16},
 url = {http://dx.doi.org/10.1007/978-3-540-92990-1_25},
 doi = {10.1007/978-3-540-92990-1_25},
 acmid = {1505849},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
} 

@phdthesis{AlameldeenPHD,
           title = {Using Compression to Improve Chip Multiprocessor Performance},
          author = {A. R. Alameldeen},
          school = {University of Wisconsin, Madison},
            year = {2006},
}

@article{Danowitz:2012:CDR:2133806.2133822,
 author = {Danowitz, Andrew and Kelley, Kyle and Mao, James and Stevenson, John P. and Horowitz, Mark},
 title = {CPU DB: recording microprocessor history},
 journal = {Commun. ACM},
 issue_date = {April 2012},
 volume = {55},
 number = {4},
 month = apr,
 year = {2012},
 issn = {0001-0782},
 pages = {55--63},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/2133806.2133822},
 doi = {10.1145/2133806.2133822},
 acmid = {2133822},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Muralimanohar:2007:ONO:1331699.1331704,
 author = {Muralimanohar, Naveen and Balasubramonian, Rajeev and Jouppi, Norm},
 title = {Optimizing {NUCA} {O}rganizations and {W}iring {A}lternatives for {L}arge {C}aches with {CACTI} 6.0},
 booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 40},
 year = {2007},
 isbn = {0-7695-3047-8},
 pages = {3--14},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2007.30},
 doi = {10.1109/MICRO.2007.30},
 acmid = {1331704},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@article{Loh:2012:SVL:2311639.2311823,
 author = {Loh, Gabriel and Hill, Mark D.},
 title = {Supporting {V}ery {L}arge {DRAM} {C}aches with {C}ompound-{A}ccess {S}cheduling and {M}iss{M}ap},
 journal = {IEEE Micro},
 issue_date = {May 2012},
 volume = {32},
 number = {3},
 month = may,
 year = {2012},
 issn = {0272-1732},
 pages = {70--78},
 numpages = {9},
 url = {http://dx.doi.org/10.1109/MM.2012.25},
 doi = {10.1109/MM.2012.25},
 acmid = {2311823},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {die stacking, caches, memory scheduling, MissMap, compound-access scheduling, DRAM},
}

@article{Martin:2005:MGE:1105734.1105747,
 author = {Martin, Milo M. K. and Sorin, Daniel J. and Beckmann, Bradford M. and Marty, Michael R. and Xu, Min and Alameldeen, Alaa R. and Moore, Kevin E. and Hill, Mark D. and Wood, David A.},
 title = {Multifacet's general execution-driven multiprocessor simulator ({GEMS}) toolset},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {November 2005},
 volume = {33},
 number = {4},
 month = nov,
 year = {2005},
 issn = {0163-5964},
 pages = {92--99},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/1105734.1105747},
 doi = {10.1145/1105734.1105747},
 acmid = {1105747},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Luk:2005:PBC:1065010.1065034,
 author = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi, Vijay Janapa and Hazelwood, Kim},
 title = {Pin: building customized program analysis tools with dynamic instrumentation},
 booktitle = {Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation},
 series = {PLDI '05},
 year = {2005},
 isbn = {1-59593-056-6},
 location = {Chicago, IL, USA},
 pages = {190--200},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1065010.1065034},
 doi = {10.1145/1065010.1065034},
 acmid = {1065034},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dynamic compilation, instrumentation, program analysis tools},
} 

@other{weti,
	author = {Albonesi, D. and Kodi, A. and Stojanovic V.},
	title = {{NSF} {W}orkshop on {E}merging {T}echnologies for {I}nterconnects ({WETI})},
	year = {2012}
}


@techreport{exascale,
	title = {{T}he {O}pportunities and {C}hallenges of {E}xascale {C}omputing},
	institution = {{US} Department of Energy},
	year = {2010}
}

@inproceedings{Gonzalez:1995:DCM:224538.224622,
 author = {Gonz\'{a}lez, Antonio and Aliagas, Carlos and Valero, Mateo},
 title = {A data cache with multiple caching strategies tuned to different types of locality},
 booktitle = {Proceedings of the 9th international conference on Supercomputing},
 series = {ICS '95},
 year = {1995},
 isbn = {0-89791-728-6},
 location = {Barcelona, Spain},
 pages = {338--347},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/224538.224622},
 doi = {10.1145/224538.224622},
 acmid = {224622},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@ARTICLE{power7, 
	author = {Kalla, R. and Sinharoy, B. and Starke, W.J. and Floyd, M.}, 
	journal = {Micro, IEEE}, 
	title = {Power7: {IBM}'s {N}ext-{G}eneration {S}erver {P}rocessor}, 
	year = {March-April}, 
	volume = {30}, 
	number = {2}, 
	pages = {7-15}, 
	keywords = {DRAM chips;cache storage;embedded systems;microprocessor chips;multi-threading;multiprocessing systems;balanced multicore design;eight-core processor;embedded-DRAM devices;memory interface;on-chip cache;power 7-IBM next-generation server processor;simultaneous-multithreading operation;Bandwidth;Buildings;Control systems;Multithreading;Packaging;Scalability;Sockets;Surface-mount technology;Throughput;Yarn;DDR3;IBM;Power7;PowerPC architecture;RAS;SMT operation;eDRAM;processor}, 
	doi = {10.1109/MM.2010.38}, 
	ISSN = {0272-1732},
}

@INPROCEEDINGS{Subblock_Coherence, 
	author = {Kadiyala, M. and Bhuyan, L.N.}, 
	booktitle = {Computer Design: VLSI in Computers and Processors, 1995. ICCD '95. Proceedings., 1995 IEEE International Conference on}, 
	title = {A dynamic cache sub-block design to reduce false sharing}, 
	year = {Oct}, 
	pages = {313-318}, 
	keywords = {cache storage;memory architecture;memory protocols;bus traffic;dynamic cache sub-block design;dynamic sub-block coherence protocol;false sharing;simulation results;Access protocols;Application software;Bridges;Computer science;Counting circuits;Delay;Hardware;Instruments;Traffic control}, 
	doi = {10.1109/ICCD.1995.528827}, 
	ISSN = {1063-6404},
}

@INPROCEEDINGS{minerva,
AUTHOR = "Jeffrey B. Rothman and Alan Jay Smith",
TITLE = "Minerva: An Adaptive Subblock Coherence Protocol for Improved SMP Performance",
BOOKTITLE = "ISHPC'02",
PAGES = {64-77},
YEAR = {2002}, 
}

@INPROCEEDINGS{protozoa,
AUTHOR = {Zhao, Hongzhou and Shriraman, Arrvindh and Kumar, Snehasish and Dwarkadas, Sandhya},
TITLE = {Protozoa : {A}daptive {G}ranularity {C}ache {C}oherence},
BOOKTITLE = {In proceedings of the {I}nternational {S}ymposium of {C}omputer {A}rchitecture},
YEAR = {2013}, 
}

@ARTICLE{prefetchers, 
author={Vander Wiel, S.P. and Lilja, D.J.}, 
journal={Computer}, title={When caches aren't enough: data prefetching techniques}, 
year={1997}, 
volume={30}, 
number={7}, 
pages={23-30}, 
keywords={cache storage;memory architecture;cache;data prefetching techniques;memory systems;memory-access latency;reference prediction tables;sequential hardware-initiated prefetching;software-initiated prefetching;Application software;Cache memory;DRAM chips;Delay;Fabrication;Hardware;Prefetching;Processor scheduling;Random access memory;Read-write memory}, 
doi={10.1109/2.596622}, 
ISSN={0018-9162},}