// GENERATED BY ISLE. DO NOT EDIT!
//
// Generated automatically from the instruction-selection DSL code in:
// - src/prelude.isle
// - src/prelude_lower.isle
// - src/isa/aarch64/inst.isle
// - src/isa/aarch64/inst_neon.isle
// - src/isa/aarch64/lower.isle
// - src/isa/aarch64/lower_dynamic_neon.isle
// - /home/sunny/.project/Ourochronos/target/release/build/cranelift-codegen-9e226b147df734cf/out/clif_lower.isle

use super::*; // Pulls in all external types.
use std::marker::PhantomData;

/// Context during lowering: an implementation of this trait
/// must be provided with all external constructors and extractors.
/// A mutable borrow is passed along through all lowering logic.
pub trait Context {
    fn unit(&mut self) -> Unit;
    fn value_type(&mut self, arg0: Value) -> Type;
    fn u32_nonnegative(&mut self, arg0: u32) -> Option<u32>;
    fn offset32(&mut self, arg0: Offset32) -> i32;
    fn u32_lteq(&mut self, arg0: u32, arg1: u32) -> Option<Unit>;
    fn u8_lteq(&mut self, arg0: u8, arg1: u8) -> Option<Unit>;
    fn u8_lt(&mut self, arg0: u8, arg1: u8) -> Option<Unit>;
    fn u8_as_i8(&mut self, arg0: u8) -> i8;
    fn u8_as_u32(&mut self, arg0: u8) -> u32;
    fn u8_as_u64(&mut self, arg0: u8) -> u64;
    fn u16_as_i16(&mut self, arg0: u16) -> i16;
    fn u16_as_u32(&mut self, arg0: u16) -> u32;
    fn u16_as_u64(&mut self, arg0: u16) -> u64;
    fn u64_as_u8(&mut self, arg0: u64) -> u8;
    fn u64_as_u16(&mut self, arg0: u64) -> u16;
    fn u64_as_i64(&mut self, arg0: u64) -> i64;
    fn u16_try_from_u64(&mut self, arg0: u64) -> Option<u16>;
    fn u32_try_from_u64(&mut self, arg0: u64) -> Option<u32>;
    fn i8_try_from_u64(&mut self, arg0: u64) -> Option<i8>;
    fn i16_try_from_u64(&mut self, arg0: u64) -> Option<i16>;
    fn i32_try_from_u64(&mut self, arg0: u64) -> Option<i32>;
    fn u32_as_u64(&mut self, arg0: u32) -> u64;
    fn i32_as_i64(&mut self, arg0: i32) -> i64;
    fn i64_as_u64(&mut self, arg0: i64) -> u64;
    fn i64_neg(&mut self, arg0: i64) -> i64;
    fn i8_neg(&mut self, arg0: i8) -> i8;
    fn u128_as_u64(&mut self, arg0: u128) -> Option<u64>;
    fn u64_as_u32(&mut self, arg0: u64) -> Option<u32>;
    fn u32_as_u16(&mut self, arg0: u32) -> Option<u16>;
    fn u64_as_i32(&mut self, arg0: u64) -> i32;
    fn u8_and(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_shl(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_shr(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_sub(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u32_add(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_sub(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_and(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_shl(&mut self, arg0: u32, arg1: u32) -> u32;
    fn s32_add_fallible(&mut self, arg0: i32, arg1: i32) -> Option<i32>;
    fn u64_add(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_sub(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_mul(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_sdiv(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_udiv(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_and(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_or(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_xor(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_shl(&mut self, arg0: u64, arg1: u64) -> u64;
    fn imm64_shl(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn imm64_ushr(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn imm64_sshr(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn u64_not(&mut self, arg0: u64) -> u64;
    fn u64_eq(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_le(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_lt(&mut self, arg0: u64, arg1: u64) -> bool;
    fn i64_shr(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_ctz(&mut self, arg0: i64) -> i64;
    fn i64_sextend_u64(&mut self, arg0: Type, arg1: u64) -> i64;
    fn i64_sextend_imm64(&mut self, arg0: Type, arg1: Imm64) -> i64;
    fn u64_uextend_imm64(&mut self, arg0: Type, arg1: Imm64) -> u64;
    fn imm64_icmp(&mut self, arg0: Type, arg1: &IntCC, arg2: Imm64, arg3: Imm64) -> Imm64;
    fn u64_is_zero(&mut self, arg0: u64) -> bool;
    fn i64_is_zero(&mut self, arg0: i64) -> bool;
    fn u64_is_odd(&mut self, arg0: u64) -> bool;
    fn u128_replicated_u64(&mut self, arg0: u128) -> Option<u64>;
    fn u64_replicated_u32(&mut self, arg0: u64) -> Option<u64>;
    fn u32_replicated_u16(&mut self, arg0: u64) -> Option<u64>;
    fn u16_replicated_u8(&mut self, arg0: u64) -> Option<u8>;
    fn f16_min(&mut self, arg0: Ieee16, arg1: Ieee16) -> Option<Ieee16>;
    fn f16_max(&mut self, arg0: Ieee16, arg1: Ieee16) -> Option<Ieee16>;
    fn f16_neg(&mut self, arg0: Ieee16) -> Ieee16;
    fn f16_abs(&mut self, arg0: Ieee16) -> Ieee16;
    fn f16_copysign(&mut self, arg0: Ieee16, arg1: Ieee16) -> Ieee16;
    fn f32_add(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_sub(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_mul(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_div(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_sqrt(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_ceil(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_floor(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_trunc(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_nearest(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_min(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_max(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_neg(&mut self, arg0: Ieee32) -> Ieee32;
    fn f32_abs(&mut self, arg0: Ieee32) -> Ieee32;
    fn f32_copysign(&mut self, arg0: Ieee32, arg1: Ieee32) -> Ieee32;
    fn f64_add(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_sub(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_mul(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_div(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_sqrt(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_ceil(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_floor(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_trunc(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_nearest(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_min(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_max(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_neg(&mut self, arg0: Ieee64) -> Ieee64;
    fn f64_abs(&mut self, arg0: Ieee64) -> Ieee64;
    fn f64_copysign(&mut self, arg0: Ieee64, arg1: Ieee64) -> Ieee64;
    fn f128_min(&mut self, arg0: Ieee128, arg1: Ieee128) -> Option<Ieee128>;
    fn f128_max(&mut self, arg0: Ieee128, arg1: Ieee128) -> Option<Ieee128>;
    fn f128_neg(&mut self, arg0: Ieee128) -> Ieee128;
    fn f128_abs(&mut self, arg0: Ieee128) -> Ieee128;
    fn f128_copysign(&mut self, arg0: Ieee128, arg1: Ieee128) -> Ieee128;
    fn ty_umin(&mut self, arg0: Type) -> u64;
    fn ty_umax(&mut self, arg0: Type) -> u64;
    fn ty_smin(&mut self, arg0: Type) -> u64;
    fn ty_smax(&mut self, arg0: Type) -> u64;
    fn ty_bits(&mut self, arg0: Type) -> u8;
    fn ty_bits_u16(&mut self, arg0: Type) -> u16;
    fn ty_bits_u64(&mut self, arg0: Type) -> u64;
    fn ty_mask(&mut self, arg0: Type) -> u64;
    fn ty_lane_mask(&mut self, arg0: Type) -> u64;
    fn ty_lane_count(&mut self, arg0: Type) -> u64;
    fn ty_bytes(&mut self, arg0: Type) -> u16;
    fn lane_type(&mut self, arg0: Type) -> Type;
    fn ty_half_lanes(&mut self, arg0: Type) -> Option<Type>;
    fn ty_half_width(&mut self, arg0: Type) -> Option<Type>;
    fn ty_equal(&mut self, arg0: Type, arg1: Type) -> bool;
    fn mem_flags_trusted(&mut self) -> MemFlags;
    fn intcc_swap_args(&mut self, arg0: &IntCC) -> IntCC;
    fn intcc_complement(&mut self, arg0: &IntCC) -> IntCC;
    fn intcc_without_eq(&mut self, arg0: &IntCC) -> IntCC;
    fn floatcc_swap_args(&mut self, arg0: &FloatCC) -> FloatCC;
    fn floatcc_complement(&mut self, arg0: &FloatCC) -> FloatCC;
    fn floatcc_unordered(&mut self, arg0: &FloatCC) -> bool;
    fn fits_in_16(&mut self, arg0: Type) -> Option<Type>;
    fn fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn lane_fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn fits_in_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_32(&mut self, arg0: Type) -> Option<Type>;
    fn ty_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_scalar_64_extract(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_scalar_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_32_or_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_8_or_16(&mut self, arg0: Type) -> Option<Type>;
    fn ty_16_or_32(&mut self, arg0: Type) -> Option<Type>;
    fn int_fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_16_to_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_scalar(&mut self, arg0: Type) -> Option<Type>;
    fn ty_scalar_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_float_or_vec(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vector_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vector_not_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64_ctor(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec128(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn_vec64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn_vec128(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec128_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_addr64(&mut self, arg0: Type) -> Option<Type>;
    fn not_vec32x2(&mut self, arg0: Type) -> Option<Type>;
    fn not_i64x2(&mut self, arg0: Type) -> Option<()>;
    fn u8_from_uimm8(&mut self, arg0: Uimm8) -> u8;
    fn u64_from_bool(&mut self, arg0: bool) -> u64;
    fn u64_from_imm64(&mut self, arg0: Imm64) -> u64;
    fn nonzero_u64_from_imm64(&mut self, arg0: Imm64) -> Option<u64>;
    fn imm64_power_of_two(&mut self, arg0: Imm64) -> Option<u64>;
    fn imm64(&mut self, arg0: u64) -> Imm64;
    fn imm64_masked(&mut self, arg0: Type, arg1: u64) -> Imm64;
    fn u16_from_ieee16(&mut self, arg0: Ieee16) -> u16;
    fn u32_from_ieee32(&mut self, arg0: Ieee32) -> u32;
    fn u64_from_ieee64(&mut self, arg0: Ieee64) -> u64;
    fn multi_lane(&mut self, arg0: Type) -> Option<(u32, u32)>;
    fn dynamic_lane(&mut self, arg0: Type) -> Option<(u32, u32)>;
    fn ty_dyn64_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn128_int(&mut self, arg0: Type) -> Option<Type>;
    fn offset32_to_i32(&mut self, arg0: Offset32) -> i32;
    fn i32_to_offset32(&mut self, arg0: i32) -> Offset32;
    fn intcc_unsigned(&mut self, arg0: &IntCC) -> IntCC;
    fn signed_cond_code(&mut self, arg0: &IntCC) -> Option<IntCC>;
    fn trap_code_division_by_zero(&mut self) -> TrapCode;
    fn trap_code_integer_overflow(&mut self) -> TrapCode;
    fn trap_code_bad_conversion_to_integer(&mut self) -> TrapCode;
    fn range(&mut self, arg0: usize, arg1: usize) -> Range;
    fn range_view(&mut self, arg0: Range) -> RangeView;
    fn value_reg(&mut self, arg0: Reg) -> ValueRegs;
    fn writable_value_reg(&mut self, arg0: WritableReg) -> WritableValueRegs;
    fn value_regs(&mut self, arg0: Reg, arg1: Reg) -> ValueRegs;
    fn writable_value_regs(&mut self, arg0: WritableReg, arg1: WritableReg) -> WritableValueRegs;
    fn value_regs_invalid(&mut self) -> ValueRegs;
    fn output_none(&mut self) -> InstOutput;
    fn output(&mut self, arg0: ValueRegs) -> InstOutput;
    fn output_pair(&mut self, arg0: ValueRegs, arg1: ValueRegs) -> InstOutput;
    fn output_builder_new(&mut self) -> InstOutputBuilder;
    fn output_builder_push(&mut self, arg0: &InstOutputBuilder, arg1: ValueRegs) -> Unit;
    fn output_builder_finish(&mut self, arg0: &InstOutputBuilder) -> InstOutput;
    fn temp_writable_reg(&mut self, arg0: Type) -> WritableReg;
    fn is_valid_reg(&mut self, arg0: Reg) -> bool;
    fn invalid_reg(&mut self) -> Reg;
    fn mark_value_used(&mut self, arg0: Value) -> Unit;
    fn put_in_reg(&mut self, arg0: Value) -> Reg;
    fn put_in_regs(&mut self, arg0: Value) -> ValueRegs;
    fn ensure_in_vreg(&mut self, arg0: Reg, arg1: Type) -> Reg;
    fn value_regs_get(&mut self, arg0: ValueRegs, arg1: usize) -> Reg;
    fn value_regs_len(&mut self, arg0: ValueRegs) -> usize;
    fn preg_to_reg(&mut self, arg0: PReg) -> Reg;
    fn add_range_fact(&mut self, arg0: Reg, arg1: u16, arg2: u64, arg3: u64) -> Reg;
    fn single_target(&mut self, arg0: &MachLabelSlice) -> Option<MachLabel>;
    fn two_targets(&mut self, arg0: &MachLabelSlice) -> Option<(MachLabel, MachLabel)>;
    fn jump_table_targets(&mut self, arg0: &MachLabelSlice)
        -> Option<(MachLabel, BoxVecMachLabel)>;
    fn jump_table_size(&mut self, arg0: &BoxVecMachLabel) -> u32;
    fn value_list_slice(&mut self, arg0: ValueList) -> ValueSlice;
    fn value_slice_empty(&mut self, arg0: ValueSlice) -> Option<()>;
    fn value_slice_unwrap(&mut self, arg0: ValueSlice) -> Option<(Value, ValueSlice)>;
    fn value_slice_len(&mut self, arg0: ValueSlice) -> usize;
    fn value_slice_get(&mut self, arg0: ValueSlice, arg1: usize) -> Value;
    fn writable_reg_to_reg(&mut self, arg0: WritableReg) -> Reg;
    fn inst_results(&mut self, arg0: Inst) -> ValueSlice;
    fn first_result(&mut self, arg0: Inst) -> Option<Value>;
    fn inst_data(&mut self, arg0: Inst) -> InstructionData;
    fn def_inst(&mut self, arg0: Value) -> Option<Inst>;
    fn i32_from_iconst(&mut self, arg0: Value) -> Option<i32>;
    fn i64_from_iconst(&mut self, arg0: Value) -> Option<i64>;
    fn zero_value(&mut self, arg0: Value) -> Option<Value>;
    fn is_sinkable_inst(&mut self, arg0: Value) -> Option<Inst>;
    fn maybe_uextend(&mut self, arg0: Value) -> Option<Value>;
    fn uimm8(&mut self, arg0: Imm64) -> Option<u8>;
    fn emit(&mut self, arg0: &MInst) -> Unit;
    fn sink_inst(&mut self, arg0: Inst) -> Unit;
    fn emit_u64_le_const(&mut self, arg0: u64) -> VCodeConstant;
    fn emit_u128_le_const(&mut self, arg0: u128) -> VCodeConstant;
    fn const_to_vconst(&mut self, arg0: Constant) -> VCodeConstant;
    fn tls_model(&mut self, arg0: Type) -> TlsModel;
    fn tls_model_is_elf_gd(&mut self) -> Option<Unit>;
    fn tls_model_is_macho(&mut self) -> Option<Unit>;
    fn tls_model_is_coff(&mut self) -> Option<Unit>;
    fn preserve_frame_pointers(&mut self) -> Option<Unit>;
    fn stack_switch_model(&mut self) -> Option<StackSwitchModel>;
    fn box_external_name(&mut self, arg0: ExternalName) -> BoxExternalName;
    fn func_ref_data(&mut self, arg0: FuncRef) -> (SigRef, ExternalName, RelocDistance);
    fn symbol_value_data(
        &mut self,
        arg0: GlobalValue,
    ) -> Option<(ExternalName, RelocDistance, i64)>;
    fn reloc_distance_near(&mut self, arg0: RelocDistance) -> Option<()>;
    fn vec_mask_from_immediate(&mut self, arg0: Immediate) -> Option<VecMask>;
    fn u128_from_immediate(&mut self, arg0: Immediate) -> Option<u128>;
    fn vconst_from_immediate(&mut self, arg0: Immediate) -> Option<VCodeConstant>;
    fn u128_from_constant(&mut self, arg0: Constant) -> Option<u128>;
    fn u64_from_constant(&mut self, arg0: Constant) -> Option<u64>;
    fn shuffle64_from_imm(&mut self, arg0: Immediate) -> Option<(u8, u8)>;
    fn shuffle32_from_imm(&mut self, arg0: Immediate) -> Option<(u8, u8, u8, u8)>;
    fn shuffle16_from_imm(&mut self, arg0: Immediate) -> Option<(u8, u8, u8, u8, u8, u8, u8, u8)>;
    fn only_writable_reg(&mut self, arg0: WritableValueRegs) -> Option<WritableReg>;
    fn writable_regs_get(&mut self, arg0: WritableValueRegs, arg1: usize) -> WritableReg;
    fn abi_num_args(&mut self, arg0: Sig) -> usize;
    fn abi_get_arg(&mut self, arg0: Sig, arg1: usize) -> ABIArg;
    fn abi_num_rets(&mut self, arg0: Sig) -> usize;
    fn abi_get_ret(&mut self, arg0: Sig, arg1: usize) -> ABIArg;
    fn abi_ret_arg(&mut self, arg0: Sig) -> Option<ABIArg>;
    fn abi_no_ret_arg(&mut self, arg0: Sig) -> Option<()>;
    fn abi_sized_stack_arg_space(&mut self, arg0: Sig) -> i64;
    fn abi_sized_stack_ret_space(&mut self, arg0: Sig) -> i64;
    fn abi_unwrap_ret_area_ptr(&mut self) -> Reg;
    fn abi_stackslot_addr(&mut self, arg0: WritableReg, arg1: StackSlot, arg2: Offset32) -> MInst;
    fn abi_dynamic_stackslot_addr(&mut self, arg0: WritableReg, arg1: DynamicStackSlot) -> MInst;
    fn abi_arg_only_slot(&mut self, arg0: &ABIArg) -> Option<ABIArgSlot>;
    fn abi_arg_struct_pointer(&mut self, arg0: &ABIArg) -> Option<(ABIArgSlot, i64, u64)>;
    fn abi_arg_implicit_pointer(&mut self, arg0: &ABIArg) -> Option<(ABIArgSlot, i64, Type)>;
    fn real_reg_to_reg(&mut self, arg0: RealReg) -> Reg;
    fn real_reg_to_writable_reg(&mut self, arg0: RealReg) -> WritableReg;
    fn gen_move(&mut self, arg0: Type, arg1: WritableReg, arg2: Reg) -> MInst;
    fn gen_return(&mut self, arg0: ValueSlice) -> Unit;
    fn gen_return_call(
        &mut self,
        arg0: SigRef,
        arg1: ExternalName,
        arg2: RelocDistance,
        arg3: ValueSlice,
    ) -> InstOutput;
    fn gen_return_call_indirect(
        &mut self,
        arg0: SigRef,
        arg1: Value,
        arg2: ValueSlice,
    ) -> InstOutput;
    fn safe_divisor_from_imm64(&mut self, arg0: Type, arg1: Imm64) -> Option<u64>;
    fn sign_return_address_disabled(&mut self) -> Option<Unit>;
    fn use_lse(&mut self, arg0: Inst) -> Option<()>;
    fn use_fp16(&mut self) -> bool;
    fn move_wide_const_from_u64(&mut self, arg0: Type, arg1: u64) -> Option<MoveWideConst>;
    fn move_wide_const_from_inverted_u64(&mut self, arg0: Type, arg1: u64)
        -> Option<MoveWideConst>;
    fn imm_logic_from_u64(&mut self, arg0: Type, arg1: u64) -> Option<ImmLogic>;
    fn imm_size_from_type(&mut self, arg0: Type) -> Option<u16>;
    fn imm_logic_from_imm64(&mut self, arg0: Type, arg1: Imm64) -> Option<ImmLogic>;
    fn imm_shift_from_imm64(&mut self, arg0: Type, arg1: Imm64) -> Option<ImmShift>;
    fn imm_shift_from_u8(&mut self, arg0: u8) -> ImmShift;
    fn imm12_from_u64(&mut self, arg0: u64) -> Option<Imm12>;
    fn u8_into_uimm5(&mut self, arg0: u8) -> UImm5;
    fn u8_into_imm12(&mut self, arg0: u8) -> Imm12;
    fn u64_into_imm_logic(&mut self, arg0: Type, arg1: u64) -> ImmLogic;
    fn branch_target(&mut self, arg0: MachLabel) -> BranchTarget;
    fn targets_jt_space(&mut self, arg0: &BoxVecMachLabel) -> CodeOffset;
    fn min_fp_value(&mut self, arg0: bool, arg1: u8, arg2: u8) -> Reg;
    fn max_fp_value(&mut self, arg0: bool, arg1: u8, arg2: u8) -> Reg;
    fn fpu_op_ri_ushr(&mut self, arg0: u8, arg1: u8) -> FPUOpRI;
    fn fpu_op_ri_sli(&mut self, arg0: u8, arg1: u8) -> FPUOpRIMod;
    fn lshr_from_u64(&mut self, arg0: Type, arg1: u64) -> Option<ShiftOpAndAmt>;
    fn lshl_from_imm64(&mut self, arg0: Type, arg1: Imm64) -> Option<ShiftOpAndAmt>;
    fn lshl_from_u64(&mut self, arg0: Type, arg1: u64) -> Option<ShiftOpAndAmt>;
    fn ashr_from_u64(&mut self, arg0: Type, arg1: u64) -> Option<ShiftOpAndAmt>;
    fn integral_ty(&mut self, arg0: Type) -> Option<Type>;
    fn valid_atomic_transaction(&mut self, arg0: Type) -> Option<Type>;
    fn is_zero_simm9(&mut self, arg0: &SImm9) -> Option<Unit>;
    fn is_zero_uimm12(&mut self, arg0: &UImm12Scaled) -> Option<Unit>;
    fn extended_value_from_value(&mut self, arg0: Value) -> Option<ExtendedValue>;
    fn put_extended_in_reg(&mut self, arg0: &ExtendedValue) -> Reg;
    fn get_extended_op(&mut self, arg0: &ExtendedValue) -> ExtendOp;
    fn nzcv(&mut self, arg0: bool, arg1: bool, arg2: bool, arg3: bool) -> NZCV;
    fn cond_br_zero(&mut self, arg0: Reg) -> CondBrKind;
    fn cond_br_not_zero(&mut self, arg0: Reg) -> CondBrKind;
    fn cond_br_cond(&mut self, arg0: &Cond) -> CondBrKind;
    fn zero_reg(&mut self) -> Reg;
    fn fp_reg(&mut self) -> Reg;
    fn stack_reg(&mut self) -> Reg;
    fn writable_link_reg(&mut self) -> WritableReg;
    fn writable_zero_reg(&mut self) -> WritableReg;
    fn load_constant64_full(&mut self, arg0: Type, arg1: &ImmExtend, arg2: u64) -> Reg;
    fn simm7_scaled_from_i64(&mut self, arg0: i64, arg1: Type) -> Option<SImm7Scaled>;
    fn uimm12_scaled_from_i64(&mut self, arg0: i64, arg1: Type) -> Option<UImm12Scaled>;
    fn simm9_from_i64(&mut self, arg0: i64) -> Option<SImm9>;
    fn u64_low32_bits_unset(&mut self, arg0: u64) -> Option<u64>;
    fn fp_cond_code(&mut self, arg0: &FloatCC) -> Cond;
    fn cond_code(&mut self, arg0: &IntCC) -> Cond;
    fn invert_cond(&mut self, arg0: &Cond) -> Cond;
    fn float_cc_cmp_zero_to_vec_misc_op(&mut self, arg0: &FloatCC) -> VecMisc2;
    fn float_cc_cmp_zero_to_vec_misc_op_swap(&mut self, arg0: &FloatCC) -> VecMisc2;
    fn fcmp_zero_cond(&mut self, arg0: &FloatCC) -> Option<FloatCC>;
    fn fcmp_zero_cond_not_eq(&mut self, arg0: &FloatCC) -> Option<FloatCC>;
    fn int_cc_cmp_zero_to_vec_misc_op(&mut self, arg0: &IntCC) -> VecMisc2;
    fn int_cc_cmp_zero_to_vec_misc_op_swap(&mut self, arg0: &IntCC) -> VecMisc2;
    fn icmp_zero_cond(&mut self, arg0: &IntCC) -> Option<IntCC>;
    fn icmp_zero_cond_not_eq(&mut self, arg0: &IntCC) -> Option<IntCC>;
    fn preg_sp(&mut self) -> PReg;
    fn preg_fp(&mut self) -> PReg;
    fn preg_link(&mut self) -> PReg;
    fn preg_pinned(&mut self) -> PReg;
    fn gen_call(
        &mut self,
        arg0: SigRef,
        arg1: ExternalName,
        arg2: RelocDistance,
        arg3: ValueSlice,
    ) -> InstOutput;
    fn gen_call_indirect(&mut self, arg0: SigRef, arg1: Value, arg2: ValueSlice) -> InstOutput;
    fn asimd_mov_mod_imm_zero(&mut self, arg0: &ScalarSize) -> ASIMDMovModImm;
    fn asimd_mov_mod_imm_from_u64(
        &mut self,
        arg0: u64,
        arg1: &ScalarSize,
    ) -> Option<ASIMDMovModImm>;
    fn asimd_fp_mod_imm_from_u64(&mut self, arg0: u64, arg1: &ScalarSize) -> Option<ASIMDFPModImm>;
    fn shuffle_dup8_from_imm(&mut self, arg0: Immediate) -> Option<u8>;
    fn shuffle_dup16_from_imm(&mut self, arg0: Immediate) -> Option<u8>;
    fn shuffle_dup32_from_imm(&mut self, arg0: Immediate) -> Option<u8>;
    fn shuffle_dup64_from_imm(&mut self, arg0: Immediate) -> Option<u8>;
    fn vec_extract_imm4_from_immediate(&mut self, arg0: Immediate) -> Option<u8>;
    fn shift_masked_imm(&mut self, arg0: Type, arg1: u64) -> u8;
    fn shift_mask(&mut self, arg0: Type) -> ImmLogic;
    fn negate_imm_shift(&mut self, arg0: Type, arg1: ImmShift) -> ImmShift;
    fn rotr_mask(&mut self, arg0: Type) -> ImmLogic;
    fn rotr_opposite_amount(&mut self, arg0: Type, arg1: ImmShift) -> ImmShift;
    fn test_and_compare_bit_const(&mut self, arg0: Type, arg1: u64) -> Option<u8>;
    fn unpack_value_array_2(&mut self, arg0: &ValueArray2) -> (Value, Value);
    fn pack_value_array_2(&mut self, arg0: Value, arg1: Value) -> ValueArray2;
    fn unpack_value_array_3(&mut self, arg0: &ValueArray3) -> (Value, Value, Value);
    fn pack_value_array_3(&mut self, arg0: Value, arg1: Value, arg2: Value) -> ValueArray3;
    fn unpack_block_array_2(&mut self, arg0: &BlockArray2) -> (BlockCall, BlockCall);
    fn pack_block_array_2(&mut self, arg0: BlockCall, arg1: BlockCall) -> BlockArray2;
}

pub trait ContextIter {
    type Context;
    type Output;
    fn next(&mut self, ctx: &mut Self::Context) -> Option<Self::Output>;
    fn size_hint(&self) -> (usize, Option<usize>) {
        (0, None)
    }
}

pub trait IntoContextIter {
    type Context;
    type Output;
    type IntoIter: ContextIter<Context = Self::Context, Output = Self::Output>;
    fn into_context_iter(self) -> Self::IntoIter;
}

pub trait Length {
    fn len(&self) -> usize;
}

impl<T> Length for std::vec::Vec<T> {
    fn len(&self) -> usize {
        std::vec::Vec::len(self)
    }
}

pub struct ContextIterWrapper<I, C> {
    iter: I,
    _ctx: std::marker::PhantomData<C>,
}
impl<I: Default, C> Default for ContextIterWrapper<I, C> {
    fn default() -> Self {
        ContextIterWrapper {
            iter: I::default(),
            _ctx: std::marker::PhantomData,
        }
    }
}
impl<I, C> std::ops::Deref for ContextIterWrapper<I, C> {
    type Target = I;
    fn deref(&self) -> &I {
        &self.iter
    }
}
impl<I, C> std::ops::DerefMut for ContextIterWrapper<I, C> {
    fn deref_mut(&mut self) -> &mut I {
        &mut self.iter
    }
}
impl<I: Iterator, C: Context> From<I> for ContextIterWrapper<I, C> {
    fn from(iter: I) -> Self {
        Self {
            iter,
            _ctx: std::marker::PhantomData,
        }
    }
}
impl<I: Iterator, C: Context> ContextIter for ContextIterWrapper<I, C> {
    type Context = C;
    type Output = I::Item;
    fn next(&mut self, _ctx: &mut Self::Context) -> Option<Self::Output> {
        self.iter.next()
    }
    fn size_hint(&self) -> (usize, Option<usize>) {
        self.iter.size_hint()
    }
}
impl<I: IntoIterator, C: Context> IntoContextIter for ContextIterWrapper<I, C> {
    type Context = C;
    type Output = I::Item;
    type IntoIter = ContextIterWrapper<I::IntoIter, C>;
    fn into_context_iter(self) -> Self::IntoIter {
        ContextIterWrapper {
            iter: self.iter.into_iter(),
            _ctx: std::marker::PhantomData,
        }
    }
}
impl<T, E: Extend<T>, C> Extend<T> for ContextIterWrapper<E, C> {
    fn extend<I: IntoIterator<Item = T>>(&mut self, iter: I) {
        self.iter.extend(iter);
    }
}
impl<L: Length, C> Length for ContextIterWrapper<L, C> {
    fn len(&self) -> usize {
        self.iter.len()
    }
}

/// Internal type MultiReg: defined at src/prelude_lower.isle line 20.
#[derive(Clone, Debug)]
pub enum MultiReg {
    Empty,
    One { a: Reg },
    Two { a: Reg, b: Reg },
    Three { a: Reg, b: Reg, c: Reg },
    Four { a: Reg, b: Reg, c: Reg, d: Reg },
}

/// Internal type SideEffectNoResult: defined at src/prelude_lower.isle line 353.
#[derive(Clone, Debug)]
pub enum SideEffectNoResult {
    Inst {
        inst: MInst,
    },
    Inst2 {
        inst1: MInst,
        inst2: MInst,
    },
    Inst3 {
        inst1: MInst,
        inst2: MInst,
        inst3: MInst,
    },
}

/// Internal type ProducesFlags: defined at src/prelude_lower.isle line 395.
#[derive(Clone, Debug)]
pub enum ProducesFlags {
    AlreadyExistingFlags,
    ProducesFlagsSideEffect { inst: MInst },
    ProducesFlagsTwiceSideEffect { inst1: MInst, inst2: MInst },
    ProducesFlagsReturnsReg { inst: MInst, result: Reg },
    ProducesFlagsReturnsResultWithConsumer { inst: MInst, result: Reg },
}

/// Internal type ConsumesAndProducesFlags: defined at src/prelude_lower.isle line 414.
#[derive(Clone, Debug)]
pub enum ConsumesAndProducesFlags {
    SideEffect { inst: MInst },
    ReturnsReg { inst: MInst, result: Reg },
}

/// Internal type ConsumesFlags: defined at src/prelude_lower.isle line 422.
#[derive(Clone, Debug)]
pub enum ConsumesFlags {
    ConsumesFlagsSideEffect {
        inst: MInst,
    },
    ConsumesFlagsSideEffect2 {
        inst1: MInst,
        inst2: MInst,
    },
    ConsumesFlagsReturnsResultWithProducer {
        inst: MInst,
        result: Reg,
    },
    ConsumesFlagsReturnsReg {
        inst: MInst,
        result: Reg,
    },
    ConsumesFlagsTwiceReturnsValueRegs {
        inst1: MInst,
        inst2: MInst,
        result: ValueRegs,
    },
    ConsumesFlagsFourTimesReturnsValueRegs {
        inst1: MInst,
        inst2: MInst,
        inst3: MInst,
        inst4: MInst,
        result: ValueRegs,
    },
}

/// Internal type MInst: defined at src/isa/aarch64/inst.isle line 1.
#[derive(Clone, Debug)]
pub enum MInst {
    Nop0,
    Nop4,
    AluRRR {
        alu_op: ALUOp,
        size: OperandSize,
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
    },
    AluRRRR {
        alu_op: ALUOp3,
        size: OperandSize,
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        ra: Reg,
    },
    AluRRImm12 {
        alu_op: ALUOp,
        size: OperandSize,
        rd: WritableReg,
        rn: Reg,
        imm12: Imm12,
    },
    AluRRImmLogic {
        alu_op: ALUOp,
        size: OperandSize,
        rd: WritableReg,
        rn: Reg,
        imml: ImmLogic,
    },
    AluRRImmShift {
        alu_op: ALUOp,
        size: OperandSize,
        rd: WritableReg,
        rn: Reg,
        immshift: ImmShift,
    },
    AluRRRShift {
        alu_op: ALUOp,
        size: OperandSize,
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        shiftop: ShiftOpAndAmt,
    },
    AluRRRExtend {
        alu_op: ALUOp,
        size: OperandSize,
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        extendop: ExtendOp,
    },
    BitRR {
        op: BitOp,
        size: OperandSize,
        rd: WritableReg,
        rn: Reg,
    },
    ULoad8 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    SLoad8 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    ULoad16 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    SLoad16 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    ULoad32 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    SLoad32 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    ULoad64 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    Store8 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    Store16 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    Store32 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    Store64 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    StoreP64 {
        rt: Reg,
        rt2: Reg,
        mem: PairAMode,
        flags: MemFlags,
    },
    LoadP64 {
        rt: WritableReg,
        rt2: WritableReg,
        mem: PairAMode,
        flags: MemFlags,
    },
    Mov {
        size: OperandSize,
        rd: WritableReg,
        rm: Reg,
    },
    MovFromPReg {
        rd: WritableReg,
        rm: PReg,
    },
    MovToPReg {
        rd: PReg,
        rm: Reg,
    },
    MovWide {
        op: MoveWideOp,
        rd: WritableReg,
        imm: MoveWideConst,
        size: OperandSize,
    },
    MovK {
        rd: WritableReg,
        rn: Reg,
        imm: MoveWideConst,
        size: OperandSize,
    },
    Extend {
        rd: WritableReg,
        rn: Reg,
        signed: bool,
        from_bits: u8,
        to_bits: u8,
    },
    CSel {
        rd: WritableReg,
        cond: Cond,
        rn: Reg,
        rm: Reg,
    },
    CSNeg {
        rd: WritableReg,
        cond: Cond,
        rn: Reg,
        rm: Reg,
    },
    CSet {
        rd: WritableReg,
        cond: Cond,
    },
    CSetm {
        rd: WritableReg,
        cond: Cond,
    },
    CCmp {
        size: OperandSize,
        rn: Reg,
        rm: Reg,
        nzcv: NZCV,
        cond: Cond,
    },
    CCmpImm {
        size: OperandSize,
        rn: Reg,
        imm: UImm5,
        nzcv: NZCV,
        cond: Cond,
    },
    AtomicRMWLoop {
        ty: Type,
        op: AtomicRMWLoopOp,
        flags: MemFlags,
        addr: Reg,
        operand: Reg,
        oldval: WritableReg,
        scratch1: WritableReg,
        scratch2: WritableReg,
    },
    AtomicCASLoop {
        ty: Type,
        flags: MemFlags,
        addr: Reg,
        expected: Reg,
        replacement: Reg,
        oldval: WritableReg,
        scratch: WritableReg,
    },
    AtomicRMW {
        op: AtomicRMWOp,
        rs: Reg,
        rt: WritableReg,
        rn: Reg,
        ty: Type,
        flags: MemFlags,
    },
    AtomicCAS {
        rd: WritableReg,
        rs: Reg,
        rt: Reg,
        rn: Reg,
        ty: Type,
        flags: MemFlags,
    },
    LoadAcquire {
        access_ty: Type,
        rt: WritableReg,
        rn: Reg,
        flags: MemFlags,
    },
    StoreRelease {
        access_ty: Type,
        rt: Reg,
        rn: Reg,
        flags: MemFlags,
    },
    Fence,
    Csdb,
    FpuMove32 {
        rd: WritableReg,
        rn: Reg,
    },
    FpuMove64 {
        rd: WritableReg,
        rn: Reg,
    },
    FpuMove128 {
        rd: WritableReg,
        rn: Reg,
    },
    FpuMoveFromVec {
        rd: WritableReg,
        rn: Reg,
        idx: u8,
        size: VectorSize,
    },
    FpuExtend {
        rd: WritableReg,
        rn: Reg,
        size: ScalarSize,
    },
    FpuRR {
        fpu_op: FPUOp1,
        size: ScalarSize,
        rd: WritableReg,
        rn: Reg,
    },
    FpuRRR {
        fpu_op: FPUOp2,
        size: ScalarSize,
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
    },
    FpuRRI {
        fpu_op: FPUOpRI,
        rd: WritableReg,
        rn: Reg,
    },
    FpuRRIMod {
        fpu_op: FPUOpRIMod,
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
    },
    FpuRRRR {
        fpu_op: FPUOp3,
        size: ScalarSize,
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        ra: Reg,
    },
    FpuCmp {
        size: ScalarSize,
        rn: Reg,
        rm: Reg,
    },
    FpuLoad16 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuStore16 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuLoad32 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuStore32 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuLoad64 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuStore64 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuLoad128 {
        rd: WritableReg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuStore128 {
        rd: Reg,
        mem: AMode,
        flags: MemFlags,
    },
    FpuLoadP64 {
        rt: WritableReg,
        rt2: WritableReg,
        mem: PairAMode,
        flags: MemFlags,
    },
    FpuStoreP64 {
        rt: Reg,
        rt2: Reg,
        mem: PairAMode,
        flags: MemFlags,
    },
    FpuLoadP128 {
        rt: WritableReg,
        rt2: WritableReg,
        mem: PairAMode,
        flags: MemFlags,
    },
    FpuStoreP128 {
        rt: Reg,
        rt2: Reg,
        mem: PairAMode,
        flags: MemFlags,
    },
    FpuToInt {
        op: FpuToIntOp,
        rd: WritableReg,
        rn: Reg,
    },
    IntToFpu {
        op: IntToFpuOp,
        rd: WritableReg,
        rn: Reg,
    },
    FpuCSel16 {
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        cond: Cond,
    },
    FpuCSel32 {
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        cond: Cond,
    },
    FpuCSel64 {
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        cond: Cond,
    },
    FpuRound {
        op: FpuRoundMode,
        rd: WritableReg,
        rn: Reg,
    },
    MovToFpu {
        rd: WritableReg,
        rn: Reg,
        size: ScalarSize,
    },
    FpuMoveFPImm {
        rd: WritableReg,
        imm: ASIMDFPModImm,
        size: ScalarSize,
    },
    MovToVec {
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        idx: u8,
        size: VectorSize,
    },
    MovFromVec {
        rd: WritableReg,
        rn: Reg,
        idx: u8,
        size: ScalarSize,
    },
    MovFromVecSigned {
        rd: WritableReg,
        rn: Reg,
        idx: u8,
        size: VectorSize,
        scalar_size: OperandSize,
    },
    VecDup {
        rd: WritableReg,
        rn: Reg,
        size: VectorSize,
    },
    VecDupFromFpu {
        rd: WritableReg,
        rn: Reg,
        size: VectorSize,
        lane: u8,
    },
    VecDupFPImm {
        rd: WritableReg,
        imm: ASIMDFPModImm,
        size: VectorSize,
    },
    VecDupImm {
        rd: WritableReg,
        imm: ASIMDMovModImm,
        invert: bool,
        size: VectorSize,
    },
    VecExtend {
        t: VecExtendOp,
        rd: WritableReg,
        rn: Reg,
        high_half: bool,
        lane_size: ScalarSize,
    },
    VecMovElement {
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        dest_idx: u8,
        src_idx: u8,
        size: VectorSize,
    },
    VecRRLong {
        op: VecRRLongOp,
        rd: WritableReg,
        rn: Reg,
        high_half: bool,
    },
    VecRRNarrowLow {
        op: VecRRNarrowOp,
        rd: WritableReg,
        rn: Reg,
        lane_size: ScalarSize,
    },
    VecRRNarrowHigh {
        op: VecRRNarrowOp,
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        lane_size: ScalarSize,
    },
    VecRRPair {
        op: VecPairOp,
        rd: WritableReg,
        rn: Reg,
    },
    VecRRRLong {
        alu_op: VecRRRLongOp,
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        high_half: bool,
    },
    VecRRRLongMod {
        alu_op: VecRRRLongModOp,
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        rm: Reg,
        high_half: bool,
    },
    VecRRPairLong {
        op: VecRRPairLongOp,
        rd: WritableReg,
        rn: Reg,
    },
    VecRRR {
        alu_op: VecALUOp,
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        size: VectorSize,
    },
    VecRRRMod {
        alu_op: VecALUModOp,
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        rm: Reg,
        size: VectorSize,
    },
    VecFmlaElem {
        alu_op: VecALUModOp,
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        rm: Reg,
        size: VectorSize,
        idx: u8,
    },
    VecMisc {
        op: VecMisc2,
        rd: WritableReg,
        rn: Reg,
        size: VectorSize,
    },
    VecLanes {
        op: VecLanesOp,
        rd: WritableReg,
        rn: Reg,
        size: VectorSize,
    },
    VecShiftImm {
        op: VecShiftImmOp,
        rd: WritableReg,
        rn: Reg,
        size: VectorSize,
        imm: u8,
    },
    VecShiftImmMod {
        op: VecShiftImmModOp,
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        size: VectorSize,
        imm: u8,
    },
    VecExtract {
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        imm4: u8,
    },
    VecTbl {
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
    },
    VecTblExt {
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        rm: Reg,
    },
    VecTbl2 {
        rd: WritableReg,
        rn: Reg,
        rn2: Reg,
        rm: Reg,
    },
    VecTbl2Ext {
        rd: WritableReg,
        ri: Reg,
        rn: Reg,
        rn2: Reg,
        rm: Reg,
    },
    VecLoadReplicate {
        rd: WritableReg,
        rn: Reg,
        size: VectorSize,
        flags: MemFlags,
    },
    VecCSel {
        rd: WritableReg,
        rn: Reg,
        rm: Reg,
        cond: Cond,
    },
    MovToNZCV {
        rn: Reg,
    },
    MovFromNZCV {
        rd: WritableReg,
    },
    Call {
        info: BoxCallInfo,
    },
    CallInd {
        info: BoxCallIndInfo,
    },
    ReturnCall {
        info: BoxReturnCallInfo,
    },
    ReturnCallInd {
        info: BoxReturnCallIndInfo,
    },
    Args {
        args: VecArgPair,
    },
    Rets {
        rets: VecRetPair,
    },
    Ret,
    AuthenticatedRet {
        key: APIKey,
        is_hint: bool,
    },
    Jump {
        dest: BranchTarget,
    },
    CondBr {
        taken: BranchTarget,
        not_taken: BranchTarget,
        kind: CondBrKind,
    },
    TestBitAndBranch {
        kind: TestBitAndBranchKind,
        taken: BranchTarget,
        not_taken: BranchTarget,
        rn: Reg,
        bit: u8,
    },
    TrapIf {
        kind: CondBrKind,
        trap_code: TrapCode,
    },
    IndirectBr {
        rn: Reg,
        targets: VecMachLabel,
    },
    Brk,
    Udf {
        trap_code: TrapCode,
    },
    Adr {
        rd: WritableReg,
        off: i32,
    },
    Adrp {
        rd: WritableReg,
        off: i32,
    },
    Word4 {
        data: u32,
    },
    Word8 {
        data: u64,
    },
    JTSequence {
        default: MachLabel,
        targets: BoxVecMachLabel,
        ridx: Reg,
        rtmp1: WritableReg,
        rtmp2: WritableReg,
    },
    LoadExtName {
        rd: WritableReg,
        name: BoxExternalName,
        offset: i64,
    },
    LoadAddr {
        rd: WritableReg,
        mem: AMode,
    },
    Paci {
        key: APIKey,
    },
    Xpaclri,
    Bti {
        targets: BranchTargetType,
    },
    EmitIsland {
        needed_space: CodeOffset,
    },
    ElfTlsGetAddr {
        symbol: BoxExternalName,
        rd: WritableReg,
        tmp: WritableReg,
    },
    MachOTlsGetAddr {
        symbol: ExternalName,
        rd: WritableReg,
    },
    Unwind {
        inst: UnwindInst,
    },
    DummyUse {
        reg: Reg,
    },
    StackProbeLoop {
        start: WritableReg,
        end: Reg,
        step: Imm12,
    },
}

/// Internal type ALUOp: defined at src/isa/aarch64/inst.isle line 999.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ALUOp {
    Add,
    Sub,
    Orr,
    OrrNot,
    And,
    AndS,
    AndNot,
    Eor,
    EorNot,
    AddS,
    SubS,
    SMulH,
    UMulH,
    SDiv,
    UDiv,
    RotR,
    Lsr,
    Asr,
    Lsl,
    Adc,
    AdcS,
    Sbc,
    SbcS,
}

/// Internal type ALUOp3: defined at src/isa/aarch64/inst.isle line 1037.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ALUOp3 {
    MAdd,
    MSub,
    UMAddL,
    SMAddL,
}

/// Internal type MoveWideOp: defined at src/isa/aarch64/inst.isle line 1049.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum MoveWideOp {
    MovZ,
    MovN,
}

/// Internal type BitOp: defined at src/isa/aarch64/inst.isle line 1090.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum BitOp {
    RBit,
    Clz,
    Cls,
    Rev16,
    Rev32,
    Rev64,
}

/// Internal type AMode: defined at src/isa/aarch64/inst.isle line 1107.
#[derive(Clone, Debug)]
pub enum AMode {
    SPPostIndexed {
        simm9: SImm9,
    },
    SPPreIndexed {
        simm9: SImm9,
    },
    RegReg {
        rn: Reg,
        rm: Reg,
    },
    RegScaled {
        rn: Reg,
        rm: Reg,
    },
    RegScaledExtended {
        rn: Reg,
        rm: Reg,
        extendop: ExtendOp,
    },
    RegExtended {
        rn: Reg,
        rm: Reg,
        extendop: ExtendOp,
    },
    Unscaled {
        rn: Reg,
        simm9: SImm9,
    },
    UnsignedOffset {
        rn: Reg,
        uimm12: UImm12Scaled,
    },
    Label {
        label: MemLabel,
    },
    RegOffset {
        rn: Reg,
        off: i64,
    },
    SPOffset {
        off: i64,
    },
    FPOffset {
        off: i64,
    },
    Const {
        addr: VCodeConstant,
    },
    IncomingArg {
        off: i64,
    },
    SlotOffset {
        off: i64,
    },
}

/// Internal type PairAMode: defined at src/isa/aarch64/inst.isle line 1209.
#[derive(Clone, Debug)]
pub enum PairAMode {
    SignedOffset { reg: Reg, simm7: SImm7Scaled },
    SPPreIndexed { simm7: SImm7Scaled },
    SPPostIndexed { simm7: SImm7Scaled },
}

/// Internal type TestBitAndBranchKind: defined at src/isa/aarch64/inst.isle line 1229.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum TestBitAndBranchKind {
    Z,
    NZ,
}

/// Internal type FPUOp1: defined at src/isa/aarch64/inst.isle line 1325.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FPUOp1 {
    Abs,
    Neg,
    Sqrt,
    Cvt32To64,
    Cvt64To32,
}

/// Internal type FPUOp2: defined at src/isa/aarch64/inst.isle line 1335.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FPUOp2 {
    Add,
    Sub,
    Mul,
    Div,
    Max,
    Min,
}

/// Internal type FPUOp3: defined at src/isa/aarch64/inst.isle line 1346.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FPUOp3 {
    MAdd,
    MSub,
    NMAdd,
    NMSub,
}

/// Internal type FpuToIntOp: defined at src/isa/aarch64/inst.isle line 1359.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuToIntOp {
    F32ToU32,
    F32ToI32,
    F32ToU64,
    F32ToI64,
    F64ToU32,
    F64ToI32,
    F64ToU64,
    F64ToI64,
}

/// Internal type IntToFpuOp: defined at src/isa/aarch64/inst.isle line 1372.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum IntToFpuOp {
    U32ToF32,
    I32ToF32,
    U32ToF64,
    I32ToF64,
    U64ToF32,
    I64ToF32,
    U64ToF64,
    I64ToF64,
}

/// Internal type FpuRoundMode: defined at src/isa/aarch64/inst.isle line 1386.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuRoundMode {
    Minus32,
    Minus64,
    Plus32,
    Plus64,
    Zero32,
    Zero64,
    Nearest32,
    Nearest64,
}

/// Internal type VecExtendOp: defined at src/isa/aarch64/inst.isle line 1399.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecExtendOp {
    Sxtl,
    Uxtl,
}

/// Internal type VecALUOp: defined at src/isa/aarch64/inst.isle line 1408.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecALUOp {
    Sqadd,
    Uqadd,
    Sqsub,
    Uqsub,
    Cmeq,
    Cmge,
    Cmgt,
    Cmhs,
    Cmhi,
    Fcmeq,
    Fcmgt,
    Fcmge,
    And,
    Bic,
    Orr,
    Eor,
    Umaxp,
    Add,
    Sub,
    Mul,
    Sshl,
    Ushl,
    Umin,
    Smin,
    Umax,
    Smax,
    Urhadd,
    Fadd,
    Fsub,
    Fdiv,
    Fmax,
    Fmin,
    Fmul,
    Addp,
    Zip1,
    Zip2,
    Sqrdmulh,
    Uzp1,
    Uzp2,
    Trn1,
    Trn2,
}

/// Internal type VecALUModOp: defined at src/isa/aarch64/inst.isle line 1495.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecALUModOp {
    Bsl,
    Fmla,
    Fmls,
}

/// Internal type VecMisc2: defined at src/isa/aarch64/inst.isle line 1506.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecMisc2 {
    Not,
    Neg,
    Abs,
    Fabs,
    Fneg,
    Fsqrt,
    Rev16,
    Rev32,
    Rev64,
    Fcvtzs,
    Fcvtzu,
    Scvtf,
    Ucvtf,
    Frintn,
    Frintz,
    Frintm,
    Frintp,
    Cnt,
    Cmeq0,
    Cmge0,
    Cmgt0,
    Cmle0,
    Cmlt0,
    Fcmeq0,
    Fcmge0,
    Fcmgt0,
    Fcmle0,
    Fcmlt0,
}

/// Internal type VecRRLongOp: defined at src/isa/aarch64/inst.isle line 1567.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecRRLongOp {
    Fcvtl16,
    Fcvtl32,
    Shll8,
    Shll16,
    Shll32,
}

/// Internal type VecRRNarrowOp: defined at src/isa/aarch64/inst.isle line 1582.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecRRNarrowOp {
    Xtn,
    Sqxtn,
    Sqxtun,
    Uqxtn,
    Fcvtn,
}

/// Internal type VecRRRLongOp: defined at src/isa/aarch64/inst.isle line 1596.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecRRRLongOp {
    Smull8,
    Smull16,
    Smull32,
    Umull8,
    Umull16,
    Umull32,
}

/// Internal type VecRRRLongModOp: defined at src/isa/aarch64/inst.isle line 1608.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecRRRLongModOp {
    Umlal8,
    Umlal16,
    Umlal32,
}

/// Internal type VecPairOp: defined at src/isa/aarch64/inst.isle line 1617.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecPairOp {
    Addp,
}

/// Internal type VecRRPairLongOp: defined at src/isa/aarch64/inst.isle line 1625.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecRRPairLongOp {
    Saddlp8,
    Saddlp16,
    Uaddlp8,
    Uaddlp16,
}

/// Internal type VecLanesOp: defined at src/isa/aarch64/inst.isle line 1636.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecLanesOp {
    Addv,
    Uminv,
}

/// Internal type VecShiftImmOp: defined at src/isa/aarch64/inst.isle line 1645.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecShiftImmOp {
    Shl,
    Ushr,
    Sshr,
}

/// Internal type VecShiftImmModOp: defined at src/isa/aarch64/inst.isle line 1656.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecShiftImmModOp {
    Sli,
}

/// Internal type AtomicRMWOp: defined at src/isa/aarch64/inst.isle line 1663.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum AtomicRMWOp {
    Add,
    Clr,
    Eor,
    Set,
    Smax,
    Smin,
    Umax,
    Umin,
    Swp,
}

/// Internal type AtomicRMWLoopOp: defined at src/isa/aarch64/inst.isle line 1678.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum AtomicRMWLoopOp {
    Add,
    Sub,
    And,
    Nand,
    Eor,
    Orr,
    Smax,
    Smin,
    Umax,
    Umin,
    Xchg,
}

/// Internal type APIKey: defined at src/isa/aarch64/inst.isle line 1694.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum APIKey {
    ASP,
    BSP,
    AZ,
    BZ,
}

/// Internal type BranchTargetType: defined at src/isa/aarch64/inst.isle line 1707.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum BranchTargetType {
    None,
    C,
    J,
    JC,
}

/// Internal type ImmExtend: defined at src/isa/aarch64/inst.isle line 2955.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ImmExtend {
    Sign,
    Zero,
}

/// Internal type FlagsAndCC: defined at src/isa/aarch64/inst.isle line 3867.
#[derive(Clone, Debug)]
pub enum FlagsAndCC {
    FlagsAndCC { flags: ProducesFlags, cc: IntCC },
}

/// Internal type IsFneg: defined at src/isa/aarch64/lower.isle line 520.
#[derive(Clone, Debug)]
pub enum IsFneg {
    Result { negate: u64, value: Value },
}

// Generated as internal constructor for term ty_shift_mask.
pub fn constructor_ty_shift_mask<C: Context>(ctx: &mut C, arg0: Type) -> u64 {
    let v1 = C::lane_type(ctx, arg0);
    let v2 = C::ty_bits(ctx, v1);
    let v3 = C::u8_as_u64(ctx, v2);
    let v5 = C::u64_sub(ctx, v3, 0x1);
    // Rule at src/prelude.isle line 438.
    return v5;
}

// Generated as internal constructor for term output_reg.
pub fn constructor_output_reg<C: Context>(ctx: &mut C, arg0: Reg) -> InstOutput {
    let v1 = C::value_reg(ctx, arg0);
    let v2 = C::output(ctx, v1);
    // Rule at src/prelude_lower.isle line 72.
    return v2;
}

// Generated as internal constructor for term output_value.
pub fn constructor_output_value<C: Context>(ctx: &mut C, arg0: Value) -> InstOutput {
    let v1 = C::put_in_regs(ctx, arg0);
    let v2 = C::output(ctx, v1);
    // Rule at src/prelude_lower.isle line 76.
    return v2;
}

// Generated as internal constructor for term temp_reg.
pub fn constructor_temp_reg<C: Context>(ctx: &mut C, arg0: Type) -> Reg {
    let v1 = C::temp_writable_reg(ctx, arg0);
    let v2 = C::writable_reg_to_reg(ctx, v1);
    // Rule at src/prelude_lower.isle line 96.
    return v2;
}

// Generated as internal constructor for term value_regs_range.
pub fn constructor_value_regs_range<C: Context>(ctx: &mut C, arg0: ValueRegs) -> Range {
    let v2 = C::value_regs_len(ctx, arg0);
    let v3 = C::range(ctx, 0x0, v2);
    // Rule at src/prelude_lower.isle line 145.
    return v3;
}

// Generated as internal constructor for term lo_reg.
pub fn constructor_lo_reg<C: Context>(ctx: &mut C, arg0: Value) -> Reg {
    let v1 = C::put_in_regs(ctx, arg0);
    let v3 = C::value_regs_get(ctx, v1, 0x0);
    // Rule at src/prelude_lower.isle line 156.
    return v3;
}

// Generated as internal constructor for term multi_reg_to_pair_and_single.
pub fn constructor_multi_reg_to_pair_and_single<C: Context>(
    ctx: &mut C,
    arg0: &MultiReg,
) -> InstOutput {
    if let &MultiReg::Three {
        a: v1,
        b: v2,
        c: v3,
    } = arg0
    {
        let v4 = C::value_regs(ctx, v1, v2);
        let v5 = C::value_reg(ctx, v3);
        let v6 = C::output_pair(ctx, v4, v5);
        // Rule at src/prelude_lower.isle line 167.
        return v6;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "multi_reg_to_pair_and_single", "src/prelude_lower.isle line 166"
    )
}

// Generated as internal constructor for term multi_reg_to_pair.
pub fn constructor_multi_reg_to_pair<C: Context>(ctx: &mut C, arg0: &MultiReg) -> InstOutput {
    if let &MultiReg::Two { a: v1, b: v2 } = arg0 {
        let v3 = C::value_regs(ctx, v1, v2);
        let v4 = C::output(ctx, v3);
        // Rule at src/prelude_lower.isle line 172.
        return v4;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "multi_reg_to_pair", "src/prelude_lower.isle line 171"
    )
}

// Generated as internal constructor for term multi_reg_to_single.
pub fn constructor_multi_reg_to_single<C: Context>(ctx: &mut C, arg0: &MultiReg) -> InstOutput {
    if let &MultiReg::One { a: v1 } = arg0 {
        let v2 = C::value_reg(ctx, v1);
        let v3 = C::output(ctx, v2);
        // Rule at src/prelude_lower.isle line 177.
        return v3;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "multi_reg_to_single", "src/prelude_lower.isle line 176"
    )
}

// Generated as internal constructor for term emit_side_effect.
pub fn constructor_emit_side_effect<C: Context>(ctx: &mut C, arg0: &SideEffectNoResult) -> Unit {
    match arg0 {
        &SideEffectNoResult::Inst { inst: ref v1 } => {
            let v2 = C::emit(ctx, v1);
            // Rule at src/prelude_lower.isle line 363.
            return v2;
        }
        &SideEffectNoResult::Inst2 {
            inst1: ref v3,
            inst2: ref v4,
        } => {
            let v5 = C::emit(ctx, v3);
            let v6 = C::emit(ctx, v4);
            // Rule at src/prelude_lower.isle line 365.
            return v6;
        }
        &SideEffectNoResult::Inst3 {
            inst1: ref v7,
            inst2: ref v8,
            inst3: ref v9,
        } => {
            let v10 = C::emit(ctx, v7);
            let v11 = C::emit(ctx, v8);
            let v12 = C::emit(ctx, v9);
            // Rule at src/prelude_lower.isle line 368.
            return v12;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "emit_side_effect", "src/prelude_lower.isle line 362"
    )
}

// Generated as internal constructor for term side_effect.
pub fn constructor_side_effect<C: Context>(ctx: &mut C, arg0: &SideEffectNoResult) -> InstOutput {
    let v1 = constructor_emit_side_effect(ctx, arg0);
    let v2 = C::output_none(ctx);
    // Rule at src/prelude_lower.isle line 376.
    return v2;
}

// Generated as internal constructor for term side_effect_concat.
pub fn constructor_side_effect_concat<C: Context>(
    ctx: &mut C,
    arg0: &SideEffectNoResult,
    arg1: &SideEffectNoResult,
) -> SideEffectNoResult {
    match arg0 {
        &SideEffectNoResult::Inst { inst: ref v1 } => {
            match arg1 {
                &SideEffectNoResult::Inst { inst: ref v3 } => {
                    let v4 = SideEffectNoResult::Inst2 {
                        inst1: v1.clone(),
                        inst2: v3.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 381.
                    return v4;
                }
                &SideEffectNoResult::Inst2 {
                    inst1: ref v5,
                    inst2: ref v6,
                } => {
                    let v7 = SideEffectNoResult::Inst3 {
                        inst1: v1.clone(),
                        inst2: v5.clone(),
                        inst3: v6.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 383.
                    return v7;
                }
                _ => {}
            }
        }
        &SideEffectNoResult::Inst2 {
            inst1: ref v8,
            inst2: ref v9,
        } => {
            if let &SideEffectNoResult::Inst { inst: ref v3 } = arg1 {
                let v10 = SideEffectNoResult::Inst3 {
                    inst1: v8.clone(),
                    inst2: v9.clone(),
                    inst3: v3.clone(),
                };
                // Rule at src/prelude_lower.isle line 385.
                return v10;
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "side_effect_concat", "src/prelude_lower.isle line 380"
    )
}

// Generated as internal constructor for term produces_flags_concat.
pub fn constructor_produces_flags_concat<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ProducesFlags,
) -> ProducesFlags {
    if let &ProducesFlags::ProducesFlagsSideEffect { inst: ref v1 } = arg0 {
        if let &ProducesFlags::ProducesFlagsSideEffect { inst: ref v3 } = arg1 {
            let v4 = ProducesFlags::ProducesFlagsTwiceSideEffect {
                inst1: v1.clone(),
                inst2: v3.clone(),
            };
            // Rule at src/prelude_lower.isle line 410.
            return v4;
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "produces_flags_concat", "src/prelude_lower.isle line 409"
    )
}

// Generated as internal constructor for term produces_flags_get_reg.
pub fn constructor_produces_flags_get_reg<C: Context>(ctx: &mut C, arg0: &ProducesFlags) -> Reg {
    match arg0 {
        &ProducesFlags::ProducesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            // Rule at src/prelude_lower.isle line 440.
            return v2;
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v3,
            result: v4,
        } => {
            // Rule at src/prelude_lower.isle line 441.
            return v4;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "produces_flags_get_reg", "src/prelude_lower.isle line 439"
    )
}

// Generated as internal constructor for term produces_flags_ignore.
pub fn constructor_produces_flags_ignore<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
) -> ProducesFlags {
    match arg0 {
        &ProducesFlags::ProducesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            let v3 = ProducesFlags::ProducesFlagsSideEffect { inst: v1.clone() };
            // Rule at src/prelude_lower.isle line 446.
            return v3;
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v4,
            result: v5,
        } => {
            let v6 = ProducesFlags::ProducesFlagsSideEffect { inst: v4.clone() };
            // Rule at src/prelude_lower.isle line 448.
            return v6;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "produces_flags_ignore", "src/prelude_lower.isle line 445"
    )
}

// Generated as internal constructor for term consumes_flags_concat.
pub fn constructor_consumes_flags_concat<C: Context>(
    ctx: &mut C,
    arg0: &ConsumesFlags,
    arg1: &ConsumesFlags,
) -> ConsumesFlags {
    match arg0 {
        &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v8 } => {
            if let &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v9 } = arg1 {
                let v10 = ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: v8.clone(),
                    inst2: v9.clone(),
                };
                // Rule at src/prelude_lower.isle line 461.
                return v10;
            }
        }
        &ConsumesFlags::ConsumesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            if let &ConsumesFlags::ConsumesFlagsReturnsReg {
                inst: ref v4,
                result: v5,
            } = arg1
            {
                let v6 = C::value_regs(ctx, v2, v5);
                let v7 = ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: v1.clone(),
                    inst2: v4.clone(),
                    result: v6,
                };
                // Rule at src/prelude_lower.isle line 455.
                return v7;
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "consumes_flags_concat", "src/prelude_lower.isle line 454"
    )
}

// Generated as internal constructor for term with_flags.
pub fn constructor_with_flags<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> ValueRegs {
    match arg0 {
        &ProducesFlags::ProducesFlagsSideEffect { inst: ref v12 } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsReturnsReg {
                    inst: ref v13,
                    result: v14,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v16 = C::emit(ctx, v13);
                    let v17 = C::value_reg(ctx, v14);
                    // Rule at src/prelude_lower.isle line 492.
                    return v17;
                }
                &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: ref v18,
                    inst2: ref v19,
                    result: v20,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v21 = C::emit(ctx, v18);
                    let v22 = C::emit(ctx, v19);
                    // Rule at src/prelude_lower.isle line 498.
                    return v20;
                }
                &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                    inst1: ref v23,
                    inst2: ref v24,
                    inst3: ref v25,
                    inst4: ref v26,
                    result: v27,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v28 = C::emit(ctx, v23);
                    let v29 = C::emit(ctx, v24);
                    let v30 = C::emit(ctx, v25);
                    let v31 = C::emit(ctx, v26);
                    // Rule at src/prelude_lower.isle line 510.
                    return v27;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsTwiceSideEffect {
            inst1: ref v32,
            inst2: ref v33,
        } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsReturnsReg {
                    inst: ref v13,
                    result: v14,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v36 = C::emit(ctx, v13);
                    let v37 = C::value_reg(ctx, v14);
                    // Rule at src/prelude_lower.isle line 526.
                    return v37;
                }
                &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: ref v18,
                    inst2: ref v19,
                    result: v20,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v38 = C::emit(ctx, v18);
                    let v39 = C::emit(ctx, v19);
                    // Rule at src/prelude_lower.isle line 533.
                    return v20;
                }
                &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                    inst1: ref v23,
                    inst2: ref v24,
                    inst3: ref v25,
                    inst4: ref v26,
                    result: v27,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v40 = C::emit(ctx, v23);
                    let v41 = C::emit(ctx, v24);
                    let v42 = C::emit(ctx, v25);
                    let v43 = C::emit(ctx, v26);
                    // Rule at src/prelude_lower.isle line 546.
                    return v27;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v1,
            result: v2,
        } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v9 } => {
                    let v6 = C::emit(ctx, v1);
                    let v10 = C::emit(ctx, v9);
                    let v11 = C::value_reg(ctx, v2);
                    // Rule at src/prelude_lower.isle line 486.
                    return v11;
                }
                &ConsumesFlags::ConsumesFlagsReturnsResultWithProducer {
                    inst: ref v4,
                    result: v5,
                } => {
                    let v6 = C::emit(ctx, v1);
                    let v7 = C::emit(ctx, v4);
                    let v8 = C::value_regs(ctx, v2, v5);
                    // Rule at src/prelude_lower.isle line 478.
                    return v8;
                }
                _ => {}
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "with_flags", "src/prelude_lower.isle line 476"
    )
}

// Generated as internal constructor for term with_flags_reg.
pub fn constructor_with_flags_reg<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> Reg {
    let v2 = constructor_with_flags(ctx, arg0, arg1);
    let v4 = C::value_regs_get(ctx, v2, 0x0);
    // Rule at src/prelude_lower.isle line 564.
    return v4;
}

// Generated as internal constructor for term flags_to_producesflags.
pub fn constructor_flags_to_producesflags<C: Context>(ctx: &mut C, arg0: Value) -> ProducesFlags {
    let v1 = C::mark_value_used(ctx, arg0);
    // Rule at src/prelude_lower.isle line 571.
    return ProducesFlags::AlreadyExistingFlags;
}

// Generated as internal constructor for term with_flags_side_effect.
pub fn constructor_with_flags_side_effect<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> SideEffectNoResult {
    match arg0 {
        &ProducesFlags::AlreadyExistingFlags => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v2 } => {
                    let v3 = SideEffectNoResult::Inst { inst: v2.clone() };
                    // Rule at src/prelude_lower.isle line 582.
                    return v3;
                }
                &ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: ref v4,
                    inst2: ref v5,
                } => {
                    let v6 = SideEffectNoResult::Inst2 {
                        inst1: v4.clone(),
                        inst2: v5.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 587.
                    return v6;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsSideEffect { inst: ref v7 } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v2 } => {
                    let v8 = SideEffectNoResult::Inst2 {
                        inst1: v7.clone(),
                        inst2: v2.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 592.
                    return v8;
                }
                &ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: ref v4,
                    inst2: ref v5,
                } => {
                    let v9 = SideEffectNoResult::Inst3 {
                        inst1: v7.clone(),
                        inst2: v4.clone(),
                        inst3: v5.clone(),
                    };
                    // Rule at src/prelude_lower.isle line 597.
                    return v9;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsTwiceSideEffect {
            inst1: ref v10,
            inst2: ref v11,
        } => {
            if let &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v2 } = arg1 {
                let v12 = SideEffectNoResult::Inst3 {
                    inst1: v10.clone(),
                    inst2: v11.clone(),
                    inst3: v2.clone(),
                };
                // Rule at src/prelude_lower.isle line 602.
                return v12;
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "with_flags_side_effect", "src/prelude_lower.isle line 580"
    )
}

// Generated as internal constructor for term with_flags_chained.
pub fn constructor_with_flags_chained<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesAndProducesFlags,
    arg2: &ConsumesFlags,
) -> MultiReg {
    match arg0 {
        &ProducesFlags::ProducesFlagsSideEffect { inst: ref v1 } => {
            match arg1 {
                &ConsumesAndProducesFlags::SideEffect { inst: ref v3 } => {
                    match arg2 {
                        &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v5 } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v8 = C::emit(ctx, v5);
                            // Rule at src/prelude_lower.isle line 611.
                            return MultiReg::Empty;
                        }
                        &ConsumesFlags::ConsumesFlagsSideEffect2 {
                            inst1: ref v10,
                            inst2: ref v11,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v12 = C::emit(ctx, v10);
                            let v13 = C::emit(ctx, v11);
                            // Rule at src/prelude_lower.isle line 619.
                            return MultiReg::Empty;
                        }
                        &ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: ref v14,
                            result: v15,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v16 = C::emit(ctx, v14);
                            let v17 = MultiReg::One { a: v15 };
                            // Rule at src/prelude_lower.isle line 628.
                            return v17;
                        }
                        &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                            inst1: ref v18,
                            inst2: ref v19,
                            result: v20,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v21 = C::emit(ctx, v18);
                            let v22 = C::emit(ctx, v19);
                            let v24 = C::value_regs_get(ctx, v20, 0x0);
                            let v26 = C::value_regs_get(ctx, v20, 0x1);
                            let v27 = MultiReg::Two { a: v24, b: v26 };
                            // Rule at src/prelude_lower.isle line 636.
                            return v27;
                        }
                        &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                            inst1: ref v28,
                            inst2: ref v29,
                            inst3: ref v30,
                            inst4: ref v31,
                            result: v32,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v33 = C::emit(ctx, v28);
                            let v34 = C::emit(ctx, v29);
                            let v35 = C::emit(ctx, v30);
                            let v36 = C::emit(ctx, v31);
                            let v37 = C::value_regs_get(ctx, v32, 0x0);
                            let v38 = C::value_regs_get(ctx, v32, 0x1);
                            let v39 = MultiReg::Two { a: v37, b: v38 };
                            // Rule at src/prelude_lower.isle line 645.
                            return v39;
                        }
                        _ => {}
                    }
                }
                &ConsumesAndProducesFlags::ReturnsReg {
                    inst: ref v47,
                    result: v48,
                } => {
                    match arg2 {
                        &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v5 } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v8 = C::emit(ctx, v5);
                            let v50 = MultiReg::One { a: v48 };
                            // Rule at src/prelude_lower.isle line 705.
                            return v50;
                        }
                        &ConsumesFlags::ConsumesFlagsSideEffect2 {
                            inst1: ref v10,
                            inst2: ref v11,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v12 = C::emit(ctx, v10);
                            let v13 = C::emit(ctx, v11);
                            let v50 = MultiReg::One { a: v48 };
                            // Rule at src/prelude_lower.isle line 713.
                            return v50;
                        }
                        &ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: ref v14,
                            result: v15,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v16 = C::emit(ctx, v14);
                            let v51 = MultiReg::Two { a: v48, b: v15 };
                            // Rule at src/prelude_lower.isle line 722.
                            return v51;
                        }
                        &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                            inst1: ref v18,
                            inst2: ref v19,
                            result: v20,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v21 = C::emit(ctx, v18);
                            let v22 = C::emit(ctx, v19);
                            let v24 = C::value_regs_get(ctx, v20, 0x0);
                            let v26 = C::value_regs_get(ctx, v20, 0x1);
                            let v52 = MultiReg::Three {
                                a: v48,
                                b: v24,
                                c: v26,
                            };
                            // Rule at src/prelude_lower.isle line 730.
                            return v52;
                        }
                        &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                            inst1: ref v28,
                            inst2: ref v29,
                            inst3: ref v30,
                            inst4: ref v31,
                            result: v32,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v33 = C::emit(ctx, v28);
                            let v34 = C::emit(ctx, v29);
                            let v35 = C::emit(ctx, v30);
                            let v36 = C::emit(ctx, v31);
                            let v37 = C::value_regs_get(ctx, v32, 0x0);
                            let v38 = C::value_regs_get(ctx, v32, 0x1);
                            let v53 = MultiReg::Three {
                                a: v48,
                                b: v37,
                                c: v38,
                            };
                            // Rule at src/prelude_lower.isle line 739.
                            return v53;
                        }
                        _ => {}
                    }
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsReturnsReg {
            inst: ref v40,
            result: v41,
        } => {
            match arg1 {
                &ConsumesAndProducesFlags::SideEffect { inst: ref v3 } => {
                    match arg2 {
                        &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v5 } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v8 = C::emit(ctx, v5);
                            let v43 = MultiReg::One { a: v41 };
                            // Rule at src/prelude_lower.isle line 658.
                            return v43;
                        }
                        &ConsumesFlags::ConsumesFlagsSideEffect2 {
                            inst1: ref v10,
                            inst2: ref v11,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v12 = C::emit(ctx, v10);
                            let v13 = C::emit(ctx, v11);
                            let v43 = MultiReg::One { a: v41 };
                            // Rule at src/prelude_lower.isle line 666.
                            return v43;
                        }
                        &ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: ref v14,
                            result: v15,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v16 = C::emit(ctx, v14);
                            let v44 = MultiReg::Two { a: v41, b: v15 };
                            // Rule at src/prelude_lower.isle line 675.
                            return v44;
                        }
                        &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                            inst1: ref v18,
                            inst2: ref v19,
                            result: v20,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v21 = C::emit(ctx, v18);
                            let v22 = C::emit(ctx, v19);
                            let v24 = C::value_regs_get(ctx, v20, 0x0);
                            let v26 = C::value_regs_get(ctx, v20, 0x1);
                            let v45 = MultiReg::Three {
                                a: v41,
                                b: v24,
                                c: v26,
                            };
                            // Rule at src/prelude_lower.isle line 683.
                            return v45;
                        }
                        &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                            inst1: ref v28,
                            inst2: ref v29,
                            inst3: ref v30,
                            inst4: ref v31,
                            result: v32,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v33 = C::emit(ctx, v28);
                            let v34 = C::emit(ctx, v29);
                            let v35 = C::emit(ctx, v30);
                            let v36 = C::emit(ctx, v31);
                            let v37 = C::value_regs_get(ctx, v32, 0x0);
                            let v38 = C::value_regs_get(ctx, v32, 0x1);
                            let v46 = MultiReg::Three {
                                a: v41,
                                b: v37,
                                c: v38,
                            };
                            // Rule at src/prelude_lower.isle line 692.
                            return v46;
                        }
                        _ => {}
                    }
                }
                &ConsumesAndProducesFlags::ReturnsReg {
                    inst: ref v47,
                    result: v48,
                } => {
                    match arg2 {
                        &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v5 } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v8 = C::emit(ctx, v5);
                            let v54 = MultiReg::Two { a: v41, b: v48 };
                            // Rule at src/prelude_lower.isle line 752.
                            return v54;
                        }
                        &ConsumesFlags::ConsumesFlagsSideEffect2 {
                            inst1: ref v10,
                            inst2: ref v11,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v12 = C::emit(ctx, v10);
                            let v13 = C::emit(ctx, v11);
                            let v54 = MultiReg::Two { a: v41, b: v48 };
                            // Rule at src/prelude_lower.isle line 760.
                            return v54;
                        }
                        &ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: ref v14,
                            result: v15,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v16 = C::emit(ctx, v14);
                            let v55 = MultiReg::Three {
                                a: v41,
                                b: v48,
                                c: v15,
                            };
                            // Rule at src/prelude_lower.isle line 769.
                            return v55;
                        }
                        &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                            inst1: ref v18,
                            inst2: ref v19,
                            result: v20,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v21 = C::emit(ctx, v18);
                            let v22 = C::emit(ctx, v19);
                            let v24 = C::value_regs_get(ctx, v20, 0x0);
                            let v26 = C::value_regs_get(ctx, v20, 0x1);
                            let v56 = MultiReg::Four {
                                a: v41,
                                b: v48,
                                c: v24,
                                d: v26,
                            };
                            // Rule at src/prelude_lower.isle line 777.
                            return v56;
                        }
                        &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                            inst1: ref v28,
                            inst2: ref v29,
                            inst3: ref v30,
                            inst4: ref v31,
                            result: v32,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v33 = C::emit(ctx, v28);
                            let v34 = C::emit(ctx, v29);
                            let v35 = C::emit(ctx, v30);
                            let v36 = C::emit(ctx, v31);
                            let v37 = C::value_regs_get(ctx, v32, 0x0);
                            let v38 = C::value_regs_get(ctx, v32, 0x1);
                            let v57 = MultiReg::Four {
                                a: v41,
                                b: v48,
                                c: v37,
                                d: v38,
                            };
                            // Rule at src/prelude_lower.isle line 786.
                            return v57;
                        }
                        _ => {}
                    }
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v58,
            result: v59,
        } => {
            if let &ConsumesAndProducesFlags::ReturnsReg {
                inst: ref v47,
                result: v48,
            } = arg1
            {
                match arg2 {
                    &ConsumesFlags::ConsumesFlagsSideEffect { inst: ref v5 } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v8 = C::emit(ctx, v5);
                        let v61 = MultiReg::Two { a: v59, b: v48 };
                        // Rule at src/prelude_lower.isle line 798.
                        return v61;
                    }
                    &ConsumesFlags::ConsumesFlagsSideEffect2 {
                        inst1: ref v10,
                        inst2: ref v11,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v12 = C::emit(ctx, v10);
                        let v13 = C::emit(ctx, v11);
                        let v61 = MultiReg::Two { a: v59, b: v48 };
                        // Rule at src/prelude_lower.isle line 806.
                        return v61;
                    }
                    &ConsumesFlags::ConsumesFlagsReturnsResultWithProducer {
                        inst: ref v63,
                        result: v64,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v65 = C::emit(ctx, v63);
                        let v66 = MultiReg::Three {
                            a: v59,
                            b: v48,
                            c: v64,
                        };
                        // Rule at src/prelude_lower.isle line 823.
                        return v66;
                    }
                    &ConsumesFlags::ConsumesFlagsReturnsReg {
                        inst: ref v14,
                        result: v15,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v16 = C::emit(ctx, v14);
                        let v62 = MultiReg::Three {
                            a: v59,
                            b: v48,
                            c: v15,
                        };
                        // Rule at src/prelude_lower.isle line 815.
                        return v62;
                    }
                    &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                        inst1: ref v18,
                        inst2: ref v19,
                        result: v20,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v21 = C::emit(ctx, v18);
                        let v22 = C::emit(ctx, v19);
                        let v24 = C::value_regs_get(ctx, v20, 0x0);
                        let v26 = C::value_regs_get(ctx, v20, 0x1);
                        let v67 = MultiReg::Four {
                            a: v59,
                            b: v48,
                            c: v24,
                            d: v26,
                        };
                        // Rule at src/prelude_lower.isle line 831.
                        return v67;
                    }
                    &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                        inst1: ref v28,
                        inst2: ref v29,
                        inst3: ref v30,
                        inst4: ref v31,
                        result: v32,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v33 = C::emit(ctx, v28);
                        let v34 = C::emit(ctx, v29);
                        let v35 = C::emit(ctx, v30);
                        let v36 = C::emit(ctx, v31);
                        let v37 = C::value_regs_get(ctx, v32, 0x0);
                        let v38 = C::value_regs_get(ctx, v32, 0x1);
                        let v68 = MultiReg::Four {
                            a: v59,
                            b: v48,
                            c: v37,
                            d: v38,
                        };
                        // Rule at src/prelude_lower.isle line 840.
                        return v68;
                    }
                    _ => {}
                }
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "with_flags_chained", "src/prelude_lower.isle line 608"
    )
}

// Generated as internal constructor for term lower_return.
pub fn constructor_lower_return<C: Context>(ctx: &mut C, arg0: ValueSlice) -> InstOutput {
    let v1 = C::gen_return(ctx, arg0);
    let v2 = C::output_none(ctx);
    // Rule at src/prelude_lower.isle line 1051.
    return v2;
}

// Generated as internal constructor for term operand_size.
pub fn constructor_operand_size<C: Context>(ctx: &mut C, arg0: Type) -> OperandSize {
    let v1 = C::fits_in_32(ctx, arg0);
    if let Some(v2) = v1 {
        // Rule at src/isa/aarch64/inst.isle line 1233.
        return OperandSize::Size32;
    }
    let v4 = C::fits_in_64(ctx, arg0);
    if let Some(v5) = v4 {
        // Rule at src/isa/aarch64/inst.isle line 1234.
        return OperandSize::Size64;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "operand_size", "src/isa/aarch64/inst.isle line 1232"
    )
}

// Generated as internal constructor for term scalar_size.
pub fn constructor_scalar_size<C: Context>(ctx: &mut C, arg0: Type) -> ScalarSize {
    match arg0 {
        I8 => {
            // Rule at src/isa/aarch64/inst.isle line 1246.
            return ScalarSize::Size8;
        }
        I16 => {
            // Rule at src/isa/aarch64/inst.isle line 1247.
            return ScalarSize::Size16;
        }
        I32 => {
            // Rule at src/isa/aarch64/inst.isle line 1248.
            return ScalarSize::Size32;
        }
        I64 => {
            // Rule at src/isa/aarch64/inst.isle line 1249.
            return ScalarSize::Size64;
        }
        I128 => {
            // Rule at src/isa/aarch64/inst.isle line 1250.
            return ScalarSize::Size128;
        }
        F32 => {
            // Rule at src/isa/aarch64/inst.isle line 1252.
            return ScalarSize::Size32;
        }
        F64 => {
            // Rule at src/isa/aarch64/inst.isle line 1253.
            return ScalarSize::Size64;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "scalar_size", "src/isa/aarch64/inst.isle line 1244"
    )
}

// Generated as internal constructor for term lane_size.
pub fn constructor_lane_size<C: Context>(ctx: &mut C, arg0: Type) -> ScalarSize {
    let v1 = C::multi_lane(ctx, arg0);
    if let Some(v2) = v1 {
        match v2.0 {
            0x8 => {
                // Rule at src/isa/aarch64/inst.isle line 1257.
                return ScalarSize::Size8;
            }
            0x10 => {
                // Rule at src/isa/aarch64/inst.isle line 1258.
                return ScalarSize::Size16;
            }
            0x20 => {
                // Rule at src/isa/aarch64/inst.isle line 1259.
                return ScalarSize::Size32;
            }
            0x40 => {
                // Rule at src/isa/aarch64/inst.isle line 1260.
                return ScalarSize::Size64;
            }
            _ => {}
        }
    }
    let v9 = C::dynamic_lane(ctx, arg0);
    if let Some(v10) = v9 {
        match v10.0 {
            0x8 => {
                // Rule at src/isa/aarch64/inst.isle line 1261.
                return ScalarSize::Size8;
            }
            0x10 => {
                // Rule at src/isa/aarch64/inst.isle line 1262.
                return ScalarSize::Size16;
            }
            0x20 => {
                // Rule at src/isa/aarch64/inst.isle line 1263.
                return ScalarSize::Size32;
            }
            0x40 => {
                // Rule at src/isa/aarch64/inst.isle line 1264.
                return ScalarSize::Size64;
            }
            _ => {}
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lane_size", "src/isa/aarch64/inst.isle line 1256"
    )
}

// Generated as internal constructor for term vector_lane_size.
pub fn constructor_vector_lane_size<C: Context>(ctx: &mut C, arg0: &VectorSize) -> ScalarSize {
    match arg0 {
        &VectorSize::Size8x8 => {
            // Rule at src/isa/aarch64/inst.isle line 1269.
            return ScalarSize::Size8;
        }
        &VectorSize::Size8x16 => {
            // Rule at src/isa/aarch64/inst.isle line 1268.
            return ScalarSize::Size8;
        }
        &VectorSize::Size16x4 => {
            // Rule at src/isa/aarch64/inst.isle line 1271.
            return ScalarSize::Size16;
        }
        &VectorSize::Size16x8 => {
            // Rule at src/isa/aarch64/inst.isle line 1270.
            return ScalarSize::Size16;
        }
        &VectorSize::Size32x2 => {
            // Rule at src/isa/aarch64/inst.isle line 1273.
            return ScalarSize::Size32;
        }
        &VectorSize::Size32x4 => {
            // Rule at src/isa/aarch64/inst.isle line 1272.
            return ScalarSize::Size32;
        }
        &VectorSize::Size64x2 => {
            // Rule at src/isa/aarch64/inst.isle line 1274.
            return ScalarSize::Size64;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "vector_lane_size", "src/isa/aarch64/inst.isle line 1267"
    )
}

// Generated as internal constructor for term vector_size.
pub fn constructor_vector_size<C: Context>(ctx: &mut C, arg0: Type) -> VectorSize {
    let v1 = C::multi_lane(ctx, arg0);
    if let Some(v2) = v1 {
        match v2.0 {
            0x8 => {
                match v2.1 {
                    0x8 => {
                        // Rule at src/isa/aarch64/inst.isle line 1309.
                        return VectorSize::Size8x8;
                    }
                    0x10 => {
                        // Rule at src/isa/aarch64/inst.isle line 1310.
                        return VectorSize::Size8x16;
                    }
                    _ => {}
                }
            }
            0x10 => {
                match v2.1 {
                    0x4 => {
                        // Rule at src/isa/aarch64/inst.isle line 1311.
                        return VectorSize::Size16x4;
                    }
                    0x8 => {
                        // Rule at src/isa/aarch64/inst.isle line 1312.
                        return VectorSize::Size16x8;
                    }
                    _ => {}
                }
            }
            0x20 => {
                match v2.1 {
                    0x2 => {
                        // Rule at src/isa/aarch64/inst.isle line 1313.
                        return VectorSize::Size32x2;
                    }
                    0x4 => {
                        // Rule at src/isa/aarch64/inst.isle line 1314.
                        return VectorSize::Size32x4;
                    }
                    _ => {}
                }
            }
            0x40 => {
                if v2.1 == 0x2 {
                    // Rule at src/isa/aarch64/inst.isle line 1315.
                    return VectorSize::Size64x2;
                }
            }
            _ => {}
        }
    }
    let v12 = C::dynamic_lane(ctx, arg0);
    if let Some(v13) = v12 {
        match v13.0 {
            0x8 => {
                match v13.1 {
                    0x8 => {
                        // Rule at src/isa/aarch64/inst.isle line 1316.
                        return VectorSize::Size8x8;
                    }
                    0x10 => {
                        // Rule at src/isa/aarch64/inst.isle line 1317.
                        return VectorSize::Size8x16;
                    }
                    _ => {}
                }
            }
            0x10 => {
                match v13.1 {
                    0x4 => {
                        // Rule at src/isa/aarch64/inst.isle line 1318.
                        return VectorSize::Size16x4;
                    }
                    0x8 => {
                        // Rule at src/isa/aarch64/inst.isle line 1319.
                        return VectorSize::Size16x8;
                    }
                    _ => {}
                }
            }
            0x20 => {
                match v13.1 {
                    0x2 => {
                        // Rule at src/isa/aarch64/inst.isle line 1320.
                        return VectorSize::Size32x2;
                    }
                    0x4 => {
                        // Rule at src/isa/aarch64/inst.isle line 1321.
                        return VectorSize::Size32x4;
                    }
                    _ => {}
                }
            }
            0x40 => {
                if v13.1 == 0x2 {
                    // Rule at src/isa/aarch64/inst.isle line 1322.
                    return VectorSize::Size64x2;
                }
            }
            _ => {}
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "vector_size", "src/isa/aarch64/inst.isle line 1308"
    )
}

// Generated as internal constructor for term imm12_from_negated_value.
pub fn constructor_imm12_from_negated_value<C: Context>(ctx: &mut C, arg0: Value) -> Option<Imm12> {
    let v1 = C::def_inst(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = C::first_result(ctx, v2);
        if let Some(v4) = v3 {
            let v6 = &C::inst_data(ctx, v2);
            if let &InstructionData::UnaryImm {
                opcode: ref v7,
                imm: v8,
            } = v6
            {
                if let &Opcode::Iconst = v7 {
                    let v5 = C::value_type(ctx, v4);
                    let v9 = C::i64_sextend_imm64(ctx, v5, v8);
                    let v10 = C::i64_neg(ctx, v9);
                    let v11 = C::i64_as_u64(ctx, v10);
                    let v12 = C::imm12_from_u64(ctx, v11);
                    if let Some(v13) = v12 {
                        let v14 = Some(v13);
                        // Rule at src/isa/aarch64/inst.isle line 1827.
                        return v14;
                    }
                }
            }
        }
    }
    None
}

// Generated as internal constructor for term value_regs_zero.
pub fn constructor_value_regs_zero<C: Context>(ctx: &mut C) -> ValueRegs {
    let v3 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x0);
    let v4 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x0);
    let v5 = C::value_regs(ctx, v3, v4);
    // Rule at src/isa/aarch64/inst.isle line 1873.
    return v5;
}

// Generated as internal constructor for term mov.
pub fn constructor_mov<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = &constructor_operand_size(ctx, arg1);
    let v5 = MInst::Mov {
        size: v4.clone(),
        rd: v3,
        rm: arg0,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 1881.
    return v7;
}

// Generated as internal constructor for term movz.
pub fn constructor_movz<C: Context>(ctx: &mut C, arg0: MoveWideConst, arg1: &OperandSize) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::MovWide {
        op: MoveWideOp::MovZ,
        rd: v3,
        imm: arg0,
        size: arg1.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 1888.
    return v7;
}

// Generated as internal constructor for term movn.
pub fn constructor_movn<C: Context>(ctx: &mut C, arg0: MoveWideConst, arg1: &OperandSize) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::MovWide {
        op: MoveWideOp::MovN,
        rd: v3,
        imm: arg0,
        size: arg1.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 1895.
    return v7;
}

// Generated as internal constructor for term alu_rr_imm_logic.
pub fn constructor_alu_rr_imm_logic<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Reg,
    arg3: ImmLogic,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg1);
    let v7 = MInst::AluRRImmLogic {
        alu_op: arg0.clone(),
        size: v6.clone(),
        rd: v5,
        rn: arg2,
        imml: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 1902.
    return v9;
}

// Generated as internal constructor for term alu_rr_imm_shift.
pub fn constructor_alu_rr_imm_shift<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Reg,
    arg3: ImmShift,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg1);
    let v7 = MInst::AluRRImmShift {
        alu_op: arg0.clone(),
        size: v6.clone(),
        rd: v5,
        rn: arg2,
        immshift: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 1909.
    return v9;
}

// Generated as internal constructor for term alu_rrr.
pub fn constructor_alu_rrr<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Reg,
    arg3: Reg,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg1);
    let v7 = MInst::AluRRR {
        alu_op: arg0.clone(),
        size: v6.clone(),
        rd: v5,
        rn: arg2,
        rm: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 1916.
    return v9;
}

// Generated as internal constructor for term vec_rrr.
pub fn constructor_vec_rrr<C: Context>(
    ctx: &mut C,
    arg0: &VecALUOp,
    arg1: Reg,
    arg2: Reg,
    arg3: &VectorSize,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I8X16);
    let v6 = MInst::VecRRR {
        alu_op: arg0.clone(),
        rd: v5,
        rn: arg1,
        rm: arg2,
        size: arg3.clone(),
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 1923.
    return v8;
}

// Generated as internal constructor for term fpu_rr.
pub fn constructor_fpu_rr<C: Context>(
    ctx: &mut C,
    arg0: &FPUOp1,
    arg1: Reg,
    arg2: &ScalarSize,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, F64);
    let v5 = MInst::FpuRR {
        fpu_op: arg0.clone(),
        size: arg2.clone(),
        rd: v4,
        rn: arg1,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 1930.
    return v7;
}

// Generated as internal constructor for term vec_rrr_mod.
pub fn constructor_vec_rrr_mod<C: Context>(
    ctx: &mut C,
    arg0: &VecALUModOp,
    arg1: Reg,
    arg2: Reg,
    arg3: Reg,
    arg4: &VectorSize,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I8X16);
    let v7 = MInst::VecRRRMod {
        alu_op: arg0.clone(),
        rd: v6,
        ri: arg1,
        rn: arg2,
        rm: arg3,
        size: arg4.clone(),
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 1938.
    return v9;
}

// Generated as internal constructor for term vec_fmla_elem.
pub fn constructor_vec_fmla_elem<C: Context>(
    ctx: &mut C,
    arg0: &VecALUModOp,
    arg1: Reg,
    arg2: Reg,
    arg3: Reg,
    arg4: &VectorSize,
    arg5: u8,
) -> Reg {
    let v7 = C::temp_writable_reg(ctx, I8X16);
    let v8 = MInst::VecFmlaElem {
        alu_op: arg0.clone(),
        rd: v7,
        ri: arg1,
        rn: arg2,
        rm: arg3,
        size: arg4.clone(),
        idx: arg5,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v7);
    // Rule at src/isa/aarch64/inst.isle line 1946.
    return v10;
}

// Generated as internal constructor for term fpu_rri.
pub fn constructor_fpu_rri<C: Context>(ctx: &mut C, arg0: &FPUOpRI, arg1: Reg) -> Reg {
    let v3 = C::temp_writable_reg(ctx, F64);
    let v4 = MInst::FpuRRI {
        fpu_op: arg0.clone(),
        rd: v3,
        rn: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 1952.
    return v6;
}

// Generated as internal constructor for term fpu_rri_mod.
pub fn constructor_fpu_rri_mod<C: Context>(
    ctx: &mut C,
    arg0: &FPUOpRIMod,
    arg1: Reg,
    arg2: Reg,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, F64);
    let v5 = MInst::FpuRRIMod {
        fpu_op: arg0.clone(),
        rd: v4,
        ri: arg1,
        rn: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 1958.
    return v7;
}

// Generated as internal constructor for term fpu_rrr.
pub fn constructor_fpu_rrr<C: Context>(
    ctx: &mut C,
    arg0: &FPUOp2,
    arg1: Reg,
    arg2: Reg,
    arg3: &ScalarSize,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, F64);
    let v6 = MInst::FpuRRR {
        fpu_op: arg0.clone(),
        size: arg3.clone(),
        rd: v5,
        rn: arg1,
        rm: arg2,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 1965.
    return v8;
}

// Generated as internal constructor for term fpu_rrrr.
pub fn constructor_fpu_rrrr<C: Context>(
    ctx: &mut C,
    arg0: &FPUOp3,
    arg1: &ScalarSize,
    arg2: Reg,
    arg3: Reg,
    arg4: Reg,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, F64);
    let v7 = MInst::FpuRRRR {
        fpu_op: arg0.clone(),
        size: arg1.clone(),
        rd: v6,
        rn: arg2,
        rm: arg3,
        ra: arg4,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 1972.
    return v9;
}

// Generated as internal constructor for term fpu_cmp.
pub fn constructor_fpu_cmp<C: Context>(
    ctx: &mut C,
    arg0: &ScalarSize,
    arg1: Reg,
    arg2: Reg,
) -> ProducesFlags {
    let v3 = MInst::FpuCmp {
        size: arg0.clone(),
        rn: arg1,
        rm: arg2,
    };
    let v4 = ProducesFlags::ProducesFlagsSideEffect { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 1979.
    return v4;
}

// Generated as internal constructor for term vec_lanes.
pub fn constructor_vec_lanes<C: Context>(
    ctx: &mut C,
    arg0: &VecLanesOp,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecLanes {
        op: arg0.clone(),
        rd: v4,
        rn: arg1,
        size: arg2.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 1985.
    return v7;
}

// Generated as internal constructor for term vec_shift_imm.
pub fn constructor_vec_shift_imm<C: Context>(
    ctx: &mut C,
    arg0: &VecShiftImmOp,
    arg1: u8,
    arg2: Reg,
    arg3: &VectorSize,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I8X16);
    let v6 = MInst::VecShiftImm {
        op: arg0.clone(),
        rd: v5,
        rn: arg2,
        size: arg3.clone(),
        imm: arg1,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 1992.
    return v8;
}

// Generated as internal constructor for term vec_dup.
pub fn constructor_vec_dup<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::VecDup {
        rd: v3,
        rn: arg0,
        size: arg1.clone(),
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 1999.
    return v6;
}

// Generated as internal constructor for term vec_dup_from_fpu.
pub fn constructor_vec_dup_from_fpu<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: &VectorSize,
    arg2: u8,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecDupFromFpu {
        rd: v4,
        rn: arg0,
        size: arg1.clone(),
        lane: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2006.
    return v7;
}

// Generated as internal constructor for term vec_dup_imm.
pub fn constructor_vec_dup_imm<C: Context>(
    ctx: &mut C,
    arg0: ASIMDMovModImm,
    arg1: bool,
    arg2: &VectorSize,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecDupImm {
        rd: v4,
        imm: arg0,
        invert: arg1,
        size: arg2.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2013.
    return v7;
}

// Generated as internal constructor for term alu_rr_imm12.
pub fn constructor_alu_rr_imm12<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Reg,
    arg3: Imm12,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg1);
    let v7 = MInst::AluRRImm12 {
        alu_op: arg0.clone(),
        size: v6.clone(),
        rd: v5,
        rn: arg2,
        imm12: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 2020.
    return v9;
}

// Generated as internal constructor for term alu_rrr_shift.
pub fn constructor_alu_rrr_shift<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Reg,
    arg3: Reg,
    arg4: ShiftOpAndAmt,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = &constructor_operand_size(ctx, arg1);
    let v8 = MInst::AluRRRShift {
        alu_op: arg0.clone(),
        size: v7.clone(),
        rd: v6,
        rn: arg2,
        rm: arg3,
        shiftop: arg4,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 2027.
    return v10;
}

// Generated as internal constructor for term cmp_rr_shift.
pub fn constructor_cmp_rr_shift<C: Context>(
    ctx: &mut C,
    arg0: &OperandSize,
    arg1: Reg,
    arg2: Reg,
    arg3: u64,
) -> ProducesFlags {
    let v5 = C::lshr_from_u64(ctx, I64, arg3);
    if let Some(v6) = v5 {
        let v8 = C::writable_zero_reg(ctx);
        let v9 = MInst::AluRRRShift {
            alu_op: ALUOp::SubS,
            size: arg0.clone(),
            rd: v8,
            rn: arg1,
            rm: arg2,
            shiftop: v6,
        };
        let v10 = ProducesFlags::ProducesFlagsSideEffect { inst: v9 };
        // Rule at src/isa/aarch64/inst.isle line 2035.
        return v10;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "cmp_rr_shift", "src/isa/aarch64/inst.isle line 2034"
    )
}

// Generated as internal constructor for term cmp_rr_shift_asr.
pub fn constructor_cmp_rr_shift_asr<C: Context>(
    ctx: &mut C,
    arg0: &OperandSize,
    arg1: Reg,
    arg2: Reg,
    arg3: u64,
) -> ProducesFlags {
    let v5 = C::ashr_from_u64(ctx, I64, arg3);
    if let Some(v6) = v5 {
        let v8 = C::writable_zero_reg(ctx);
        let v9 = MInst::AluRRRShift {
            alu_op: ALUOp::SubS,
            size: arg0.clone(),
            rd: v8,
            rn: arg1,
            rm: arg2,
            shiftop: v6,
        };
        let v10 = ProducesFlags::ProducesFlagsSideEffect { inst: v9 };
        // Rule at src/isa/aarch64/inst.isle line 2044.
        return v10;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "cmp_rr_shift_asr", "src/isa/aarch64/inst.isle line 2043"
    )
}

// Generated as internal constructor for term alu_rrr_extend.
pub fn constructor_alu_rrr_extend<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Reg,
    arg3: Reg,
    arg4: &ExtendOp,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = &constructor_operand_size(ctx, arg1);
    let v8 = MInst::AluRRRExtend {
        alu_op: arg0.clone(),
        size: v7.clone(),
        rd: v6,
        rn: arg2,
        rm: arg3,
        extendop: arg4.clone(),
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 2052.
    return v10;
}

// Generated as internal constructor for term alu_rr_extend_reg.
pub fn constructor_alu_rr_extend_reg<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Reg,
    arg3: &ExtendedValue,
) -> Reg {
    let v4 = C::put_extended_in_reg(ctx, arg3);
    let v5 = &C::get_extended_op(ctx, arg3);
    let v6 = constructor_alu_rrr_extend(ctx, arg0, arg1, arg2, v4, v5);
    // Rule at src/isa/aarch64/inst.isle line 2060.
    return v6;
}

// Generated as internal constructor for term alu_rrrr.
pub fn constructor_alu_rrrr<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp3,
    arg1: Type,
    arg2: Reg,
    arg3: Reg,
    arg4: Reg,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = &constructor_operand_size(ctx, arg1);
    let v8 = MInst::AluRRRR {
        alu_op: arg0.clone(),
        size: v7.clone(),
        rd: v6,
        rn: arg2,
        rm: arg3,
        ra: arg4,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 2067.
    return v10;
}

// Generated as internal constructor for term alu_rrr_with_flags_paired.
pub fn constructor_alu_rrr_with_flags_paired<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: &ALUOp,
) -> ProducesFlags {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg0);
    let v7 = MInst::AluRRR {
        alu_op: arg3.clone(),
        size: v6.clone(),
        rd: v5,
        rn: arg1,
        rm: arg2,
    };
    let v8 = C::writable_reg_to_reg(ctx, v5);
    let v9 = ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
        inst: v7,
        result: v8,
    };
    // Rule at src/isa/aarch64/inst.isle line 2074.
    return v9;
}

// Generated as internal constructor for term alu_rrr_with_flags_chained.
pub fn constructor_alu_rrr_with_flags_chained<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: &ALUOp,
) -> ConsumesAndProducesFlags {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg0);
    let v7 = MInst::AluRRR {
        alu_op: arg3.clone(),
        size: v6.clone(),
        rd: v5,
        rn: arg1,
        rm: arg2,
    };
    let v8 = C::writable_reg_to_reg(ctx, v5);
    let v9 = ConsumesAndProducesFlags::ReturnsReg {
        inst: v7,
        result: v8,
    };
    // Rule at src/isa/aarch64/inst.isle line 2082.
    return v9;
}

// Generated as internal constructor for term bit_rr.
pub fn constructor_bit_rr<C: Context>(ctx: &mut C, arg0: &BitOp, arg1: Type, arg2: Reg) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = &constructor_operand_size(ctx, arg1);
    let v6 = MInst::BitRR {
        op: arg0.clone(),
        size: v5.clone(),
        rd: v4,
        rn: arg2,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2090.
    return v8;
}

// Generated as internal constructor for term add_with_flags_paired.
pub fn constructor_add_with_flags_paired<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
) -> ProducesFlags {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg0);
    let v7 = MInst::AluRRR {
        alu_op: ALUOp::AddS,
        size: v6.clone(),
        rd: v4,
        rn: arg1,
        rm: arg2,
    };
    let v8 = C::writable_reg_to_reg(ctx, v4);
    let v9 = ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
        inst: v7,
        result: v8,
    };
    // Rule at src/isa/aarch64/inst.isle line 2097.
    return v9;
}

// Generated as internal constructor for term adc_paired.
pub fn constructor_adc_paired<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
) -> ConsumesFlags {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg0);
    let v7 = MInst::AluRRR {
        alu_op: ALUOp::Adc,
        size: v6.clone(),
        rd: v4,
        rn: arg1,
        rm: arg2,
    };
    let v8 = C::writable_reg_to_reg(ctx, v4);
    let v9 = ConsumesFlags::ConsumesFlagsReturnsResultWithProducer {
        inst: v7,
        result: v8,
    };
    // Rule at src/isa/aarch64/inst.isle line 2105.
    return v9;
}

// Generated as internal constructor for term sub_with_flags_paired.
pub fn constructor_sub_with_flags_paired<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
) -> ProducesFlags {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg0);
    let v7 = MInst::AluRRR {
        alu_op: ALUOp::SubS,
        size: v6.clone(),
        rd: v4,
        rn: arg1,
        rm: arg2,
    };
    let v8 = C::writable_reg_to_reg(ctx, v4);
    let v9 = ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
        inst: v7,
        result: v8,
    };
    // Rule at src/isa/aarch64/inst.isle line 2113.
    return v9;
}

// Generated as internal constructor for term materialize_bool_result.
pub fn constructor_materialize_bool_result<C: Context>(ctx: &mut C, arg0: &Cond) -> ConsumesFlags {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::CSet {
        rd: v2,
        cond: arg0.clone(),
    };
    let v4 = C::writable_reg_to_reg(ctx, v2);
    let v5 = ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: v3,
        result: v4,
    };
    // Rule at src/isa/aarch64/inst.isle line 2122.
    return v5;
}

// Generated as internal constructor for term cmn_imm.
pub fn constructor_cmn_imm<C: Context>(
    ctx: &mut C,
    arg0: &OperandSize,
    arg1: Reg,
    arg2: Imm12,
) -> ProducesFlags {
    let v4 = C::writable_zero_reg(ctx);
    let v5 = MInst::AluRRImm12 {
        alu_op: ALUOp::AddS,
        size: arg0.clone(),
        rd: v4,
        rn: arg1,
        imm12: arg2,
    };
    let v6 = ProducesFlags::ProducesFlagsSideEffect { inst: v5 };
    // Rule at src/isa/aarch64/inst.isle line 2129.
    return v6;
}

// Generated as internal constructor for term cmp.
pub fn constructor_cmp<C: Context>(
    ctx: &mut C,
    arg0: &OperandSize,
    arg1: Reg,
    arg2: Reg,
) -> ProducesFlags {
    let v4 = C::writable_zero_reg(ctx);
    let v5 = MInst::AluRRR {
        alu_op: ALUOp::SubS,
        size: arg0.clone(),
        rd: v4,
        rn: arg1,
        rm: arg2,
    };
    let v6 = ProducesFlags::ProducesFlagsSideEffect { inst: v5 };
    // Rule at src/isa/aarch64/inst.isle line 2135.
    return v6;
}

// Generated as internal constructor for term cmp_imm.
pub fn constructor_cmp_imm<C: Context>(
    ctx: &mut C,
    arg0: &OperandSize,
    arg1: Reg,
    arg2: Imm12,
) -> ProducesFlags {
    let v4 = C::writable_zero_reg(ctx);
    let v5 = MInst::AluRRImm12 {
        alu_op: ALUOp::SubS,
        size: arg0.clone(),
        rd: v4,
        rn: arg1,
        imm12: arg2,
    };
    let v6 = ProducesFlags::ProducesFlagsSideEffect { inst: v5 };
    // Rule at src/isa/aarch64/inst.isle line 2141.
    return v6;
}

// Generated as internal constructor for term cmp64_imm.
pub fn constructor_cmp64_imm<C: Context>(ctx: &mut C, arg0: Reg, arg1: Imm12) -> ProducesFlags {
    let v3 = &constructor_cmp_imm(ctx, &OperandSize::Size64, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2147.
    return v3.clone();
}

// Generated as internal constructor for term cmp_extend.
pub fn constructor_cmp_extend<C: Context>(
    ctx: &mut C,
    arg0: &OperandSize,
    arg1: Reg,
    arg2: Reg,
    arg3: &ExtendOp,
) -> ProducesFlags {
    let v5 = C::writable_zero_reg(ctx);
    let v6 = MInst::AluRRRExtend {
        alu_op: ALUOp::SubS,
        size: arg0.clone(),
        rd: v5,
        rn: arg1,
        rm: arg2,
        extendop: arg3.clone(),
    };
    let v7 = ProducesFlags::ProducesFlagsSideEffect { inst: v6 };
    // Rule at src/isa/aarch64/inst.isle line 2151.
    return v7;
}

// Generated as internal constructor for term sbc_paired.
pub fn constructor_sbc_paired<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
) -> ConsumesFlags {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v6 = &constructor_operand_size(ctx, arg0);
    let v7 = MInst::AluRRR {
        alu_op: ALUOp::Sbc,
        size: v6.clone(),
        rd: v4,
        rn: arg1,
        rm: arg2,
    };
    let v8 = C::writable_reg_to_reg(ctx, v4);
    let v9 = ConsumesFlags::ConsumesFlagsReturnsResultWithProducer {
        inst: v7,
        result: v8,
    };
    // Rule at src/isa/aarch64/inst.isle line 2158.
    return v9;
}

// Generated as internal constructor for term vec_misc.
pub fn constructor_vec_misc<C: Context>(
    ctx: &mut C,
    arg0: &VecMisc2,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecMisc {
        op: arg0.clone(),
        rd: v4,
        rn: arg1,
        size: arg2.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2166.
    return v7;
}

// Generated as internal constructor for term vec_tbl.
pub fn constructor_vec_tbl<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::VecTbl {
        rd: v3,
        rn: arg0,
        rm: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2173.
    return v6;
}

// Generated as internal constructor for term vec_tbl_ext.
pub fn constructor_vec_tbl_ext<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecTblExt {
        rd: v4,
        ri: arg0,
        rn: arg1,
        rm: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2179.
    return v7;
}

// Generated as internal constructor for term vec_tbl2.
pub fn constructor_vec_tbl2<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: Reg,
    arg3: Type,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I8X16);
    let v6 = MInst::VecTbl2 {
        rd: v5,
        rn: arg0,
        rn2: arg1,
        rm: arg2,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 2186.
    return v8;
}

// Generated as internal constructor for term vec_tbl2_ext.
pub fn constructor_vec_tbl2_ext<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: Reg,
    arg3: Reg,
    arg4: Type,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I8X16);
    let v7 = MInst::VecTbl2Ext {
        rd: v6,
        ri: arg0,
        rn: arg1,
        rn2: arg2,
        rm: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 2195.
    return v9;
}

// Generated as internal constructor for term vec_rrr_long.
pub fn constructor_vec_rrr_long<C: Context>(
    ctx: &mut C,
    arg0: &VecRRRLongOp,
    arg1: Reg,
    arg2: Reg,
    arg3: bool,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I8X16);
    let v6 = MInst::VecRRRLong {
        alu_op: arg0.clone(),
        rd: v5,
        rn: arg1,
        rm: arg2,
        high_half: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 2204.
    return v8;
}

// Generated as internal constructor for term vec_rr_pair_long.
pub fn constructor_vec_rr_pair_long<C: Context>(
    ctx: &mut C,
    arg0: &VecRRPairLongOp,
    arg1: Reg,
) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::VecRRPairLong {
        op: arg0.clone(),
        rd: v3,
        rn: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2211.
    return v6;
}

// Generated as internal constructor for term vec_rrrr_long.
pub fn constructor_vec_rrrr_long<C: Context>(
    ctx: &mut C,
    arg0: &VecRRRLongModOp,
    arg1: Reg,
    arg2: Reg,
    arg3: Reg,
    arg4: bool,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I8X16);
    let v7 = MInst::VecRRRLongMod {
        alu_op: arg0.clone(),
        rd: v6,
        ri: arg1,
        rn: arg2,
        rm: arg3,
        high_half: arg4,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 2218.
    return v9;
}

// Generated as internal constructor for term vec_rr_narrow_low.
pub fn constructor_vec_rr_narrow_low<C: Context>(
    ctx: &mut C,
    arg0: &VecRRNarrowOp,
    arg1: Reg,
    arg2: &ScalarSize,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecRRNarrowLow {
        op: arg0.clone(),
        rd: v4,
        rn: arg1,
        lane_size: arg2.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2225.
    return v7;
}

// Generated as internal constructor for term vec_rr_narrow_high.
pub fn constructor_vec_rr_narrow_high<C: Context>(
    ctx: &mut C,
    arg0: &VecRRNarrowOp,
    arg1: Reg,
    arg2: Reg,
    arg3: &ScalarSize,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I8X16);
    let v6 = MInst::VecRRNarrowHigh {
        op: arg0.clone(),
        rd: v5,
        ri: arg1,
        rn: arg2,
        lane_size: arg3.clone(),
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 2233.
    return v8;
}

// Generated as internal constructor for term vec_rr_long.
pub fn constructor_vec_rr_long<C: Context>(
    ctx: &mut C,
    arg0: &VecRRLongOp,
    arg1: Reg,
    arg2: bool,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecRRLong {
        op: arg0.clone(),
        rd: v4,
        rn: arg1,
        high_half: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2240.
    return v7;
}

// Generated as internal constructor for term fpu_csel.
pub fn constructor_fpu_csel<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &Cond,
    arg2: Reg,
    arg3: Reg,
) -> ConsumesFlags {
    match arg0 {
        F16 => {
            let v6 = C::use_fp16(ctx);
            if v6 == true {
                let v8 = C::temp_writable_reg(ctx, F16);
                let v9 = MInst::FpuCSel16 {
                    rd: v8,
                    rn: arg2,
                    rm: arg3,
                    cond: arg1.clone(),
                };
                let v10 = C::writable_reg_to_reg(ctx, v8);
                let v11 = ConsumesFlags::ConsumesFlagsReturnsReg {
                    inst: v9,
                    result: v10,
                };
                // Rule at src/isa/aarch64/inst.isle line 2251.
                return v11;
            }
            let v5 = &constructor_fpu_csel(ctx, F32, arg1, arg2, arg3);
            // Rule at src/isa/aarch64/inst.isle line 2248.
            return v5.clone();
        }
        F32 => {
            let v12 = C::temp_writable_reg(ctx, F32);
            let v13 = MInst::FpuCSel32 {
                rd: v12,
                rn: arg2,
                rm: arg3,
                cond: arg1.clone(),
            };
            let v14 = C::writable_reg_to_reg(ctx, v12);
            let v15 = ConsumesFlags::ConsumesFlagsReturnsReg {
                inst: v13,
                result: v14,
            };
            // Rule at src/isa/aarch64/inst.isle line 2258.
            return v15;
        }
        F64 => {
            let v17 = C::temp_writable_reg(ctx, F64);
            let v18 = MInst::FpuCSel64 {
                rd: v17,
                rn: arg2,
                rm: arg3,
                cond: arg1.clone(),
            };
            let v19 = C::writable_reg_to_reg(ctx, v17);
            let v20 = ConsumesFlags::ConsumesFlagsReturnsReg {
                inst: v18,
                result: v19,
            };
            // Rule at src/isa/aarch64/inst.isle line 2264.
            return v20;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "fpu_csel", "src/isa/aarch64/inst.isle line 2247"
    )
}

// Generated as internal constructor for term vec_csel.
pub fn constructor_vec_csel<C: Context>(
    ctx: &mut C,
    arg0: &Cond,
    arg1: Reg,
    arg2: Reg,
) -> ConsumesFlags {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecCSel {
        rd: v4,
        rn: arg1,
        rm: arg2,
        cond: arg0.clone(),
    };
    let v6 = C::writable_reg_to_reg(ctx, v4);
    let v7 = ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: v5,
        result: v6,
    };
    // Rule at src/isa/aarch64/inst.isle line 2272.
    return v7;
}

// Generated as internal constructor for term fpu_round.
pub fn constructor_fpu_round<C: Context>(ctx: &mut C, arg0: &FpuRoundMode, arg1: Reg) -> Reg {
    let v3 = C::temp_writable_reg(ctx, F64);
    let v4 = MInst::FpuRound {
        op: arg0.clone(),
        rd: v3,
        rn: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2280.
    return v6;
}

// Generated as internal constructor for term fpu_move.
pub fn constructor_fpu_move<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v7 = C::fits_in_64(ctx, arg0);
    if let Some(v8) = v7 {
        let v10 = C::temp_writable_reg(ctx, F64);
        let v11 = MInst::FpuMove64 { rd: v10, rn: arg1 };
        let v12 = C::emit(ctx, &v11);
        let v13 = C::writable_reg_to_reg(ctx, v10);
        // Rule at src/isa/aarch64/inst.isle line 2291.
        return v13;
    }
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::FpuMove128 { rd: v3, rn: arg1 };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2287.
    return v6;
}

// Generated as internal constructor for term mov_to_fpu.
pub fn constructor_mov_to_fpu<C: Context>(ctx: &mut C, arg0: Reg, arg1: &ScalarSize) -> Reg {
    if let &ScalarSize::Size16 = arg1 {
        let v7 = C::use_fp16(ctx);
        if v7 == false {
            let v9 = constructor_mov_to_fpu(ctx, arg0, &ScalarSize::Size32);
            // Rule at src/isa/aarch64/inst.isle line 2302.
            return v9;
        }
    }
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::MovToFpu {
        rd: v3,
        rn: arg0,
        size: arg1.clone(),
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2298.
    return v6;
}

// Generated as internal constructor for term fpu_move_fp_imm.
pub fn constructor_fpu_move_fp_imm<C: Context>(
    ctx: &mut C,
    arg0: ASIMDFPModImm,
    arg1: &ScalarSize,
) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::FpuMoveFPImm {
        rd: v3,
        imm: arg0,
        size: arg1.clone(),
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2308.
    return v6;
}

// Generated as internal constructor for term mov_to_vec.
pub fn constructor_mov_to_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: u8,
    arg3: &VectorSize,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I8X16);
    let v6 = MInst::MovToVec {
        rd: v5,
        ri: arg0,
        rn: arg1,
        idx: arg2,
        size: arg3.clone(),
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 2315.
    return v8;
}

// Generated as internal constructor for term mov_vec_elem.
pub fn constructor_mov_vec_elem<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: u8,
    arg3: u8,
    arg4: &VectorSize,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I8X16);
    let v7 = MInst::VecMovElement {
        rd: v6,
        ri: arg0,
        rn: arg1,
        dest_idx: arg2,
        src_idx: arg3,
        size: arg4.clone(),
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 2322.
    return v9;
}

// Generated as internal constructor for term mov_from_vec.
pub fn constructor_mov_from_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: u8,
    arg2: &ScalarSize,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::MovFromVec {
        rd: v4,
        rn: arg0,
        idx: arg1,
        size: arg2.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2329.
    return v7;
}

// Generated as internal constructor for term mov_from_vec_signed.
pub fn constructor_mov_from_vec_signed<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: u8,
    arg2: &VectorSize,
    arg3: &OperandSize,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = MInst::MovFromVecSigned {
        rd: v5,
        rn: arg0,
        idx: arg1,
        size: arg2.clone(),
        scalar_size: arg3.clone(),
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 2336.
    return v8;
}

// Generated as internal constructor for term fpu_move_from_vec.
pub fn constructor_fpu_move_from_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: u8,
    arg2: &VectorSize,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::FpuMoveFromVec {
        rd: v4,
        rn: arg0,
        idx: arg1,
        size: arg2.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2342.
    return v7;
}

// Generated as internal constructor for term extend.
pub fn constructor_extend<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: bool,
    arg2: u8,
    arg3: u8,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = MInst::Extend {
        rd: v5,
        rn: arg0,
        signed: arg1,
        from_bits: arg2,
        to_bits: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 2349.
    return v8;
}

// Generated as internal constructor for term fpu_extend.
pub fn constructor_fpu_extend<C: Context>(ctx: &mut C, arg0: Reg, arg1: &ScalarSize) -> Reg {
    let v3 = C::temp_writable_reg(ctx, F32X4);
    let v4 = MInst::FpuExtend {
        rd: v3,
        rn: arg0,
        size: arg1.clone(),
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2356.
    return v6;
}

// Generated as internal constructor for term vec_extend.
pub fn constructor_vec_extend<C: Context>(
    ctx: &mut C,
    arg0: &VecExtendOp,
    arg1: Reg,
    arg2: bool,
    arg3: &ScalarSize,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, I8X16);
    let v6 = MInst::VecExtend {
        t: arg0.clone(),
        rd: v5,
        rn: arg1,
        high_half: arg2,
        lane_size: arg3.clone(),
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 2363.
    return v8;
}

// Generated as internal constructor for term vec_extract.
pub fn constructor_vec_extract<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: u8) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecExtract {
        rd: v4,
        rn: arg0,
        rm: arg1,
        imm4: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2370.
    return v7;
}

// Generated as internal constructor for term load_acquire.
pub fn constructor_load_acquire<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: MemFlags,
    arg2: Reg,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::LoadAcquire {
        access_ty: arg0,
        rt: v4,
        rn: arg2,
        flags: arg1,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 2377.
    return v7;
}

// Generated as internal constructor for term store_release.
pub fn constructor_store_release<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: MemFlags,
    arg2: Reg,
    arg3: Reg,
) -> SideEffectNoResult {
    let v4 = MInst::StoreRelease {
        access_ty: arg0,
        rt: arg2,
        rn: arg3,
        flags: arg1,
    };
    let v5 = SideEffectNoResult::Inst { inst: v4 };
    // Rule at src/isa/aarch64/inst.isle line 2384.
    return v5;
}

// Generated as internal constructor for term tst_imm.
pub fn constructor_tst_imm<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: ImmLogic,
) -> ProducesFlags {
    let v4 = &constructor_operand_size(ctx, arg0);
    let v5 = C::writable_zero_reg(ctx);
    let v6 = MInst::AluRRImmLogic {
        alu_op: ALUOp::AndS,
        size: v4.clone(),
        rd: v5,
        rn: arg1,
        imml: arg2,
    };
    let v7 = ProducesFlags::ProducesFlagsSideEffect { inst: v6 };
    // Rule at src/isa/aarch64/inst.isle line 2392.
    return v7;
}

// Generated as internal constructor for term csel.
pub fn constructor_csel<C: Context>(
    ctx: &mut C,
    arg0: &Cond,
    arg1: Reg,
    arg2: Reg,
) -> ConsumesFlags {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::CSel {
        rd: v4,
        cond: arg0.clone(),
        rn: arg1,
        rm: arg2,
    };
    let v6 = C::writable_reg_to_reg(ctx, v4);
    let v7 = ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: v5,
        result: v6,
    };
    // Rule at src/isa/aarch64/inst.isle line 2406.
    return v7;
}

// Generated as internal constructor for term cset.
pub fn constructor_cset<C: Context>(ctx: &mut C, arg0: &Cond) -> ConsumesFlags {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::CSet {
        rd: v2,
        cond: arg0.clone(),
    };
    let v4 = C::writable_reg_to_reg(ctx, v2);
    let v5 = ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: v3,
        result: v4,
    };
    // Rule at src/isa/aarch64/inst.isle line 2414.
    return v5;
}

// Generated as internal constructor for term cset_paired.
pub fn constructor_cset_paired<C: Context>(ctx: &mut C, arg0: &Cond) -> ConsumesFlags {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::CSet {
        rd: v2,
        cond: arg0.clone(),
    };
    let v4 = C::writable_reg_to_reg(ctx, v2);
    let v5 = ConsumesFlags::ConsumesFlagsReturnsResultWithProducer {
        inst: v3,
        result: v4,
    };
    // Rule at src/isa/aarch64/inst.isle line 2421.
    return v5;
}

// Generated as internal constructor for term csetm.
pub fn constructor_csetm<C: Context>(ctx: &mut C, arg0: &Cond) -> ConsumesFlags {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::CSetm {
        rd: v2,
        cond: arg0.clone(),
    };
    let v4 = C::writable_reg_to_reg(ctx, v2);
    let v5 = ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: v3,
        result: v4,
    };
    // Rule at src/isa/aarch64/inst.isle line 2427.
    return v5;
}

// Generated as internal constructor for term csneg.
pub fn constructor_csneg<C: Context>(
    ctx: &mut C,
    arg0: &Cond,
    arg1: Reg,
    arg2: Reg,
) -> ConsumesFlags {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::CSNeg {
        rd: v4,
        cond: arg0.clone(),
        rn: arg1,
        rm: arg2,
    };
    let v6 = C::writable_reg_to_reg(ctx, v4);
    let v7 = ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: v5,
        result: v6,
    };
    // Rule at src/isa/aarch64/inst.isle line 2437.
    return v7;
}

// Generated as internal constructor for term ccmp.
pub fn constructor_ccmp<C: Context>(
    ctx: &mut C,
    arg0: &OperandSize,
    arg1: Reg,
    arg2: Reg,
    arg3: NZCV,
    arg4: &Cond,
    arg5: &ProducesFlags,
) -> ProducesFlags {
    let v6 = MInst::CCmp {
        size: arg0.clone(),
        rn: arg1,
        rm: arg2,
        nzcv: arg3,
        cond: arg4.clone(),
    };
    let v7 = ProducesFlags::ProducesFlagsSideEffect { inst: v6 };
    let v8 = &constructor_produces_flags_concat(ctx, arg5, &v7);
    // Rule at src/isa/aarch64/inst.isle line 2447.
    return v8.clone();
}

// Generated as internal constructor for term ccmp_imm.
pub fn constructor_ccmp_imm<C: Context>(
    ctx: &mut C,
    arg0: &OperandSize,
    arg1: Reg,
    arg2: UImm5,
    arg3: NZCV,
    arg4: &Cond,
) -> ConsumesFlags {
    let v6 = C::temp_writable_reg(ctx, I64);
    let v9 = C::writable_reg_to_reg(ctx, v6);
    let v10 = C::value_reg(ctx, v9);
    let v7 = MInst::CCmpImm {
        size: arg0.clone(),
        rn: arg1,
        imm: arg2,
        nzcv: arg3,
        cond: arg4.clone(),
    };
    let v8 = MInst::CSet {
        rd: v6,
        cond: arg4.clone(),
    };
    let v11 = ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
        inst1: v7,
        inst2: v8,
        result: v10,
    };
    // Rule at src/isa/aarch64/inst.isle line 2452.
    return v11;
}

// Generated as internal constructor for term add.
pub fn constructor_add<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::Add, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2462.
    return v4;
}

// Generated as internal constructor for term add_imm.
pub fn constructor_add_imm<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Imm12) -> Reg {
    let v4 = constructor_alu_rr_imm12(ctx, &ALUOp::Add, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2465.
    return v4;
}

// Generated as internal constructor for term add_extend.
pub fn constructor_add_extend<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: &ExtendedValue,
) -> Reg {
    let v4 = constructor_alu_rr_extend_reg(ctx, &ALUOp::Add, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2468.
    return v4;
}

// Generated as internal constructor for term add_extend_op.
pub fn constructor_add_extend_op<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: &ExtendOp,
) -> Reg {
    let v5 = constructor_alu_rrr_extend(ctx, &ALUOp::Add, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 2471.
    return v5;
}

// Generated as internal constructor for term add_shift.
pub fn constructor_add_shift<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: ShiftOpAndAmt,
) -> Reg {
    let v5 = constructor_alu_rrr_shift(ctx, &ALUOp::Add, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 2474.
    return v5;
}

// Generated as internal constructor for term add_vec.
pub fn constructor_add_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Add, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2477.
    return v4;
}

// Generated as internal constructor for term sub.
pub fn constructor_sub<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::Sub, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2482.
    return v4;
}

// Generated as internal constructor for term sub_imm.
pub fn constructor_sub_imm<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Imm12) -> Reg {
    let v4 = constructor_alu_rr_imm12(ctx, &ALUOp::Sub, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2485.
    return v4;
}

// Generated as internal constructor for term sub_extend.
pub fn constructor_sub_extend<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: &ExtendedValue,
) -> Reg {
    let v4 = constructor_alu_rr_extend_reg(ctx, &ALUOp::Sub, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2488.
    return v4;
}

// Generated as internal constructor for term sub_shift.
pub fn constructor_sub_shift<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: ShiftOpAndAmt,
) -> Reg {
    let v5 = constructor_alu_rrr_shift(ctx, &ALUOp::Sub, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 2491.
    return v5;
}

// Generated as internal constructor for term sub_vec.
pub fn constructor_sub_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Sub, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2494.
    return v4;
}

// Generated as internal constructor for term sub_i128.
pub fn constructor_sub_i128<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: ValueRegs,
) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x0);
    let v5 = C::value_regs_get(ctx, arg0, 0x1);
    let v6 = C::value_regs_get(ctx, arg1, 0x0);
    let v7 = C::value_regs_get(ctx, arg1, 0x1);
    let v9 = &constructor_sub_with_flags_paired(ctx, I64, v3, v6);
    let v10 = &constructor_sbc_paired(ctx, I64, v5, v7);
    let v11 = constructor_with_flags(ctx, v9, v10);
    // Rule at src/isa/aarch64/inst.isle line 2497.
    return v11;
}

// Generated as internal constructor for term madd.
pub fn constructor_madd<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: Reg,
) -> Reg {
    let v5 = constructor_alu_rrrr(ctx, &ALUOp3::MAdd, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 2517.
    return v5;
}

// Generated as internal constructor for term msub.
pub fn constructor_msub<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: Reg,
) -> Reg {
    let v5 = constructor_alu_rrrr(ctx, &ALUOp3::MSub, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 2522.
    return v5;
}

// Generated as internal constructor for term umaddl.
pub fn constructor_umaddl<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: Reg) -> Reg {
    let v5 = constructor_alu_rrrr(ctx, &ALUOp3::UMAddL, I32, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2526.
    return v5;
}

// Generated as internal constructor for term smaddl.
pub fn constructor_smaddl<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: Reg) -> Reg {
    let v5 = constructor_alu_rrrr(ctx, &ALUOp3::SMAddL, I32, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2530.
    return v5;
}

// Generated as internal constructor for term uqadd.
pub fn constructor_uqadd<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Uqadd, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2534.
    return v4;
}

// Generated as internal constructor for term sqadd.
pub fn constructor_sqadd<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Sqadd, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2538.
    return v4;
}

// Generated as internal constructor for term uqsub.
pub fn constructor_uqsub<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Uqsub, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2542.
    return v4;
}

// Generated as internal constructor for term sqsub.
pub fn constructor_sqsub<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Sqsub, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2546.
    return v4;
}

// Generated as internal constructor for term umulh.
pub fn constructor_umulh<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::UMulH, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2550.
    return v4;
}

// Generated as internal constructor for term smulh.
pub fn constructor_smulh<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::SMulH, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2554.
    return v4;
}

// Generated as internal constructor for term mul.
pub fn constructor_mul<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Mul, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2558.
    return v4;
}

// Generated as internal constructor for term neg.
pub fn constructor_neg<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Neg, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2562.
    return v3;
}

// Generated as internal constructor for term rev16.
pub fn constructor_rev16<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Rev16, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2566.
    return v3;
}

// Generated as internal constructor for term rev32.
pub fn constructor_rev32<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Rev32, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2570.
    return v3;
}

// Generated as internal constructor for term rev64.
pub fn constructor_rev64<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Rev64, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2574.
    return v3;
}

// Generated as internal constructor for term xtn.
pub fn constructor_xtn<C: Context>(ctx: &mut C, arg0: Reg, arg1: &ScalarSize) -> Reg {
    let v3 = constructor_vec_rr_narrow_low(ctx, &VecRRNarrowOp::Xtn, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2578.
    return v3;
}

// Generated as internal constructor for term fcvtn.
pub fn constructor_fcvtn<C: Context>(ctx: &mut C, arg0: Reg, arg1: &ScalarSize) -> Reg {
    let v3 = constructor_vec_rr_narrow_low(ctx, &VecRRNarrowOp::Fcvtn, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2582.
    return v3;
}

// Generated as internal constructor for term sqxtn.
pub fn constructor_sqxtn<C: Context>(ctx: &mut C, arg0: Reg, arg1: &ScalarSize) -> Reg {
    let v3 = constructor_vec_rr_narrow_low(ctx, &VecRRNarrowOp::Sqxtn, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2586.
    return v3;
}

// Generated as internal constructor for term sqxtn2.
pub fn constructor_sqxtn2<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &ScalarSize) -> Reg {
    let v4 = constructor_vec_rr_narrow_high(ctx, &VecRRNarrowOp::Sqxtn, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2590.
    return v4;
}

// Generated as internal constructor for term sqxtun.
pub fn constructor_sqxtun<C: Context>(ctx: &mut C, arg0: Reg, arg1: &ScalarSize) -> Reg {
    let v3 = constructor_vec_rr_narrow_low(ctx, &VecRRNarrowOp::Sqxtun, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2594.
    return v3;
}

// Generated as internal constructor for term sqxtun2.
pub fn constructor_sqxtun2<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &ScalarSize,
) -> Reg {
    let v4 = constructor_vec_rr_narrow_high(ctx, &VecRRNarrowOp::Sqxtun, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2598.
    return v4;
}

// Generated as internal constructor for term uqxtn.
pub fn constructor_uqxtn<C: Context>(ctx: &mut C, arg0: Reg, arg1: &ScalarSize) -> Reg {
    let v3 = constructor_vec_rr_narrow_low(ctx, &VecRRNarrowOp::Uqxtn, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2602.
    return v3;
}

// Generated as internal constructor for term uqxtn2.
pub fn constructor_uqxtn2<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &ScalarSize) -> Reg {
    let v4 = constructor_vec_rr_narrow_high(ctx, &VecRRNarrowOp::Uqxtn, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2606.
    return v4;
}

// Generated as internal constructor for term aarch64_fence.
pub fn constructor_aarch64_fence<C: Context>(ctx: &mut C) -> SideEffectNoResult {
    let v1 = SideEffectNoResult::Inst { inst: MInst::Fence };
    // Rule at src/isa/aarch64/inst.isle line 2610.
    return v1;
}

// Generated as internal constructor for term csdb.
pub fn constructor_csdb<C: Context>(ctx: &mut C) -> SideEffectNoResult {
    let v1 = SideEffectNoResult::Inst { inst: MInst::Csdb };
    // Rule at src/isa/aarch64/inst.isle line 2615.
    return v1;
}

// Generated as internal constructor for term brk.
pub fn constructor_brk<C: Context>(ctx: &mut C) -> SideEffectNoResult {
    let v1 = SideEffectNoResult::Inst { inst: MInst::Brk };
    // Rule at src/isa/aarch64/inst.isle line 2620.
    return v1;
}

// Generated as internal constructor for term addp.
pub fn constructor_addp<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Addp, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2625.
    return v4;
}

// Generated as internal constructor for term zip1.
pub fn constructor_zip1<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Zip1, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2629.
    return v4;
}

// Generated as internal constructor for term vec_abs.
pub fn constructor_vec_abs<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Abs, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2633.
    return v3;
}

// Generated as internal constructor for term abs.
pub fn constructor_abs<C: Context>(ctx: &mut C, arg0: &OperandSize, arg1: Reg) -> Reg {
    let v3 = C::u8_into_imm12(ctx, 0x0);
    let v4 = &constructor_cmp_imm(ctx, arg0, arg1, v3);
    let v6 = &constructor_csneg(ctx, &Cond::Gt, arg1, arg1);
    let v7 = constructor_with_flags(ctx, v4, v6);
    let v9 = C::value_regs_get(ctx, v7, 0x0);
    // Rule at src/isa/aarch64/inst.isle line 2638.
    return v9;
}

// Generated as internal constructor for term addv.
pub fn constructor_addv<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_lanes(ctx, &VecLanesOp::Addv, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2644.
    return v3;
}

// Generated as internal constructor for term shll32.
pub fn constructor_shll32<C: Context>(ctx: &mut C, arg0: Reg, arg1: bool) -> Reg {
    let v3 = constructor_vec_rr_long(ctx, &VecRRLongOp::Shll32, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2648.
    return v3;
}

// Generated as internal constructor for term saddlp8.
pub fn constructor_saddlp8<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v2 = constructor_vec_rr_pair_long(ctx, &VecRRPairLongOp::Saddlp8, arg0);
    // Rule at src/isa/aarch64/inst.isle line 2653.
    return v2;
}

// Generated as internal constructor for term saddlp16.
pub fn constructor_saddlp16<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v2 = constructor_vec_rr_pair_long(ctx, &VecRRPairLongOp::Saddlp16, arg0);
    // Rule at src/isa/aarch64/inst.isle line 2656.
    return v2;
}

// Generated as internal constructor for term uaddlp8.
pub fn constructor_uaddlp8<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v2 = constructor_vec_rr_pair_long(ctx, &VecRRPairLongOp::Uaddlp8, arg0);
    // Rule at src/isa/aarch64/inst.isle line 2659.
    return v2;
}

// Generated as internal constructor for term uaddlp16.
pub fn constructor_uaddlp16<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v2 = constructor_vec_rr_pair_long(ctx, &VecRRPairLongOp::Uaddlp16, arg0);
    // Rule at src/isa/aarch64/inst.isle line 2662.
    return v2;
}

// Generated as internal constructor for term umlal32.
pub fn constructor_umlal32<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: Reg,
    arg3: bool,
) -> Reg {
    let v5 = constructor_vec_rrrr_long(ctx, &VecRRRLongModOp::Umlal32, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 2666.
    return v5;
}

// Generated as internal constructor for term smull8.
pub fn constructor_smull8<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: bool) -> Reg {
    let v4 = constructor_vec_rrr_long(ctx, &VecRRRLongOp::Smull8, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2670.
    return v4;
}

// Generated as internal constructor for term umull8.
pub fn constructor_umull8<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: bool) -> Reg {
    let v4 = constructor_vec_rrr_long(ctx, &VecRRRLongOp::Umull8, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2674.
    return v4;
}

// Generated as internal constructor for term smull16.
pub fn constructor_smull16<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: bool) -> Reg {
    let v4 = constructor_vec_rrr_long(ctx, &VecRRRLongOp::Smull16, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2678.
    return v4;
}

// Generated as internal constructor for term umull16.
pub fn constructor_umull16<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: bool) -> Reg {
    let v4 = constructor_vec_rrr_long(ctx, &VecRRRLongOp::Umull16, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2682.
    return v4;
}

// Generated as internal constructor for term smull32.
pub fn constructor_smull32<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: bool) -> Reg {
    let v4 = constructor_vec_rrr_long(ctx, &VecRRRLongOp::Smull32, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2686.
    return v4;
}

// Generated as internal constructor for term umull32.
pub fn constructor_umull32<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: bool) -> Reg {
    let v4 = constructor_vec_rrr_long(ctx, &VecRRRLongOp::Umull32, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2690.
    return v4;
}

// Generated as internal constructor for term asr.
pub fn constructor_asr<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::Asr, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2694.
    return v4;
}

// Generated as internal constructor for term asr_imm.
pub fn constructor_asr_imm<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: ImmShift) -> Reg {
    let v4 = constructor_alu_rr_imm_shift(ctx, &ALUOp::Asr, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2697.
    return v4;
}

// Generated as internal constructor for term lsr.
pub fn constructor_lsr<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::Lsr, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2701.
    return v4;
}

// Generated as internal constructor for term lsr_imm.
pub fn constructor_lsr_imm<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: ImmShift) -> Reg {
    let v4 = constructor_alu_rr_imm_shift(ctx, &ALUOp::Lsr, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2704.
    return v4;
}

// Generated as internal constructor for term lsl.
pub fn constructor_lsl<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::Lsl, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2708.
    return v4;
}

// Generated as internal constructor for term lsl_imm.
pub fn constructor_lsl_imm<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: ImmShift) -> Reg {
    let v4 = constructor_alu_rr_imm_shift(ctx, &ALUOp::Lsl, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2711.
    return v4;
}

// Generated as internal constructor for term a64_udiv.
pub fn constructor_a64_udiv<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::UDiv, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2715.
    return v4;
}

// Generated as internal constructor for term a64_sdiv.
pub fn constructor_a64_sdiv<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::SDiv, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2719.
    return v4;
}

// Generated as internal constructor for term not.
pub fn constructor_not<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Not, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2723.
    return v3;
}

// Generated as internal constructor for term orr_not.
pub fn constructor_orr_not<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::OrrNot, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2728.
    return v4;
}

// Generated as internal constructor for term orr_not_shift.
pub fn constructor_orr_not_shift<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: ShiftOpAndAmt,
) -> Reg {
    let v5 = constructor_alu_rrr_shift(ctx, &ALUOp::OrrNot, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 2731.
    return v5;
}

// Generated as internal constructor for term orr.
pub fn constructor_orr<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::Orr, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2736.
    return v4;
}

// Generated as internal constructor for term orr_imm.
pub fn constructor_orr_imm<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: ImmLogic) -> Reg {
    let v4 = constructor_alu_rr_imm_logic(ctx, &ALUOp::Orr, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2739.
    return v4;
}

// Generated as internal constructor for term orr_shift.
pub fn constructor_orr_shift<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: ShiftOpAndAmt,
) -> Reg {
    let v5 = constructor_alu_rrr_shift(ctx, &ALUOp::Orr, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 2742.
    return v5;
}

// Generated as internal constructor for term orr_vec.
pub fn constructor_orr_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Orr, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2745.
    return v4;
}

// Generated as internal constructor for term and_reg.
pub fn constructor_and_reg<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::And, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2750.
    return v4;
}

// Generated as internal constructor for term and_imm.
pub fn constructor_and_imm<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: ImmLogic) -> Reg {
    let v4 = constructor_alu_rr_imm_logic(ctx, &ALUOp::And, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2753.
    return v4;
}

// Generated as internal constructor for term and_vec.
pub fn constructor_and_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::And, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2756.
    return v4;
}

// Generated as internal constructor for term eor.
pub fn constructor_eor<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::Eor, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2760.
    return v4;
}

// Generated as internal constructor for term eor_vec.
pub fn constructor_eor_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Eor, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2763.
    return v4;
}

// Generated as internal constructor for term bic.
pub fn constructor_bic<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::AndNot, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2768.
    return v4;
}

// Generated as internal constructor for term bic_vec.
pub fn constructor_bic_vec<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Bic, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2771.
    return v4;
}

// Generated as internal constructor for term sshl.
pub fn constructor_sshl<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Sshl, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2775.
    return v4;
}

// Generated as internal constructor for term ushl.
pub fn constructor_ushl<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: &VectorSize) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Ushl, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2779.
    return v4;
}

// Generated as internal constructor for term ushl_vec_imm.
pub fn constructor_ushl_vec_imm<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: u8,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_shift_imm(ctx, &VecShiftImmOp::Shl, arg1, arg0, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2783.
    return v4;
}

// Generated as internal constructor for term ushr_vec_imm.
pub fn constructor_ushr_vec_imm<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: u8,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_shift_imm(ctx, &VecShiftImmOp::Ushr, arg1, arg0, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2787.
    return v4;
}

// Generated as internal constructor for term sshr_vec_imm.
pub fn constructor_sshr_vec_imm<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: u8,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_shift_imm(ctx, &VecShiftImmOp::Sshr, arg1, arg0, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2791.
    return v4;
}

// Generated as internal constructor for term a64_rotr.
pub fn constructor_a64_rotr<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::RotR, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2796.
    return v4;
}

// Generated as internal constructor for term a64_rotr_imm.
pub fn constructor_a64_rotr_imm<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: ImmShift,
) -> Reg {
    let v4 = constructor_alu_rr_imm_shift(ctx, &ALUOp::RotR, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2799.
    return v4;
}

// Generated as internal constructor for term rbit.
pub fn constructor_rbit<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v3 = constructor_bit_rr(ctx, &BitOp::RBit, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2804.
    return v3;
}

// Generated as internal constructor for term a64_clz.
pub fn constructor_a64_clz<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v3 = constructor_bit_rr(ctx, &BitOp::Clz, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2809.
    return v3;
}

// Generated as internal constructor for term a64_cls.
pub fn constructor_a64_cls<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v3 = constructor_bit_rr(ctx, &BitOp::Cls, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2814.
    return v3;
}

// Generated as internal constructor for term a64_rev16.
pub fn constructor_a64_rev16<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v3 = constructor_bit_rr(ctx, &BitOp::Rev16, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2819.
    return v3;
}

// Generated as internal constructor for term a64_rev32.
pub fn constructor_a64_rev32<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v3 = constructor_bit_rr(ctx, &BitOp::Rev32, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2822.
    return v3;
}

// Generated as internal constructor for term a64_rev64.
pub fn constructor_a64_rev64<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg) -> Reg {
    let v3 = constructor_bit_rr(ctx, &BitOp::Rev64, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2825.
    return v3;
}

// Generated as internal constructor for term eon.
pub fn constructor_eon<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = constructor_alu_rrr(ctx, &ALUOp::EorNot, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 2830.
    return v4;
}

// Generated as internal constructor for term vec_cnt.
pub fn constructor_vec_cnt<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Cnt, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 2835.
    return v3;
}

// Generated as internal constructor for term bsl.
pub fn constructor_bsl<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
    arg3: Reg,
) -> Reg {
    let v5 = &constructor_vector_size(ctx, arg0);
    let v6 = constructor_vec_rrr_mod(ctx, &VecALUModOp::Bsl, arg1, arg2, arg3, v5);
    // Rule at src/isa/aarch64/inst.isle line 2840.
    return v6;
}

// Generated as internal constructor for term udf.
pub fn constructor_udf<C: Context>(ctx: &mut C, arg0: &TrapCode) -> SideEffectNoResult {
    let v1 = MInst::Udf {
        trap_code: arg0.clone(),
    };
    let v2 = SideEffectNoResult::Inst { inst: v1 };
    // Rule at src/isa/aarch64/inst.isle line 2846.
    return v2;
}

// Generated as internal constructor for term aarch64_uload8.
pub fn constructor_aarch64_uload8<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::ULoad8 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2852.
    return v6;
}

// Generated as internal constructor for term aarch64_sload8.
pub fn constructor_aarch64_sload8<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::SLoad8 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2857.
    return v6;
}

// Generated as internal constructor for term aarch64_uload16.
pub fn constructor_aarch64_uload16<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::ULoad16 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2862.
    return v6;
}

// Generated as internal constructor for term aarch64_sload16.
pub fn constructor_aarch64_sload16<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::SLoad16 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2867.
    return v6;
}

// Generated as internal constructor for term aarch64_uload32.
pub fn constructor_aarch64_uload32<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::ULoad32 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2872.
    return v6;
}

// Generated as internal constructor for term aarch64_sload32.
pub fn constructor_aarch64_sload32<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::SLoad32 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2877.
    return v6;
}

// Generated as internal constructor for term aarch64_uload64.
pub fn constructor_aarch64_uload64<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::ULoad64 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2882.
    return v6;
}

// Generated as internal constructor for term aarch64_fpuload16.
pub fn constructor_aarch64_fpuload16<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, F64);
    let v4 = MInst::FpuLoad16 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2887.
    return v6;
}

// Generated as internal constructor for term aarch64_fpuload32.
pub fn constructor_aarch64_fpuload32<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, F64);
    let v4 = MInst::FpuLoad32 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2892.
    return v6;
}

// Generated as internal constructor for term aarch64_fpuload64.
pub fn constructor_aarch64_fpuload64<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, F64);
    let v4 = MInst::FpuLoad64 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2897.
    return v6;
}

// Generated as internal constructor for term aarch64_fpuload128.
pub fn constructor_aarch64_fpuload128<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
) -> Reg {
    let v3 = C::temp_writable_reg(ctx, F64X2);
    let v4 = MInst::FpuLoad128 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 2902.
    return v6;
}

// Generated as internal constructor for term aarch64_loadp64.
pub fn constructor_aarch64_loadp64<C: Context>(
    ctx: &mut C,
    arg0: &PairAMode,
    arg1: MemFlags,
) -> ValueRegs {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = MInst::LoadP64 {
        rt: v3,
        rt2: v4,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v3);
    let v8 = C::writable_reg_to_reg(ctx, v4);
    let v9 = C::value_regs(ctx, v7, v8);
    // Rule at src/isa/aarch64/inst.isle line 2907.
    return v9;
}

// Generated as internal constructor for term aarch64_store8.
pub fn constructor_aarch64_store8<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
    arg2: Reg,
) -> SideEffectNoResult {
    let v3 = MInst::Store8 {
        rd: arg2,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 2916.
    return v4;
}

// Generated as internal constructor for term aarch64_store16.
pub fn constructor_aarch64_store16<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
    arg2: Reg,
) -> SideEffectNoResult {
    let v3 = MInst::Store16 {
        rd: arg2,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 2919.
    return v4;
}

// Generated as internal constructor for term aarch64_store32.
pub fn constructor_aarch64_store32<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
    arg2: Reg,
) -> SideEffectNoResult {
    let v3 = MInst::Store32 {
        rd: arg2,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 2922.
    return v4;
}

// Generated as internal constructor for term aarch64_store64.
pub fn constructor_aarch64_store64<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
    arg2: Reg,
) -> SideEffectNoResult {
    let v3 = MInst::Store64 {
        rd: arg2,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 2925.
    return v4;
}

// Generated as internal constructor for term aarch64_fpustore16.
pub fn constructor_aarch64_fpustore16<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
    arg2: Reg,
) -> SideEffectNoResult {
    let v3 = MInst::FpuStore16 {
        rd: arg2,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 2928.
    return v4;
}

// Generated as internal constructor for term aarch64_fpustore32.
pub fn constructor_aarch64_fpustore32<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
    arg2: Reg,
) -> SideEffectNoResult {
    let v3 = MInst::FpuStore32 {
        rd: arg2,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 2931.
    return v4;
}

// Generated as internal constructor for term aarch64_fpustore64.
pub fn constructor_aarch64_fpustore64<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
    arg2: Reg,
) -> SideEffectNoResult {
    let v3 = MInst::FpuStore64 {
        rd: arg2,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 2934.
    return v4;
}

// Generated as internal constructor for term aarch64_fpustore128.
pub fn constructor_aarch64_fpustore128<C: Context>(
    ctx: &mut C,
    arg0: &AMode,
    arg1: MemFlags,
    arg2: Reg,
) -> SideEffectNoResult {
    let v3 = MInst::FpuStore128 {
        rd: arg2,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v4 = SideEffectNoResult::Inst { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 2937.
    return v4;
}

// Generated as internal constructor for term aarch64_storep64.
pub fn constructor_aarch64_storep64<C: Context>(
    ctx: &mut C,
    arg0: &PairAMode,
    arg1: MemFlags,
    arg2: Reg,
    arg3: Reg,
) -> SideEffectNoResult {
    let v4 = MInst::StoreP64 {
        rt: arg2,
        rt2: arg3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = SideEffectNoResult::Inst { inst: v4 };
    // Rule at src/isa/aarch64/inst.isle line 2940.
    return v5;
}

// Generated as internal constructor for term trap_if.
pub fn constructor_trap_if<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &TrapCode,
    arg2: &Cond,
) -> InstOutput {
    let v3 = C::cond_br_cond(ctx, arg2);
    let v4 = MInst::TrapIf {
        kind: v3,
        trap_code: arg1.clone(),
    };
    let v5 = ConsumesFlags::ConsumesFlagsSideEffect { inst: v4 };
    let v6 = &constructor_with_flags_side_effect(ctx, arg0, &v5);
    let v7 = constructor_side_effect(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 2946.
    return v7;
}

// Generated as internal constructor for term imm.
pub fn constructor_imm<C: Context>(ctx: &mut C, arg0: Type, arg1: &ImmExtend, arg2: u64) -> Reg {
    let v1 = C::integral_ty(ctx, arg0);
    if let Some(v2) = v1 {
        if let &ImmExtend::Zero = arg1 {
            let v5 = C::move_wide_const_from_u64(ctx, v2, arg2);
            if let Some(v6) = v5 {
                let v7 = &constructor_operand_size(ctx, v2);
                let v8 = constructor_movz(ctx, v6, v7);
                let v10 = C::add_range_fact(ctx, v8, 0x40, arg2, arg2);
                // Rule at src/isa/aarch64/inst.isle line 2974.
                return v10;
            }
            let v11 = C::ty_32_or_64(ctx, v2);
            if let Some(v12) = v11 {
                let v13 = C::move_wide_const_from_inverted_u64(ctx, v12, arg2);
                if let Some(v14) = v13 {
                    let v15 = &constructor_operand_size(ctx, v12);
                    let v16 = constructor_movn(ctx, v14, v15);
                    let v17 = C::add_range_fact(ctx, v16, 0x40, arg2, arg2);
                    // Rule at src/isa/aarch64/inst.isle line 2979.
                    return v17;
                }
            }
            let v18 = C::imm_logic_from_u64(ctx, v2, arg2);
            if let Some(v19) = v18 {
                let v20 = C::imm_size_from_type(ctx, v2);
                if let Some(v21) = v20 {
                    let v22 = C::zero_reg(ctx);
                    let v23 = constructor_orr_imm(ctx, v2, v22, v19);
                    let v24 = C::add_range_fact(ctx, v23, v21, arg2, arg2);
                    // Rule at src/isa/aarch64/inst.isle line 2987.
                    return v24;
                }
            }
        }
        let v25 = C::load_constant64_full(ctx, v2, arg1, arg2);
        // Rule at src/isa/aarch64/inst.isle line 2998.
        return v25;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "imm", "src/isa/aarch64/inst.isle line 2970"
    )
}

// Generated as internal constructor for term put_in_reg_sext32.
pub fn constructor_put_in_reg_sext32<C: Context>(ctx: &mut C, arg0: Value) -> Reg {
    let v1 = C::value_type(ctx, arg0);
    match v1 {
        I32 => {
            let v4 = C::put_in_reg(ctx, arg0);
            // Rule at src/isa/aarch64/inst.isle line 3009.
            return v4;
        }
        I64 => {
            let v4 = C::put_in_reg(ctx, arg0);
            // Rule at src/isa/aarch64/inst.isle line 3010.
            return v4;
        }
        _ => {}
    }
    let v2 = C::fits_in_32(ctx, v1);
    if let Some(v3) = v2 {
        let v4 = C::put_in_reg(ctx, arg0);
        let v6 = C::ty_bits(ctx, v3);
        let v8 = constructor_extend(ctx, v4, true, v6, 0x20);
        // Rule at src/isa/aarch64/inst.isle line 3005.
        return v8;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "put_in_reg_sext32", "src/isa/aarch64/inst.isle line 3004"
    )
}

// Generated as internal constructor for term put_in_reg_zext32.
pub fn constructor_put_in_reg_zext32<C: Context>(ctx: &mut C, arg0: Value) -> Reg {
    let v1 = C::value_type(ctx, arg0);
    match v1 {
        I32 => {
            let v4 = C::put_in_reg(ctx, arg0);
            // Rule at src/isa/aarch64/inst.isle line 3018.
            return v4;
        }
        I64 => {
            let v4 = C::put_in_reg(ctx, arg0);
            // Rule at src/isa/aarch64/inst.isle line 3019.
            return v4;
        }
        _ => {}
    }
    let v2 = C::fits_in_32(ctx, v1);
    if let Some(v3) = v2 {
        let v4 = C::put_in_reg(ctx, arg0);
        let v6 = C::ty_bits(ctx, v3);
        let v8 = constructor_extend(ctx, v4, false, v6, 0x20);
        // Rule at src/isa/aarch64/inst.isle line 3014.
        return v8;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "put_in_reg_zext32", "src/isa/aarch64/inst.isle line 3013"
    )
}

// Generated as internal constructor for term put_in_reg_sext64.
pub fn constructor_put_in_reg_sext64<C: Context>(ctx: &mut C, arg0: Value) -> Reg {
    let v1 = C::value_type(ctx, arg0);
    let v2 = C::fits_in_32(ctx, v1);
    if let Some(v3) = v2 {
        let v4 = C::put_in_reg(ctx, arg0);
        let v6 = C::ty_bits(ctx, v3);
        let v8 = constructor_extend(ctx, v4, true, v6, 0x40);
        // Rule at src/isa/aarch64/inst.isle line 3023.
        return v8;
    }
    if v1 == I64 {
        let v4 = C::put_in_reg(ctx, arg0);
        // Rule at src/isa/aarch64/inst.isle line 3027.
        return v4;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "put_in_reg_sext64", "src/isa/aarch64/inst.isle line 3022"
    )
}

// Generated as internal constructor for term put_in_reg_zext64.
pub fn constructor_put_in_reg_zext64<C: Context>(ctx: &mut C, arg0: Value) -> Reg {
    let v1 = C::value_type(ctx, arg0);
    let v2 = C::fits_in_32(ctx, v1);
    if let Some(v3) = v2 {
        let v4 = C::put_in_reg(ctx, arg0);
        let v6 = C::ty_bits(ctx, v3);
        let v8 = constructor_extend(ctx, v4, false, v6, 0x40);
        // Rule at src/isa/aarch64/inst.isle line 3031.
        return v8;
    }
    if v1 == I64 {
        let v4 = C::put_in_reg(ctx, arg0);
        // Rule at src/isa/aarch64/inst.isle line 3035.
        return v4;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "put_in_reg_zext64", "src/isa/aarch64/inst.isle line 3030"
    )
}

// Generated as internal constructor for term trap_if_zero_divisor.
pub fn constructor_trap_if_zero_divisor<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v1 = C::cond_br_zero(ctx, arg0);
    let v2 = &C::trap_code_division_by_zero(ctx);
    let v3 = MInst::TrapIf {
        kind: v1,
        trap_code: v2.clone(),
    };
    let v4 = C::emit(ctx, &v3);
    // Rule at src/isa/aarch64/inst.isle line 3040.
    return arg0;
}

// Generated as internal constructor for term size_from_ty.
pub fn constructor_size_from_ty<C: Context>(ctx: &mut C, arg0: Type) -> OperandSize {
    let v1 = C::fits_in_32(ctx, arg0);
    if let Some(v2) = v1 {
        // Rule at src/isa/aarch64/inst.isle line 3045.
        return OperandSize::Size32;
    }
    if arg0 == I64 {
        // Rule at src/isa/aarch64/inst.isle line 3046.
        return OperandSize::Size64;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "size_from_ty", "src/isa/aarch64/inst.isle line 3044"
    )
}

// Generated as internal constructor for term trap_if_div_overflow.
pub fn constructor_trap_if_div_overflow<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: Reg,
) -> Reg {
    let v4 = &constructor_operand_size(ctx, arg0);
    let v5 = C::writable_zero_reg(ctx);
    let v7 = C::u8_into_imm12(ctx, 0x1);
    let v8 = MInst::AluRRImm12 {
        alu_op: ALUOp::AddS,
        size: v4.clone(),
        rd: v5,
        rn: arg2,
        imm12: v7,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = &constructor_size_from_ty(ctx, arg0);
    let v11 = C::u8_into_uimm5(ctx, 0x1);
    let v13 = C::nzcv(ctx, false, false, false, false);
    let v15 = MInst::CCmpImm {
        size: v10.clone(),
        rn: arg1,
        imm: v11,
        nzcv: v13,
        cond: Cond::Eq,
    };
    let v16 = C::emit(ctx, &v15);
    let v18 = C::cond_br_cond(ctx, &Cond::Vs);
    let v19 = &C::trap_code_integer_overflow(ctx);
    let v20 = MInst::TrapIf {
        kind: v18,
        trap_code: v19.clone(),
    };
    let v21 = C::emit(ctx, &v20);
    // Rule at src/isa/aarch64/inst.isle line 3052.
    return arg1;
}

// Generated as internal constructor for term trap_if_overflow.
pub fn constructor_trap_if_overflow<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &TrapCode,
) -> Reg {
    let v3 = C::cond_br_cond(ctx, &Cond::Hs);
    let v4 = MInst::TrapIf {
        kind: v3,
        trap_code: arg1.clone(),
    };
    let v5 = ConsumesFlags::ConsumesFlagsSideEffect { inst: v4 };
    let v6 = constructor_with_flags_reg(ctx, arg0, &v5);
    // Rule at src/isa/aarch64/inst.isle line 3071.
    return v6;
}

// Generated as internal constructor for term sink_atomic_load.
pub fn constructor_sink_atomic_load<C: Context>(ctx: &mut C, arg0: Inst) -> Reg {
    let v1 = &C::inst_data(ctx, arg0);
    if let &InstructionData::LoadNoOffset {
        opcode: ref v2,
        arg: v3,
        flags: v4,
    } = v1
    {
        if let &Opcode::AtomicLoad = v2 {
            let v5 = C::sink_inst(ctx, arg0);
            let v6 = C::put_in_reg(ctx, v3);
            // Rule at src/isa/aarch64/inst.isle line 3078.
            return v6;
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "sink_atomic_load", "src/isa/aarch64/inst.isle line 3077"
    )
}

// Generated as internal constructor for term alu_rs_imm_logic_commutative.
pub fn constructor_alu_rs_imm_logic_commutative<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Value,
    arg3: Value,
) -> Reg {
    let v15 = C::def_inst(ctx, arg2);
    if let Some(v16) = v15 {
        let v17 = &C::inst_data(ctx, v16);
        match v17 {
            &InstructionData::Binary {
                opcode: ref v38,
                args: ref v39,
            } => {
                if let &Opcode::Ishl = v38 {
                    let v40 = C::unpack_value_array_2(ctx, v39);
                    let v43 = C::def_inst(ctx, v40.1);
                    if let Some(v44) = v43 {
                        let v45 = &C::inst_data(ctx, v44);
                        if let &InstructionData::UnaryImm {
                            opcode: ref v46,
                            imm: v47,
                        } = v45
                        {
                            if let &Opcode::Iconst = v46 {
                                let v48 = C::lshl_from_imm64(ctx, arg1, v47);
                                if let Some(v49) = v48 {
                                    let v22 = C::put_in_reg(ctx, arg3);
                                    let v50 = C::put_in_reg(ctx, v40.0);
                                    let v51 =
                                        constructor_alu_rrr_shift(ctx, arg0, arg1, v22, v50, v49);
                                    // Rule at src/isa/aarch64/inst.isle line 3103.
                                    return v51;
                                }
                            }
                        }
                    }
                }
            }
            &InstructionData::UnaryImm {
                opcode: ref v18,
                imm: v19,
            } => {
                if let &Opcode::Iconst = v18 {
                    let v20 = C::imm_logic_from_imm64(ctx, arg1, v19);
                    if let Some(v21) = v20 {
                        let v22 = C::put_in_reg(ctx, arg3);
                        let v23 = constructor_alu_rr_imm_logic(ctx, arg0, arg1, v22, v21);
                        // Rule at src/isa/aarch64/inst.isle line 3095.
                        return v23;
                    }
                }
            }
            _ => {}
        }
    }
    let v7 = C::def_inst(ctx, arg3);
    if let Some(v8) = v7 {
        let v9 = &C::inst_data(ctx, v8);
        match v9 {
            &InstructionData::Binary {
                opcode: ref v24,
                args: ref v25,
            } => {
                if let &Opcode::Ishl = v24 {
                    let v26 = C::unpack_value_array_2(ctx, v25);
                    let v29 = C::def_inst(ctx, v26.1);
                    if let Some(v30) = v29 {
                        let v31 = &C::inst_data(ctx, v30);
                        if let &InstructionData::UnaryImm {
                            opcode: ref v32,
                            imm: v33,
                        } = v31
                        {
                            if let &Opcode::Iconst = v32 {
                                let v34 = C::lshl_from_imm64(ctx, arg1, v33);
                                if let Some(v35) = v34 {
                                    let v4 = C::put_in_reg(ctx, arg2);
                                    let v36 = C::put_in_reg(ctx, v26.0);
                                    let v37 =
                                        constructor_alu_rrr_shift(ctx, arg0, arg1, v4, v36, v35);
                                    // Rule at src/isa/aarch64/inst.isle line 3100.
                                    return v37;
                                }
                            }
                        }
                    }
                }
            }
            &InstructionData::UnaryImm {
                opcode: ref v10,
                imm: v11,
            } => {
                if let &Opcode::Iconst = v10 {
                    let v12 = C::imm_logic_from_imm64(ctx, arg1, v11);
                    if let Some(v13) = v12 {
                        let v4 = C::put_in_reg(ctx, arg2);
                        let v14 = constructor_alu_rr_imm_logic(ctx, arg0, arg1, v4, v13);
                        // Rule at src/isa/aarch64/inst.isle line 3092.
                        return v14;
                    }
                }
            }
            _ => {}
        }
    }
    let v4 = C::put_in_reg(ctx, arg2);
    let v5 = C::put_in_reg(ctx, arg3);
    let v6 = constructor_alu_rrr(ctx, arg0, arg1, v4, v5);
    // Rule at src/isa/aarch64/inst.isle line 3088.
    return v6;
}

// Generated as internal constructor for term alu_rs_imm_logic.
pub fn constructor_alu_rs_imm_logic<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Value,
    arg3: Value,
) -> Reg {
    let v7 = C::def_inst(ctx, arg3);
    if let Some(v8) = v7 {
        let v9 = &C::inst_data(ctx, v8);
        match v9 {
            &InstructionData::Binary {
                opcode: ref v15,
                args: ref v16,
            } => {
                if let &Opcode::Ishl = v15 {
                    let v17 = C::unpack_value_array_2(ctx, v16);
                    let v20 = C::def_inst(ctx, v17.1);
                    if let Some(v21) = v20 {
                        let v22 = &C::inst_data(ctx, v21);
                        if let &InstructionData::UnaryImm {
                            opcode: ref v23,
                            imm: v24,
                        } = v22
                        {
                            if let &Opcode::Iconst = v23 {
                                let v25 = C::lshl_from_imm64(ctx, arg1, v24);
                                if let Some(v26) = v25 {
                                    let v4 = C::put_in_reg(ctx, arg2);
                                    let v27 = C::put_in_reg(ctx, v17.0);
                                    let v28 =
                                        constructor_alu_rrr_shift(ctx, arg0, arg1, v4, v27, v26);
                                    // Rule at src/isa/aarch64/inst.isle line 3115.
                                    return v28;
                                }
                            }
                        }
                    }
                }
            }
            &InstructionData::UnaryImm {
                opcode: ref v10,
                imm: v11,
            } => {
                if let &Opcode::Iconst = v10 {
                    let v12 = C::imm_logic_from_imm64(ctx, arg1, v11);
                    if let Some(v13) = v12 {
                        let v4 = C::put_in_reg(ctx, arg2);
                        let v14 = constructor_alu_rr_imm_logic(ctx, arg0, arg1, v4, v13);
                        // Rule at src/isa/aarch64/inst.isle line 3112.
                        return v14;
                    }
                }
            }
            _ => {}
        }
    }
    let v4 = C::put_in_reg(ctx, arg2);
    let v5 = C::put_in_reg(ctx, arg3);
    let v6 = constructor_alu_rrr(ctx, arg0, arg1, v4, v5);
    // Rule at src/isa/aarch64/inst.isle line 3110.
    return v6;
}

// Generated as internal constructor for term i128_alu_bitop.
pub fn constructor_i128_alu_bitop<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Value,
    arg3: Value,
) -> ValueRegs {
    let v4 = C::put_in_regs(ctx, arg2);
    let v6 = C::value_regs_get(ctx, v4, 0x0);
    let v8 = C::value_regs_get(ctx, v4, 0x1);
    let v9 = C::put_in_regs(ctx, arg3);
    let v10 = C::value_regs_get(ctx, v9, 0x0);
    let v11 = C::value_regs_get(ctx, v9, 0x1);
    let v12 = constructor_alu_rrr(ctx, arg0, arg1, v6, v10);
    let v13 = constructor_alu_rrr(ctx, arg0, arg1, v8, v11);
    let v14 = C::value_regs(ctx, v12, v13);
    // Rule at src/isa/aarch64/inst.isle line 3124.
    return v14;
}

// Generated as internal constructor for term ld1r.
pub fn constructor_ld1r<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: &VectorSize,
    arg2: MemFlags,
) -> Reg {
    let v4 = C::temp_writable_reg(ctx, I8X16);
    let v5 = MInst::VecLoadReplicate {
        rd: v4,
        rn: arg0,
        size: arg1.clone(),
        flags: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src/isa/aarch64/inst.isle line 3139.
    return v7;
}

// Generated as internal constructor for term load_ext_name.
pub fn constructor_load_ext_name<C: Context>(ctx: &mut C, arg0: BoxExternalName, arg1: i64) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::LoadExtName {
        rd: v3,
        name: arg0,
        offset: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 3146.
    return v6;
}

// Generated as internal constructor for term amode.
pub fn constructor_amode<C: Context>(ctx: &mut C, arg0: Type, arg1: Value, arg2: i32) -> AMode {
    let v4 = C::def_inst(ctx, arg1);
    if let Some(v5) = v4 {
        let v6 = &C::inst_data(ctx, v5);
        if let &InstructionData::Binary {
            opcode: ref v7,
            args: ref v8,
        } = v6
        {
            if let &Opcode::Iadd = v7 {
                let v9 = C::unpack_value_array_2(ctx, v8);
                let v17 = C::i32_from_iconst(ctx, v9.0);
                if let Some(v18) = v17 {
                    let v19 = C::s32_add_fallible(ctx, v18, arg2);
                    if let Some(v20) = v19 {
                        let v21 = &constructor_amode_no_more_iconst(ctx, arg0, v9.1, v20);
                        // Rule at src/isa/aarch64/inst.isle line 3171.
                        return v21.clone();
                    }
                }
                let v12 = C::i32_from_iconst(ctx, v9.1);
                if let Some(v13) = v12 {
                    let v14 = C::s32_add_fallible(ctx, v13, arg2);
                    if let Some(v15) = v14 {
                        let v16 = &constructor_amode_no_more_iconst(ctx, arg0, v9.0, v15);
                        // Rule at src/isa/aarch64/inst.isle line 3168.
                        return v16.clone();
                    }
                }
            }
        }
    }
    let v3 = &constructor_amode_no_more_iconst(ctx, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 3166.
    return v3.clone();
}

// Generated as internal constructor for term amode_no_more_iconst.
pub fn constructor_amode_no_more_iconst<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Value,
    arg2: i32,
) -> AMode {
    let v16 = C::def_inst(ctx, arg1);
    if let Some(v17) = v16 {
        let v18 = &C::inst_data(ctx, v17);
        if let &InstructionData::Binary {
            opcode: ref v19,
            args: ref v20,
        } = v18
        {
            if let &Opcode::Iadd = v19 {
                let v21 = C::unpack_value_array_2(ctx, v20);
                let v39 = C::def_inst(ctx, v21.0);
                if let Some(v40) = v39 {
                    let v41 = &C::inst_data(ctx, v40);
                    if let &InstructionData::Binary {
                        opcode: ref v67,
                        args: ref v68,
                    } = v41
                    {
                        if let &Opcode::Ishl = v67 {
                            let v69 = C::unpack_value_array_2(ctx, v68);
                            let v72 = C::def_inst(ctx, v69.1);
                            if let Some(v73) = v72 {
                                let v74 = &C::inst_data(ctx, v73);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v75,
                                    imm: v76,
                                } = v74
                                {
                                    if let &Opcode::Iconst = v75 {
                                        let v61 = C::ty_bytes(ctx, arg0);
                                        let v62 = C::u16_as_u64(ctx, v61);
                                        let v77 = C::u64_from_imm64(ctx, v76);
                                        let v78 = C::u64_shl(ctx, 0x1, v77);
                                        let v79 = C::u64_eq(ctx, v62, v78);
                                        if v79 == true {
                                            let v45 = C::put_in_reg(ctx, v21.1);
                                            let v46 = constructor_amode_add(ctx, v45, arg2);
                                            let v80 =
                                                &constructor_amode_reg_scaled(ctx, v46, v69.0);
                                            // Rule at src/isa/aarch64/inst.isle line 3218.
                                            return v80.clone();
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
                let v28 = C::def_inst(ctx, v21.1);
                if let Some(v29) = v28 {
                    let v30 = &C::inst_data(ctx, v29);
                    if let &InstructionData::Binary {
                        opcode: ref v50,
                        args: ref v51,
                    } = v30
                    {
                        if let &Opcode::Ishl = v50 {
                            let v52 = C::unpack_value_array_2(ctx, v51);
                            let v55 = C::def_inst(ctx, v52.1);
                            if let Some(v56) = v55 {
                                let v57 = &C::inst_data(ctx, v56);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v58,
                                    imm: v59,
                                } = v57
                                {
                                    if let &Opcode::Iconst = v58 {
                                        let v61 = C::ty_bytes(ctx, arg0);
                                        let v62 = C::u16_as_u64(ctx, v61);
                                        let v60 = C::u64_from_imm64(ctx, v59);
                                        let v64 = C::u64_shl(ctx, 0x1, v60);
                                        let v65 = C::u64_eq(ctx, v62, v64);
                                        if v65 == true {
                                            let v24 = C::put_in_reg(ctx, v21.0);
                                            let v25 = constructor_amode_add(ctx, v24, arg2);
                                            let v66 =
                                                &constructor_amode_reg_scaled(ctx, v25, v52.0);
                                            // Rule at src/isa/aarch64/inst.isle line 3215.
                                            return v66.clone();
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
                if let Some(v40) = v39 {
                    let v41 = &C::inst_data(ctx, v40);
                    if let &InstructionData::Unary {
                        opcode: ref v42,
                        arg: v43,
                    } = v41
                    {
                        match v42 {
                            &Opcode::Uextend => {
                                let v44 = C::value_type(ctx, v43);
                                if v44 == I32 {
                                    let v45 = C::put_in_reg(ctx, v21.1);
                                    let v46 = constructor_amode_add(ctx, v45, arg2);
                                    let v47 = C::put_in_reg(ctx, v43);
                                    let v48 = AMode::RegExtended {
                                        rn: v46,
                                        rm: v47,
                                        extendop: ExtendOp::UXTW,
                                    };
                                    // Rule at src/isa/aarch64/inst.isle line 3203.
                                    return v48;
                                }
                            }
                            &Opcode::Sextend => {
                                let v44 = C::value_type(ctx, v43);
                                if v44 == I32 {
                                    let v45 = C::put_in_reg(ctx, v21.1);
                                    let v46 = constructor_amode_add(ctx, v45, arg2);
                                    let v47 = C::put_in_reg(ctx, v43);
                                    let v49 = AMode::RegExtended {
                                        rn: v46,
                                        rm: v47,
                                        extendop: ExtendOp::SXTW,
                                    };
                                    // Rule at src/isa/aarch64/inst.isle line 3205.
                                    return v49;
                                }
                            }
                            _ => {}
                        }
                    }
                }
                if let Some(v29) = v28 {
                    let v30 = &C::inst_data(ctx, v29);
                    if let &InstructionData::Unary {
                        opcode: ref v31,
                        arg: v32,
                    } = v30
                    {
                        match v31 {
                            &Opcode::Uextend => {
                                let v33 = C::value_type(ctx, v32);
                                if v33 == I32 {
                                    let v24 = C::put_in_reg(ctx, v21.0);
                                    let v25 = constructor_amode_add(ctx, v24, arg2);
                                    let v34 = C::put_in_reg(ctx, v32);
                                    let v36 = AMode::RegExtended {
                                        rn: v25,
                                        rm: v34,
                                        extendop: ExtendOp::UXTW,
                                    };
                                    // Rule at src/isa/aarch64/inst.isle line 3199.
                                    return v36;
                                }
                            }
                            &Opcode::Sextend => {
                                let v33 = C::value_type(ctx, v32);
                                if v33 == I32 {
                                    let v24 = C::put_in_reg(ctx, v21.0);
                                    let v25 = constructor_amode_add(ctx, v24, arg2);
                                    let v34 = C::put_in_reg(ctx, v32);
                                    let v38 = AMode::RegExtended {
                                        rn: v25,
                                        rm: v34,
                                        extendop: ExtendOp::SXTW,
                                    };
                                    // Rule at src/isa/aarch64/inst.isle line 3201.
                                    return v38;
                                }
                            }
                            _ => {}
                        }
                    }
                }
                let v24 = C::put_in_reg(ctx, v21.0);
                let v25 = constructor_amode_add(ctx, v24, arg2);
                let v26 = C::put_in_reg(ctx, v21.1);
                let v27 = AMode::RegReg { rn: v25, rm: v26 };
                // Rule at src/isa/aarch64/inst.isle line 3197.
                return v27;
            }
        }
    }
    let v6 = C::i32_as_i64(ctx, arg2);
    let v13 = &C::uimm12_scaled_from_i64(ctx, v6, arg0);
    if let Some(v14) = v13 {
        let v3 = C::put_in_reg(ctx, arg1);
        let v15 = AMode::UnsignedOffset {
            rn: v3,
            uimm12: v14.clone(),
        };
        // Rule at src/isa/aarch64/inst.isle line 3186.
        return v15;
    }
    let v10 = &C::simm9_from_i64(ctx, v6);
    if let Some(v11) = v10 {
        let v3 = C::put_in_reg(ctx, arg1);
        let v12 = AMode::Unscaled {
            rn: v3,
            simm9: v11.clone(),
        };
        // Rule at src/isa/aarch64/inst.isle line 3183.
        return v12;
    }
    let v3 = C::put_in_reg(ctx, arg1);
    let v7 = C::i64_as_u64(ctx, v6);
    let v8 = constructor_imm(ctx, I64, &ImmExtend::Zero, v7);
    let v9 = AMode::RegReg { rn: v3, rm: v8 };
    // Rule at src/isa/aarch64/inst.isle line 3178.
    return v9;
}

// Generated as internal constructor for term amode_reg_scaled.
pub fn constructor_amode_reg_scaled<C: Context>(ctx: &mut C, arg0: Reg, arg1: Value) -> AMode {
    let v4 = C::def_inst(ctx, arg1);
    if let Some(v5) = v4 {
        let v6 = &C::inst_data(ctx, v5);
        if let &InstructionData::Unary {
            opcode: ref v7,
            arg: v8,
        } = v6
        {
            match v7 {
                &Opcode::Uextend => {
                    let v9 = C::value_type(ctx, v8);
                    if v9 == I32 {
                        let v10 = C::put_in_reg(ctx, v8);
                        let v12 = AMode::RegScaledExtended {
                            rn: arg0,
                            rm: v10,
                            extendop: ExtendOp::UXTW,
                        };
                        // Rule at src/isa/aarch64/inst.isle line 3225.
                        return v12;
                    }
                }
                &Opcode::Sextend => {
                    let v9 = C::value_type(ctx, v8);
                    if v9 == I32 {
                        let v10 = C::put_in_reg(ctx, v8);
                        let v14 = AMode::RegScaledExtended {
                            rn: arg0,
                            rm: v10,
                            extendop: ExtendOp::SXTW,
                        };
                        // Rule at src/isa/aarch64/inst.isle line 3227.
                        return v14;
                    }
                }
                _ => {}
            }
        }
    }
    let v2 = C::put_in_reg(ctx, arg1);
    let v3 = AMode::RegScaled { rn: arg0, rm: v2 };
    // Rule at src/isa/aarch64/inst.isle line 3223.
    return v3;
}

// Generated as internal constructor for term amode_add.
pub fn constructor_amode_add<C: Context>(ctx: &mut C, arg0: Reg, arg1: i32) -> Reg {
    if arg1 == 0x0 {
        // Rule at src/isa/aarch64/inst.isle line 3238.
        return arg0;
    }
    let v4 = C::i32_as_i64(ctx, arg1);
    let v5 = C::i64_as_u64(ctx, v4);
    let v8 = C::imm12_from_u64(ctx, v5);
    if let Some(v9) = v8 {
        let v10 = constructor_add_imm(ctx, I64, arg0, v9);
        // Rule at src/isa/aarch64/inst.isle line 3235.
        return v10;
    }
    let v6 = constructor_imm(ctx, I64, &ImmExtend::Zero, v5);
    let v7 = constructor_add(ctx, I64, arg0, v6);
    // Rule at src/isa/aarch64/inst.isle line 3233.
    return v7;
}

// Generated as internal constructor for term pair_amode.
pub fn constructor_pair_amode<C: Context>(ctx: &mut C, arg0: Value, arg1: i32) -> PairAMode {
    let v9 = C::i32_as_i64(ctx, arg1);
    let v10 = C::simm7_scaled_from_i64(ctx, v9, I64);
    if let Some(v11) = v10 {
        let v6 = C::put_in_reg(ctx, arg0);
        let v12 = PairAMode::SignedOffset {
            reg: v6,
            simm7: v11,
        };
        // Rule at src/isa/aarch64/inst.isle line 3250.
        return v12;
    }
    let v4 = C::simm7_scaled_from_i64(ctx, 0x0, I64);
    if let Some(v5) = v4 {
        let v6 = C::put_in_reg(ctx, arg0);
        let v7 = constructor_amode_add(ctx, v6, arg1);
        let v8 = PairAMode::SignedOffset { reg: v7, simm7: v5 };
        // Rule at src/isa/aarch64/inst.isle line 3245.
        return v8;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "pair_amode", "src/isa/aarch64/inst.isle line 3242"
    )
}

// Generated as internal constructor for term sink_load_into_addr.
pub fn constructor_sink_load_into_addr<C: Context>(ctx: &mut C, arg0: Type, arg1: Inst) -> Reg {
    let v2 = &C::inst_data(ctx, arg1);
    if let &InstructionData::Load {
        opcode: ref v3,
        arg: v4,
        flags: v5,
        offset: v6,
    } = v2
    {
        if let &Opcode::Load = v3 {
            let v8 = C::sink_inst(ctx, arg1);
            let v9 = C::put_in_reg(ctx, v4);
            let v7 = C::offset32(ctx, v6);
            let v10 = C::i32_as_i64(ctx, v7);
            let v11 = C::i64_as_u64(ctx, v10);
            let v12 = constructor_add_imm_to_addr(ctx, v9, v11);
            // Rule at src/isa/aarch64/inst.isle line 3265.
            return v12;
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "sink_load_into_addr", "src/isa/aarch64/inst.isle line 3264"
    )
}

// Generated as internal constructor for term add_imm_to_addr.
pub fn constructor_add_imm_to_addr<C: Context>(ctx: &mut C, arg0: Reg, arg1: u64) -> Reg {
    if arg1 == 0x0 {
        // Rule at src/isa/aarch64/inst.isle line 3270.
        return arg0;
    }
    let v2 = C::imm12_from_u64(ctx, arg1);
    if let Some(v3) = v2 {
        let v5 = constructor_add_imm(ctx, I64, arg0, v3);
        // Rule at src/isa/aarch64/inst.isle line 3271.
        return v5;
    }
    let v7 = constructor_imm(ctx, I64, &ImmExtend::Zero, arg1);
    let v8 = constructor_add(ctx, I64, arg0, v7);
    // Rule at src/isa/aarch64/inst.isle line 3272.
    return v8;
}

// Generated as internal constructor for term constant_f16.
pub fn constructor_constant_f16<C: Context>(ctx: &mut C, arg0: u16) -> Reg {
    let v1 = C::use_fp16(ctx);
    if v1 == false {
        let v2 = C::u16_as_u32(ctx, arg0);
        let v3 = constructor_constant_f32(ctx, v2);
        // Rule at src/isa/aarch64/inst.isle line 3280.
        return v3;
    }
    if arg0 == 0x0 {
        let v5 = C::asimd_mov_mod_imm_zero(ctx, &ScalarSize::Size32);
        let v8 = constructor_vec_dup_imm(ctx, v5, false, &VectorSize::Size32x2);
        // Rule at src/isa/aarch64/inst.isle line 3283.
        return v8;
    }
    let v9 = C::u16_as_u64(ctx, arg0);
    let v11 = C::asimd_fp_mod_imm_from_u64(ctx, v9, &ScalarSize::Size16);
    if let Some(v12) = v11 {
        let v13 = constructor_fpu_move_fp_imm(ctx, v12, &ScalarSize::Size16);
        // Rule at src/isa/aarch64/inst.isle line 3287.
        return v13;
    }
    let v16 = constructor_imm(ctx, I16, &ImmExtend::Zero, v9);
    let v17 = constructor_mov_to_fpu(ctx, v16, &ScalarSize::Size16);
    // Rule at src/isa/aarch64/inst.isle line 3290.
    return v17;
}

// Generated as internal constructor for term constant_f32.
pub fn constructor_constant_f32<C: Context>(ctx: &mut C, arg0: u32) -> Reg {
    if arg0 == 0x0 {
        let v2 = C::asimd_mov_mod_imm_zero(ctx, &ScalarSize::Size32);
        let v5 = constructor_vec_dup_imm(ctx, v2, false, &VectorSize::Size32x2);
        // Rule at src/isa/aarch64/inst.isle line 3299.
        return v5;
    }
    let v6 = C::u32_as_u64(ctx, arg0);
    let v7 = C::asimd_fp_mod_imm_from_u64(ctx, v6, &ScalarSize::Size32);
    if let Some(v8) = v7 {
        let v9 = constructor_fpu_move_fp_imm(ctx, v8, &ScalarSize::Size32);
        // Rule at src/isa/aarch64/inst.isle line 3303.
        return v9;
    }
    let v10 = C::u32_as_u16(ctx, arg0);
    if let Some(v11) = v10 {
        let v12 = C::use_fp16(ctx);
        if v12 == true {
            let v13 = constructor_constant_f16(ctx, v11);
            // Rule at src/isa/aarch64/inst.isle line 3306.
            return v13;
        }
    }
    let v16 = constructor_imm(ctx, I32, &ImmExtend::Zero, v6);
    let v17 = constructor_mov_to_fpu(ctx, v16, &ScalarSize::Size32);
    // Rule at src/isa/aarch64/inst.isle line 3309.
    return v17;
}

// Generated as internal constructor for term constant_f64.
pub fn constructor_constant_f64<C: Context>(ctx: &mut C, arg0: u64) -> Reg {
    if arg0 == 0x0 {
        let v2 = C::asimd_mov_mod_imm_zero(ctx, &ScalarSize::Size32);
        let v5 = constructor_vec_dup_imm(ctx, v2, false, &VectorSize::Size32x2);
        // Rule at src/isa/aarch64/inst.isle line 3320.
        return v5;
    }
    let v7 = C::asimd_fp_mod_imm_from_u64(ctx, arg0, &ScalarSize::Size64);
    if let Some(v8) = v7 {
        let v9 = constructor_fpu_move_fp_imm(ctx, v8, &ScalarSize::Size64);
        // Rule at src/isa/aarch64/inst.isle line 3324.
        return v9;
    }
    let v10 = C::u64_as_u32(ctx, arg0);
    if let Some(v11) = v10 {
        let v12 = constructor_constant_f32(ctx, v11);
        // Rule at src/isa/aarch64/inst.isle line 3327.
        return v12;
    }
    let v13 = C::u64_low32_bits_unset(ctx, arg0);
    if let Some(v14) = v13 {
        let v17 = constructor_imm(ctx, I64, &ImmExtend::Zero, v14);
        let v18 = constructor_mov_to_fpu(ctx, v17, &ScalarSize::Size64);
        // Rule at src/isa/aarch64/inst.isle line 3329.
        return v18;
    }
    let v19 = C::emit_u64_le_const(ctx, arg0);
    let v20 = AMode::Const { addr: v19 };
    let v21 = C::mem_flags_trusted(ctx);
    let v22 = constructor_fpu_load64(ctx, &v20, v21);
    // Rule at src/isa/aarch64/inst.isle line 3331.
    return v22;
}

// Generated as internal constructor for term constant_f128.
pub fn constructor_constant_f128<C: Context>(ctx: &mut C, arg0: u128) -> Reg {
    if arg0 == 0x0 {
        let v2 = C::asimd_mov_mod_imm_zero(ctx, &ScalarSize::Size8);
        let v5 = constructor_vec_dup_imm(ctx, v2, false, &VectorSize::Size8x16);
        // Rule at src/isa/aarch64/inst.isle line 3340.
        return v5;
    }
    let v6 = C::u128_as_u64(ctx, arg0);
    if let Some(v7) = v6 {
        let v8 = constructor_constant_f64(ctx, v7);
        // Rule at src/isa/aarch64/inst.isle line 3346.
        return v8;
    }
    let v9 = C::u128_replicated_u64(ctx, arg0);
    if let Some(v10) = v9 {
        let v12 = constructor_splat_const(ctx, v10, &VectorSize::Size64x2);
        // Rule at src/isa/aarch64/inst.isle line 3350.
        return v12;
    }
    let v13 = C::emit_u128_le_const(ctx, arg0);
    let v14 = AMode::Const { addr: v13 };
    let v15 = C::mem_flags_trusted(ctx);
    let v16 = constructor_fpu_load128(ctx, &v14, v15);
    // Rule at src/isa/aarch64/inst.isle line 3354.
    return v16;
}

// Generated as internal constructor for term splat_const.
pub fn constructor_splat_const<C: Context>(ctx: &mut C, arg0: u64, arg1: &VectorSize) -> Reg {
    match arg1 {
        &VectorSize::Size16x4 => {
            let v12 = C::u16_replicated_u8(ctx, arg0);
            if let Some(v13) = v12 {
                let v14 = C::u8_as_u64(ctx, v13);
                let v18 = constructor_splat_const(ctx, v14, &VectorSize::Size8x8);
                // Rule at src/isa/aarch64/inst.isle line 3373.
                return v18;
            }
        }
        &VectorSize::Size16x8 => {
            let v12 = C::u16_replicated_u8(ctx, arg0);
            if let Some(v13) = v12 {
                let v14 = C::u8_as_u64(ctx, v13);
                let v16 = constructor_splat_const(ctx, v14, &VectorSize::Size8x16);
                // Rule at src/isa/aarch64/inst.isle line 3371.
                return v16;
            }
        }
        &VectorSize::Size32x2 => {
            let v6 = C::u32_replicated_u16(ctx, arg0);
            if let Some(v7) = v6 {
                let v11 = constructor_splat_const(ctx, v7, &VectorSize::Size16x4);
                // Rule at src/isa/aarch64/inst.isle line 3369.
                return v11;
            }
        }
        &VectorSize::Size32x4 => {
            let v6 = C::u32_replicated_u16(ctx, arg0);
            if let Some(v7) = v6 {
                let v9 = constructor_splat_const(ctx, v7, &VectorSize::Size16x8);
                // Rule at src/isa/aarch64/inst.isle line 3367.
                return v9;
            }
        }
        &VectorSize::Size64x2 => {
            let v1 = C::u64_replicated_u32(ctx, arg0);
            if let Some(v2) = v1 {
                let v5 = constructor_splat_const(ctx, v2, &VectorSize::Size32x4);
                // Rule at src/isa/aarch64/inst.isle line 3365.
                return v5;
            }
        }
        _ => {}
    }
    let v19 = &constructor_vector_lane_size(ctx, arg1);
    let v20 = C::asimd_mov_mod_imm_from_u64(ctx, arg0, v19);
    if let Some(v21) = v20 {
        let v23 = constructor_vec_dup_imm(ctx, v21, false, arg1);
        // Rule at src/isa/aarch64/inst.isle line 3378.
        return v23;
    }
    let v24 = C::u64_not(ctx, arg0);
    let v25 = C::asimd_mov_mod_imm_from_u64(ctx, v24, v19);
    if let Some(v26) = v25 {
        let v28 = constructor_vec_dup_imm(ctx, v26, true, arg1);
        // Rule at src/isa/aarch64/inst.isle line 3381.
        return v28;
    }
    match arg1 {
        &VectorSize::Size32x2 => {
            let v30 = C::u64_shl(ctx, arg0, 0x20);
            let v31 = C::u64_or(ctx, arg0, v30);
            let v33 = C::asimd_mov_mod_imm_from_u64(ctx, v31, &ScalarSize::Size64);
            if let Some(v34) = v33 {
                let v36 = constructor_vec_dup_imm(ctx, v34, false, &VectorSize::Size64x2);
                let v37 = constructor_fpu_extend(ctx, v36, &ScalarSize::Size64);
                // Rule at src/isa/aarch64/inst.isle line 3390.
                return v37;
            }
        }
        &VectorSize::Size32x4 => {
            let v30 = C::u64_shl(ctx, arg0, 0x20);
            let v31 = C::u64_or(ctx, arg0, v30);
            let v33 = C::asimd_mov_mod_imm_from_u64(ctx, v31, &ScalarSize::Size64);
            if let Some(v34) = v33 {
                let v36 = constructor_vec_dup_imm(ctx, v34, false, &VectorSize::Size64x2);
                // Rule at src/isa/aarch64/inst.isle line 3387.
                return v36;
            }
        }
        _ => {}
    }
    let v38 = C::asimd_fp_mod_imm_from_u64(ctx, arg0, v19);
    if let Some(v39) = v38 {
        let v40 = constructor_vec_dup_fp_imm(ctx, v39, arg1);
        // Rule at src/isa/aarch64/inst.isle line 3394.
        return v40;
    }
    let v43 = constructor_imm(ctx, I64, &ImmExtend::Zero, arg0);
    let v44 = constructor_vec_dup(ctx, v43, arg1);
    // Rule at src/isa/aarch64/inst.isle line 3400.
    return v44;
}

// Generated as internal constructor for term float_cmp_zero.
pub fn constructor_float_cmp_zero<C: Context>(
    ctx: &mut C,
    arg0: &FloatCC,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v3 = &C::float_cc_cmp_zero_to_vec_misc_op(ctx, arg0);
    let v4 = constructor_vec_misc(ctx, v3, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 3435.
    return v4;
}

// Generated as internal constructor for term float_cmp_zero_swap.
pub fn constructor_float_cmp_zero_swap<C: Context>(
    ctx: &mut C,
    arg0: &FloatCC,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v3 = &C::float_cc_cmp_zero_to_vec_misc_op_swap(ctx, arg0);
    let v4 = constructor_vec_misc(ctx, v3, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 3440.
    return v4;
}

// Generated as internal constructor for term fcmeq0.
pub fn constructor_fcmeq0<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Fcmeq0, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 3445.
    return v3;
}

// Generated as internal constructor for term int_cmp_zero.
pub fn constructor_int_cmp_zero<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v3 = &C::int_cc_cmp_zero_to_vec_misc_op(ctx, arg0);
    let v4 = constructor_vec_misc(ctx, v3, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 3465.
    return v4;
}

// Generated as internal constructor for term int_cmp_zero_swap.
pub fn constructor_int_cmp_zero_swap<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v3 = &C::int_cc_cmp_zero_to_vec_misc_op_swap(ctx, arg0);
    let v4 = constructor_vec_misc(ctx, v3, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 3470.
    return v4;
}

// Generated as internal constructor for term cmeq0.
pub fn constructor_cmeq0<C: Context>(ctx: &mut C, arg0: Reg, arg1: &VectorSize) -> Reg {
    let v3 = constructor_vec_misc(ctx, &VecMisc2::Cmeq0, arg0, arg1);
    // Rule at src/isa/aarch64/inst.isle line 3475.
    return v3;
}

// Generated as internal constructor for term lse_atomic_rmw.
pub fn constructor_lse_atomic_rmw<C: Context>(
    ctx: &mut C,
    arg0: &AtomicRMWOp,
    arg1: Value,
    arg2: Reg,
    arg3: Type,
    arg4: MemFlags,
) -> Reg {
    let v5 = C::put_in_reg(ctx, arg1);
    let v6 = C::temp_writable_reg(ctx, arg3);
    let v7 = MInst::AtomicRMW {
        op: arg0.clone(),
        rs: arg2,
        rt: v6,
        rn: v5,
        ty: arg3,
        flags: arg4,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 3480.
    return v9;
}

// Generated as internal constructor for term lse_atomic_cas.
pub fn constructor_lse_atomic_cas<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: Reg,
    arg3: Type,
    arg4: MemFlags,
) -> Reg {
    let v5 = C::temp_writable_reg(ctx, arg3);
    let v6 = MInst::AtomicCAS {
        rd: v5,
        rs: arg1,
        rt: arg2,
        rn: arg0,
        ty: arg3,
        flags: arg4,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src/isa/aarch64/inst.isle line 3490.
    return v8;
}

// Generated as internal constructor for term atomic_rmw_loop.
pub fn constructor_atomic_rmw_loop<C: Context>(
    ctx: &mut C,
    arg0: &AtomicRMWLoopOp,
    arg1: Reg,
    arg2: Reg,
    arg3: Type,
    arg4: MemFlags,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = C::temp_writable_reg(ctx, I64);
    let v8 = C::temp_writable_reg(ctx, I64);
    let v9 = MInst::AtomicRMWLoop {
        ty: arg3,
        op: arg0.clone(),
        flags: arg4,
        addr: arg1,
        operand: arg2,
        oldval: v6,
        scratch1: v7,
        scratch2: v8,
    };
    let v10 = C::emit(ctx, &v9);
    let v11 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 3504.
    return v11;
}

// Generated as internal constructor for term atomic_cas_loop.
pub fn constructor_atomic_cas_loop<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: Reg,
    arg3: Type,
    arg4: MemFlags,
) -> Reg {
    let v6 = C::temp_writable_reg(ctx, I64);
    let v7 = C::temp_writable_reg(ctx, I64);
    let v8 = MInst::AtomicCASLoop {
        ty: arg3,
        flags: arg4,
        addr: arg0,
        expected: arg1,
        replacement: arg2,
        oldval: v6,
        scratch: v7,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v6);
    // Rule at src/isa/aarch64/inst.isle line 3518.
    return v10;
}

// Generated as internal constructor for term mov_from_preg.
pub fn constructor_mov_from_preg<C: Context>(ctx: &mut C, arg0: PReg) -> Reg {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::MovFromPReg { rd: v2, rm: arg0 };
    let v4 = C::emit(ctx, &v3);
    let v5 = C::writable_reg_to_reg(ctx, v2);
    // Rule at src/isa/aarch64/inst.isle line 3526.
    return v5;
}

// Generated as internal constructor for term mov_to_preg.
pub fn constructor_mov_to_preg<C: Context>(
    ctx: &mut C,
    arg0: PReg,
    arg1: Reg,
) -> SideEffectNoResult {
    let v2 = MInst::MovToPReg { rd: arg0, rm: arg1 };
    let v3 = SideEffectNoResult::Inst { inst: v2 };
    // Rule at src/isa/aarch64/inst.isle line 3532.
    return v3;
}

// Generated as internal constructor for term aarch64_sp.
pub fn constructor_aarch64_sp<C: Context>(ctx: &mut C) -> Reg {
    let v0 = C::preg_sp(ctx);
    let v1 = constructor_mov_from_preg(ctx, v0);
    // Rule at src/isa/aarch64/inst.isle line 3548.
    return v1;
}

// Generated as internal constructor for term aarch64_fp.
pub fn constructor_aarch64_fp<C: Context>(ctx: &mut C) -> Reg {
    let v0 = C::preg_fp(ctx);
    let v1 = constructor_mov_from_preg(ctx, v0);
    // Rule at src/isa/aarch64/inst.isle line 3552.
    return v1;
}

// Generated as internal constructor for term aarch64_link.
pub fn constructor_aarch64_link<C: Context>(ctx: &mut C) -> Reg {
    let v0 = C::preserve_frame_pointers(ctx);
    if let Some(v1) = v0 {
        let v2 = C::sign_return_address_disabled(ctx);
        if let Some(v3) = v2 {
            let v5 = C::temp_writable_reg(ctx, I64);
            let v7 = AMode::FPOffset { off: 0x8 };
            let v8 = C::mem_flags_trusted(ctx);
            let v9 = MInst::ULoad64 {
                rd: v5,
                mem: v7,
                flags: v8,
            };
            let v10 = C::emit(ctx, &v9);
            let v11 = C::writable_reg_to_reg(ctx, v5);
            // Rule at src/isa/aarch64/inst.isle line 3556.
            return v11;
        }
        let v12 = C::writable_link_reg(ctx);
        let v7 = AMode::FPOffset { off: 0x8 };
        let v8 = C::mem_flags_trusted(ctx);
        let v13 = MInst::ULoad64 {
            rd: v12,
            mem: v7,
            flags: v8,
        };
        let v14 = C::emit(ctx, &v13);
        let v16 = C::emit(ctx, &MInst::Xpaclri);
        let v17 = C::preg_link(ctx);
        let v18 = constructor_mov_from_preg(ctx, v17);
        // Rule at src/isa/aarch64/inst.isle line 3572.
        return v18;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "aarch64_link", "src/isa/aarch64/inst.isle line 3555"
    )
}

// Generated as internal constructor for term max_shift.
pub fn constructor_max_shift<C: Context>(ctx: &mut C, arg0: Type) -> u8 {
    match arg0 {
        F32 => {
            // Rule at src/isa/aarch64/inst.isle line 3588.
            return 0x1F;
        }
        F64 => {
            // Rule at src/isa/aarch64/inst.isle line 3587.
            return 0x3F;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "max_shift", "src/isa/aarch64/inst.isle line 3586"
    )
}

// Generated as internal constructor for term fcopy_sign.
pub fn constructor_fcopy_sign<C: Context>(ctx: &mut C, arg0: Reg, arg1: Reg, arg2: Type) -> Reg {
    let v3 = C::ty_scalar_float(ctx, arg2);
    if let Some(v4) = v3 {
        let v6 = C::temp_writable_reg(ctx, F64);
        let v8 = constructor_max_shift(ctx, v4);
        let v7 = C::ty_bits(ctx, v4);
        let v9 = &C::fpu_op_ri_ushr(ctx, v7, v8);
        let v10 = constructor_fpu_rri(ctx, v9, arg1);
        let v11 = constructor_max_shift(ctx, v4);
        let v12 = &C::fpu_op_ri_sli(ctx, v7, v11);
        let v13 = MInst::FpuRRIMod {
            fpu_op: v12.clone(),
            rd: v6,
            ri: arg0,
            rn: v10,
        };
        let v14 = C::emit(ctx, &v13);
        let v15 = C::writable_reg_to_reg(ctx, v6);
        // Rule at src/isa/aarch64/inst.isle line 3593.
        return v15;
    }
    let v16 = C::multi_lane(ctx, arg2);
    if let Some(v17) = v16 {
        let v21 = C::temp_writable_reg(ctx, I8X16);
        let v22 = C::lane_type(ctx, arg2);
        let v23 = constructor_max_shift(ctx, v22);
        let v24 = &constructor_vector_size(ctx, arg2);
        let v25 = constructor_ushr_vec_imm(ctx, arg1, v23, v24);
        let v27 = &constructor_vector_size(ctx, arg2);
        let v28 = constructor_max_shift(ctx, v22);
        let v29 = MInst::VecShiftImmMod {
            op: VecShiftImmModOp::Sli,
            rd: v21,
            ri: arg0,
            rn: v25,
            size: v27.clone(),
            imm: v28,
        };
        let v30 = C::emit(ctx, &v29);
        let v31 = C::writable_reg_to_reg(ctx, v21);
        // Rule at src/isa/aarch64/inst.isle line 3598.
        return v31;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "fcopy_sign", "src/isa/aarch64/inst.isle line 3592"
    )
}

// Generated as internal constructor for term fpu_to_int_nan_check.
pub fn constructor_fpu_to_int_nan_check<C: Context>(
    ctx: &mut C,
    arg0: &ScalarSize,
    arg1: Reg,
) -> Reg {
    let v2 = &constructor_fpu_cmp(ctx, arg0, arg1, arg1);
    let v4 = C::cond_br_cond(ctx, &Cond::Vs);
    let v5 = &C::trap_code_bad_conversion_to_integer(ctx);
    let v6 = MInst::TrapIf {
        kind: v4,
        trap_code: v5.clone(),
    };
    let v7 = ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: v6,
        result: arg1,
    };
    let v8 = constructor_with_flags(ctx, v2, &v7);
    let v10 = C::value_regs_get(ctx, v8, 0x0);
    // Rule at src/isa/aarch64/inst.isle line 3607.
    return v10;
}

// Generated as internal constructor for term fpu_to_int_underflow_check.
pub fn constructor_fpu_to_int_underflow_check<C: Context>(
    ctx: &mut C,
    arg0: bool,
    arg1: Type,
    arg2: Type,
    arg3: Reg,
    arg4: Reg,
) -> Reg {
    match arg0 {
        true => {
            match arg1 {
                F32 => {
                    let v3 = C::fits_in_16(ctx, arg2);
                    if let Some(v4) = v3 {
                        let v8 = &constructor_fpu_cmp(ctx, &ScalarSize::Size32, arg3, arg4);
                        let v10 = C::cond_br_cond(ctx, &Cond::Le);
                        let v11 = &C::trap_code_integer_overflow(ctx);
                        let v12 = MInst::TrapIf {
                            kind: v10,
                            trap_code: v11.clone(),
                        };
                        let v13 = ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: v12,
                            result: arg3,
                        };
                        let v14 = constructor_with_flags(ctx, v8, &v13);
                        let v16 = C::value_regs_get(ctx, v14, 0x0);
                        // Rule at src/isa/aarch64/inst.isle line 3620.
                        return v16;
                    }
                }
                F64 => {
                    let v17 = C::fits_in_32(ctx, arg2);
                    if let Some(v18) = v17 {
                        let v20 = &constructor_fpu_cmp(ctx, &ScalarSize::Size64, arg3, arg4);
                        let v10 = C::cond_br_cond(ctx, &Cond::Le);
                        let v11 = &C::trap_code_integer_overflow(ctx);
                        let v12 = MInst::TrapIf {
                            kind: v10,
                            trap_code: v11.clone(),
                        };
                        let v13 = ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: v12,
                            result: arg3,
                        };
                        let v21 = constructor_with_flags(ctx, v20, &v13);
                        let v22 = C::value_regs_get(ctx, v21, 0x0);
                        // Rule at src/isa/aarch64/inst.isle line 3628.
                        return v22;
                    }
                }
                _ => {}
            }
            let v23 = &constructor_scalar_size(ctx, arg1);
            let v24 = &constructor_fpu_cmp(ctx, v23, arg3, arg4);
            let v26 = C::cond_br_cond(ctx, &Cond::Lt);
            let v11 = &C::trap_code_integer_overflow(ctx);
            let v27 = MInst::TrapIf {
                kind: v26,
                trap_code: v11.clone(),
            };
            let v28 = ConsumesFlags::ConsumesFlagsReturnsReg {
                inst: v27,
                result: arg3,
            };
            let v29 = constructor_with_flags(ctx, v24, &v28);
            let v30 = C::value_regs_get(ctx, v29, 0x0);
            // Rule at src/isa/aarch64/inst.isle line 3636.
            return v30;
        }
        false => {
            let v23 = &constructor_scalar_size(ctx, arg1);
            let v24 = &constructor_fpu_cmp(ctx, v23, arg3, arg4);
            let v31 = C::cond_br_cond(ctx, &Cond::Le);
            let v11 = &C::trap_code_integer_overflow(ctx);
            let v32 = MInst::TrapIf {
                kind: v31,
                trap_code: v11.clone(),
            };
            let v33 = ConsumesFlags::ConsumesFlagsReturnsReg {
                inst: v32,
                result: arg3,
            };
            let v34 = constructor_with_flags(ctx, v24, &v33);
            let v35 = C::value_regs_get(ctx, v34, 0x0);
            // Rule at src/isa/aarch64/inst.isle line 3644.
            return v35;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "fpu_to_int_underflow_check", "src/isa/aarch64/inst.isle line 3619"
    )
}

// Generated as internal constructor for term fpu_to_int_overflow_check.
pub fn constructor_fpu_to_int_overflow_check<C: Context>(
    ctx: &mut C,
    arg0: &ScalarSize,
    arg1: Reg,
    arg2: Reg,
) -> Reg {
    let v3 = &constructor_fpu_cmp(ctx, arg0, arg1, arg2);
    let v5 = C::cond_br_cond(ctx, &Cond::Ge);
    let v6 = &C::trap_code_integer_overflow(ctx);
    let v7 = MInst::TrapIf {
        kind: v5,
        trap_code: v6.clone(),
    };
    let v8 = ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: v7,
        result: arg1,
    };
    let v9 = constructor_with_flags(ctx, v3, &v8);
    let v11 = C::value_regs_get(ctx, v9, 0x0);
    // Rule at src/isa/aarch64/inst.isle line 3654.
    return v11;
}

// Generated as internal constructor for term fpu_to_int_cvt.
pub fn constructor_fpu_to_int_cvt<C: Context>(
    ctx: &mut C,
    arg0: &FpuToIntOp,
    arg1: Reg,
    arg2: bool,
    arg3: Type,
    arg4: Type,
) -> Reg {
    let v5 = &constructor_scalar_size(ctx, arg3);
    let v8 = constructor_fpu_to_int_nan_check(ctx, v5, arg1);
    let v6 = C::ty_bits(ctx, arg3);
    let v7 = C::ty_bits(ctx, arg4);
    let v9 = C::min_fp_value(ctx, arg2, v6, v7);
    let v10 = constructor_fpu_to_int_underflow_check(ctx, arg2, arg3, arg4, v8, v9);
    let v11 = C::max_fp_value(ctx, arg2, v6, v7);
    let v12 = constructor_fpu_to_int_overflow_check(ctx, v5, v10, v11);
    let v13 = constructor_fpu_to_int(ctx, arg0, v12);
    // Rule at src/isa/aarch64/inst.isle line 3670.
    return v13;
}

// Generated as internal constructor for term fpu_to_int_cvt_sat.
pub fn constructor_fpu_to_int_cvt_sat<C: Context>(
    ctx: &mut C,
    arg0: &FpuToIntOp,
    arg1: Reg,
    arg2: bool,
    arg3: Type,
) -> Reg {
    match arg3 {
        I32 => {
            let v4 = constructor_fpu_to_int(ctx, arg0, arg1);
            // Rule at src/isa/aarch64/inst.isle line 3689.
            return v4;
        }
        I64 => {
            let v4 = constructor_fpu_to_int(ctx, arg0, arg1);
            // Rule at src/isa/aarch64/inst.isle line 3687.
            return v4;
        }
        _ => {}
    }
    match arg2 {
        true => {
            let v5 = C::fits_in_16(ctx, arg3);
            if let Some(v6) = v5 {
                let v4 = constructor_fpu_to_int(ctx, arg0, arg1);
                let v15 = constructor_signed_max(ctx, v6);
                let v16 = constructor_signed_min(ctx, v6);
                let v17 = &constructor_operand_size(ctx, v6);
                let v18 = &constructor_cmp(ctx, v17, v4, v15);
                let v20 = &constructor_csel(ctx, &Cond::Gt, v15, v4);
                let v21 = constructor_with_flags_reg(ctx, v18, v20);
                let v22 = &constructor_operand_size(ctx, v6);
                let v23 = &constructor_cmp(ctx, v22, v21, v16);
                let v25 = &constructor_csel(ctx, &Cond::Lt, v16, v21);
                let v26 = constructor_with_flags_reg(ctx, v23, v25);
                // Rule at src/isa/aarch64/inst.isle line 3697.
                return v26;
            }
        }
        false => {
            let v5 = C::fits_in_16(ctx, arg3);
            if let Some(v6) = v5 {
                let v4 = constructor_fpu_to_int(ctx, arg0, arg1);
                let v8 = C::ty_mask(ctx, v6);
                let v9 = constructor_imm(ctx, v6, &ImmExtend::Zero, v8);
                let v11 = &constructor_cmp(ctx, &OperandSize::Size32, v4, v9);
                let v13 = &constructor_csel(ctx, &Cond::Hi, v9, v4);
                let v14 = constructor_with_flags_reg(ctx, v11, v13);
                // Rule at src/isa/aarch64/inst.isle line 3691.
                return v14;
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "fpu_to_int_cvt_sat", "src/isa/aarch64/inst.isle line 3686"
    )
}

// Generated as internal constructor for term signed_min.
pub fn constructor_signed_min<C: Context>(ctx: &mut C, arg0: Type) -> Reg {
    match arg0 {
        I8 => {
            let v4 = constructor_imm(ctx, I8, &ImmExtend::Sign, 0x80);
            // Rule at src/isa/aarch64/inst.isle line 3710.
            return v4;
        }
        I16 => {
            let v7 = constructor_imm(ctx, I16, &ImmExtend::Sign, 0x8000);
            // Rule at src/isa/aarch64/inst.isle line 3711.
            return v7;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "signed_min", "src/isa/aarch64/inst.isle line 3709"
    )
}

// Generated as internal constructor for term signed_max.
pub fn constructor_signed_max<C: Context>(ctx: &mut C, arg0: Type) -> Reg {
    match arg0 {
        I8 => {
            let v4 = constructor_imm(ctx, I8, &ImmExtend::Sign, 0x7F);
            // Rule at src/isa/aarch64/inst.isle line 3714.
            return v4;
        }
        I16 => {
            let v7 = constructor_imm(ctx, I16, &ImmExtend::Sign, 0x7FFF);
            // Rule at src/isa/aarch64/inst.isle line 3715.
            return v7;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "signed_max", "src/isa/aarch64/inst.isle line 3713"
    )
}

// Generated as internal constructor for term fpu_to_int.
pub fn constructor_fpu_to_int<C: Context>(ctx: &mut C, arg0: &FpuToIntOp, arg1: Reg) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::FpuToInt {
        op: arg0.clone(),
        rd: v3,
        rn: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 3718.
    return v6;
}

// Generated as internal constructor for term int_to_fpu.
pub fn constructor_int_to_fpu<C: Context>(ctx: &mut C, arg0: &IntToFpuOp, arg1: Reg) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::IntToFpu {
        op: arg0.clone(),
        rd: v3,
        rn: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 3726.
    return v6;
}

// Generated as internal constructor for term write_pinned_reg.
pub fn constructor_write_pinned_reg<C: Context>(ctx: &mut C, arg0: Reg) -> SideEffectNoResult {
    let v1 = C::preg_pinned(ctx);
    let v2 = &constructor_mov_to_preg(ctx, v1, arg0);
    // Rule at src/isa/aarch64/inst.isle line 3742.
    return v2.clone();
}

// Generated as internal constructor for term compute_stack_addr.
pub fn constructor_compute_stack_addr<C: Context>(
    ctx: &mut C,
    arg0: StackSlot,
    arg1: Offset32,
) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = &C::abi_stackslot_addr(ctx, v3, arg0, arg1);
    let v5 = C::emit(ctx, v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 3748.
    return v6;
}

// Generated as internal constructor for term vec_cmp_vc.
pub fn constructor_vec_cmp_vc<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Fcmeq, arg0, arg0, arg2);
    let v5 = constructor_vec_rrr(ctx, &VecALUOp::Fcmeq, arg1, arg1, arg2);
    let v7 = constructor_vec_rrr(ctx, &VecALUOp::And, v4, v5, arg2);
    // Rule at src/isa/aarch64/inst.isle line 3756.
    return v7;
}

// Generated as internal constructor for term vec_cmp.
pub fn constructor_vec_cmp<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: Type,
    arg3: &Cond,
) -> Reg {
    match arg3 {
        &Cond::Eq => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v23 = constructor_vec_rrr(ctx, &VecALUOp::Cmeq, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3800.
                return v23;
            }
            let v4 = C::ty_vector_float(ctx, arg2);
            if let Some(v5) = v4 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v12 = constructor_vec_rrr(ctx, &VecALUOp::Fcmeq, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3778.
                return v12;
            }
        }
        &Cond::Ne => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v23 = constructor_vec_rrr(ctx, &VecALUOp::Cmeq, arg0, arg1, v6);
                let v9 = &constructor_vector_size(ctx, arg2);
                let v24 = constructor_vec_misc(ctx, &VecMisc2::Not, v23, v9);
                // Rule at src/isa/aarch64/inst.isle line 3803.
                return v24;
            }
            let v4 = C::ty_vector_float(ctx, arg2);
            if let Some(v5) = v4 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v12 = constructor_vec_rrr(ctx, &VecALUOp::Fcmeq, arg0, arg1, v6);
                let v9 = &constructor_vector_size(ctx, arg2);
                let v13 = constructor_vec_misc(ctx, &VecMisc2::Not, v12, v9);
                // Rule at src/isa/aarch64/inst.isle line 3781.
                return v13;
            }
        }
        &Cond::Hs => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v30 = constructor_vec_rrr(ctx, &VecALUOp::Cmhs, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3813.
                return v30;
            }
        }
        &Cond::Lo => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v36 = constructor_vec_rrr(ctx, &VecALUOp::Cmhi, arg1, arg0, v6);
                // Rule at src/isa/aarch64/inst.isle line 3829.
                return v36;
            }
        }
        &Cond::Mi => {
            let v4 = C::ty_vector_float(ctx, arg2);
            if let Some(v5) = v4 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v18 = constructor_vec_rrr(ctx, &VecALUOp::Fcmgt, arg1, arg0, v6);
                // Rule at src/isa/aarch64/inst.isle line 3792.
                return v18;
            }
        }
        &Cond::Vs => {
            let v4 = C::ty_vector_float(ctx, arg2);
            if let Some(v5) = v4 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v7 = constructor_vec_cmp_vc(ctx, arg0, arg1, v6);
                let v9 = &constructor_vector_size(ctx, arg2);
                let v10 = constructor_vec_misc(ctx, &VecMisc2::Not, v7, v9);
                // Rule at src/isa/aarch64/inst.isle line 3768.
                return v10;
            }
        }
        &Cond::Vc => {
            let v4 = C::ty_vector_float(ctx, arg2);
            if let Some(v5) = v4 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v7 = constructor_vec_cmp_vc(ctx, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3765.
                return v7;
            }
        }
        &Cond::Hi => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v32 = constructor_vec_rrr(ctx, &VecALUOp::Cmhi, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3816.
                return v32;
            }
        }
        &Cond::Ls => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v35 = constructor_vec_rrr(ctx, &VecALUOp::Cmhs, arg1, arg0, v6);
                // Rule at src/isa/aarch64/inst.isle line 3826.
                return v35;
            }
            let v4 = C::ty_vector_float(ctx, arg2);
            if let Some(v5) = v4 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v19 = constructor_vec_rrr(ctx, &VecALUOp::Fcmge, arg1, arg0, v6);
                // Rule at src/isa/aarch64/inst.isle line 3795.
                return v19;
            }
        }
        &Cond::Ge => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v26 = constructor_vec_rrr(ctx, &VecALUOp::Cmge, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3807.
                return v26;
            }
            let v4 = C::ty_vector_float(ctx, arg2);
            if let Some(v5) = v4 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v15 = constructor_vec_rrr(ctx, &VecALUOp::Fcmge, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3785.
                return v15;
            }
        }
        &Cond::Lt => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v34 = constructor_vec_rrr(ctx, &VecALUOp::Cmgt, arg1, arg0, v6);
                // Rule at src/isa/aarch64/inst.isle line 3823.
                return v34;
            }
        }
        &Cond::Gt => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v28 = constructor_vec_rrr(ctx, &VecALUOp::Cmgt, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3810.
                return v28;
            }
            let v4 = C::ty_vector_float(ctx, arg2);
            if let Some(v5) = v4 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v17 = constructor_vec_rrr(ctx, &VecALUOp::Fcmgt, arg0, arg1, v6);
                // Rule at src/isa/aarch64/inst.isle line 3788.
                return v17;
            }
        }
        &Cond::Le => {
            let v20 = C::ty_vector_not_float(ctx, arg2);
            if let Some(v21) = v20 {
                let v6 = &constructor_vector_size(ctx, arg2);
                let v33 = constructor_vec_rrr(ctx, &VecALUOp::Cmge, arg1, arg0, v6);
                // Rule at src/isa/aarch64/inst.isle line 3820.
                return v33;
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "vec_cmp", "src/isa/aarch64/inst.isle line 3762"
    )
}

// Generated as internal constructor for term vanytrue.
pub fn constructor_vanytrue<C: Context>(ctx: &mut C, arg0: Reg, arg1: Type) -> ProducesFlags {
    let v2 = C::ty_vec128(ctx, arg1);
    if let Some(v3) = v2 {
        let v6 = constructor_vec_rrr(ctx, &VecALUOp::Umaxp, arg0, arg0, &VectorSize::Size32x4);
        let v9 = constructor_mov_from_vec(ctx, v6, 0x0, &ScalarSize::Size64);
        let v11 = C::u8_into_imm12(ctx, 0x0);
        let v12 = &constructor_cmp_imm(ctx, &OperandSize::Size64, v9, v11);
        // Rule at src/isa/aarch64/inst.isle line 3841.
        return v12.clone();
    }
    let v13 = C::ty_vec64_ctor(ctx, arg1);
    if let Some(v14) = v13 {
        let v15 = constructor_mov_from_vec(ctx, arg0, 0x0, &ScalarSize::Size64);
        let v16 = C::u8_into_imm12(ctx, 0x0);
        let v17 = &constructor_cmp_imm(ctx, &OperandSize::Size64, v15, v16);
        // Rule at src/isa/aarch64/inst.isle line 3845.
        return v17.clone();
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "vanytrue", "src/isa/aarch64/inst.isle line 3840"
    )
}

// Generated as internal constructor for term elf_tls_get_addr.
pub fn constructor_elf_tls_get_addr<C: Context>(ctx: &mut C, arg0: ExternalName) -> Reg {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = C::box_external_name(ctx, arg0);
    let v5 = MInst::ElfTlsGetAddr {
        symbol: v4,
        rd: v2,
        tmp: v3,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v2);
    // Rule at src/isa/aarch64/inst.isle line 3854.
    return v7;
}

// Generated as internal constructor for term macho_tls_get_addr.
pub fn constructor_macho_tls_get_addr<C: Context>(ctx: &mut C, arg0: ExternalName) -> Reg {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::MachOTlsGetAddr {
        symbol: arg0,
        rd: v2,
    };
    let v4 = C::emit(ctx, &v3);
    let v5 = C::writable_reg_to_reg(ctx, v2);
    // Rule at src/isa/aarch64/inst.isle line 3861.
    return v5;
}

// Generated as internal constructor for term flags_and_cc.
pub fn constructor_flags_and_cc<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &IntCC,
) -> FlagsAndCC {
    let v2 = FlagsAndCC::FlagsAndCC {
        flags: arg0.clone(),
        cc: arg1.clone(),
    };
    // Rule at src/isa/aarch64/inst.isle line 3872.
    return v2;
}

// Generated as internal constructor for term flags_and_cc_to_bool.
pub fn constructor_flags_and_cc_to_bool<C: Context>(ctx: &mut C, arg0: &FlagsAndCC) -> ValueRegs {
    if let &FlagsAndCC::FlagsAndCC {
        flags: ref v1,
        cc: ref v2,
    } = arg0
    {
        let v3 = &C::cond_code(ctx, v2);
        let v4 = &constructor_materialize_bool_result(ctx, v3);
        let v5 = constructor_with_flags(ctx, v1, v4);
        // Rule at src/isa/aarch64/inst.isle line 3876.
        return v5;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "flags_and_cc_to_bool", "src/isa/aarch64/inst.isle line 3875"
    )
}

// Generated as internal constructor for term flags_and_cc_flags.
pub fn constructor_flags_and_cc_flags<C: Context>(ctx: &mut C, arg0: &FlagsAndCC) -> ProducesFlags {
    if let &FlagsAndCC::FlagsAndCC {
        flags: ref v1,
        cc: ref v2,
    } = arg0
    {
        // Rule at src/isa/aarch64/inst.isle line 3881.
        return v1.clone();
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "flags_and_cc_flags", "src/isa/aarch64/inst.isle line 3880"
    )
}

// Generated as internal constructor for term flags_and_cc_cc.
pub fn constructor_flags_and_cc_cc<C: Context>(ctx: &mut C, arg0: &FlagsAndCC) -> IntCC {
    if let &FlagsAndCC::FlagsAndCC {
        flags: ref v1,
        cc: ref v2,
    } = arg0
    {
        // Rule at src/isa/aarch64/inst.isle line 3885.
        return v2.clone();
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "flags_and_cc_cc", "src/isa/aarch64/inst.isle line 3884"
    )
}

// Generated as internal constructor for term lower_icmp.
pub fn constructor_lower_icmp<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Value,
    arg2: Value,
    arg3: Type,
) -> FlagsAndCC {
    let v4 = C::fits_in_16(ctx, arg3);
    if let Some(v5) = v4 {
        let v6 = &C::signed_cond_code(ctx, arg0);
        if let Some(v7) = v6 {
            let v8 = constructor_put_in_reg_sext32(ctx, arg1);
            let v9 = &constructor_operand_size(ctx, v5);
            let v10 = C::put_in_reg(ctx, arg2);
            let v12 = &constructor_lower_extend_op(ctx, v5, &ArgumentExtension::Sext);
            let v13 = &constructor_cmp_extend(ctx, v9, v8, v10, v12);
            let v14 = &constructor_flags_and_cc(ctx, v13, arg0);
            // Rule at src/isa/aarch64/inst.isle line 3919.
            return v14.clone();
        }
    }
    if arg3 == I128 {
        match arg0 {
            &IntCC::Equal => {
                let v37 = &constructor_lower_icmp_i128_eq_ne(ctx, arg1, arg2);
                let v39 = &constructor_flags_and_cc(ctx, v37, &IntCC::Equal);
                // Rule at src/isa/aarch64/inst.isle line 3985.
                return v39.clone();
            }
            &IntCC::NotEqual => {
                let v37 = &constructor_lower_icmp_i128_eq_ne(ctx, arg1, arg2);
                let v41 = &constructor_flags_and_cc(ctx, v37, &IntCC::NotEqual);
                // Rule at src/isa/aarch64/inst.isle line 3987.
                return v41.clone();
            }
            _ => {}
        }
    }
    if let Some(v5) = v4 {
        let v15 = C::def_inst(ctx, arg2);
        if let Some(v16) = v15 {
            let v17 = &C::inst_data(ctx, v16);
            if let &InstructionData::UnaryImm {
                opcode: ref v18,
                imm: v19,
            } = v17
            {
                if let &Opcode::Iconst = v18 {
                    let v20 = C::u64_from_imm64(ctx, v19);
                    let v21 = C::imm12_from_u64(ctx, v20);
                    if let Some(v22) = v21 {
                        let v23 = constructor_put_in_reg_zext32(ctx, arg1);
                        let v9 = &constructor_operand_size(ctx, v5);
                        let v24 = &constructor_cmp_imm(ctx, v9, v23, v22);
                        let v25 = &constructor_flags_and_cc(ctx, v24, arg0);
                        // Rule at src/isa/aarch64/inst.isle line 3923.
                        return v25.clone();
                    }
                }
            }
        }
        let v23 = constructor_put_in_reg_zext32(ctx, arg1);
        let v9 = &constructor_operand_size(ctx, v5);
        let v10 = C::put_in_reg(ctx, arg2);
        let v27 = &constructor_lower_extend_op(ctx, v5, &ArgumentExtension::Uext);
        let v28 = &constructor_cmp_extend(ctx, v9, v23, v10, v27);
        let v29 = &constructor_flags_and_cc(ctx, v28, arg0);
        // Rule at src/isa/aarch64/inst.isle line 3926.
        return v29.clone();
    }
    let v30 = C::ty_int_ref_scalar_64(ctx, arg3);
    if let Some(v31) = v30 {
        let v15 = C::def_inst(ctx, arg2);
        if let Some(v16) = v15 {
            let v17 = &C::inst_data(ctx, v16);
            if let &InstructionData::UnaryImm {
                opcode: ref v18,
                imm: v19,
            } = v17
            {
                if let &Opcode::Iconst = v18 {
                    let v20 = C::u64_from_imm64(ctx, v19);
                    let v32 = &constructor_lower_icmp_const(ctx, arg0, arg1, v20, arg3);
                    // Rule at src/isa/aarch64/inst.isle line 3929.
                    return v32.clone();
                }
            }
        }
        let v33 = &constructor_operand_size(ctx, arg3);
        let v34 = C::put_in_reg(ctx, arg1);
        let v10 = C::put_in_reg(ctx, arg2);
        let v35 = &constructor_cmp(ctx, v33, v34, v10);
        let v36 = &constructor_flags_and_cc(ctx, v35, arg0);
        // Rule at src/isa/aarch64/inst.isle line 3932.
        return v36.clone();
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_icmp", "src/isa/aarch64/inst.isle line 3890"
    )
}

// Generated as internal constructor for term lower_icmp_into_reg.
pub fn constructor_lower_icmp_into_reg<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Value,
    arg2: Value,
    arg3: Type,
    arg4: Type,
) -> ValueRegs {
    let v4 = C::multi_lane(ctx, arg3);
    if let Some(v5) = v4 {
        let v9 = &C::cond_code(ctx, arg0);
        let v10 = C::put_in_reg(ctx, arg1);
        let v11 = C::put_in_reg(ctx, arg2);
        let v12 = constructor_vec_cmp(ctx, v10, v11, arg3, v9);
        let v13 = C::value_reg(ctx, v12);
        // Rule at src/isa/aarch64/inst.isle line 3900.
        return v13;
    }
    if arg3 == I128 {
        if arg4 == I8 {
            match arg0 {
                &IntCC::Equal => {
                    let v9 = &C::cond_code(ctx, arg0);
                    let v19 = &constructor_lower_icmp(ctx, arg0, arg1, arg2, I128);
                    let v20 = constructor_flags_and_cc_to_bool(ctx, v19);
                    // Rule at src/isa/aarch64/inst.isle line 3962.
                    return v20;
                }
                &IntCC::NotEqual => {
                    let v9 = &C::cond_code(ctx, arg0);
                    let v19 = &constructor_lower_icmp(ctx, arg0, arg1, arg2, I128);
                    let v20 = constructor_flags_and_cc_to_bool(ctx, v19);
                    // Rule at src/isa/aarch64/inst.isle line 3966.
                    return v20;
                }
                _ => {}
            }
            let v21 = &C::intcc_unsigned(ctx, arg0);
            let v22 = &C::cond_code(ctx, v21);
            let v23 = &C::cond_code(ctx, arg0);
            let v24 = C::put_in_regs(ctx, arg1);
            let v25 = C::put_in_regs(ctx, arg2);
            let v27 = C::value_regs_get(ctx, v24, 0x0);
            let v29 = C::value_regs_get(ctx, v24, 0x1);
            let v30 = C::value_regs_get(ctx, v25, 0x0);
            let v31 = C::value_regs_get(ctx, v25, 0x1);
            let v33 = &constructor_cmp(ctx, &OperandSize::Size64, v27, v30);
            let v34 = &constructor_materialize_bool_result(ctx, v22);
            let v35 = constructor_with_flags_reg(ctx, v33, v34);
            let v36 = &constructor_cmp(ctx, &OperandSize::Size64, v29, v31);
            let v37 = &constructor_lower_icmp_i128_consumer(ctx, v23, v35);
            let v38 = constructor_with_flags(ctx, v36, v37);
            // Rule at src/isa/aarch64/inst.isle line 3995.
            return v38;
        }
    }
    let v14 = C::ty_int_ref_scalar_64(ctx, arg3);
    if let Some(v15) = v14 {
        let v9 = &C::cond_code(ctx, arg0);
        let v16 = &constructor_lower_icmp(ctx, arg0, arg1, arg2, arg3);
        let v17 = constructor_flags_and_cc_to_bool(ctx, v16);
        // Rule at src/isa/aarch64/inst.isle line 3914.
        return v17;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_icmp_into_reg", "src/isa/aarch64/inst.isle line 3891"
    )
}

// Generated as internal constructor for term lower_icmp_into_flags.
pub fn constructor_lower_icmp_into_flags<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Value,
    arg2: Value,
    arg3: Type,
) -> FlagsAndCC {
    match arg0 {
        &IntCC::SignedGreaterThan => {
            if arg3 == I128 {
                let v7 = constructor_lower_icmp_into_reg(ctx, arg0, arg1, arg2, I128, I8);
                let v9 = C::value_regs_get(ctx, v7, 0x0);
                let v25 = C::zero_reg(ctx);
                let v26 = &constructor_cmp(ctx, &OperandSize::Size64, v9, v25);
                let v27 = &constructor_flags_and_cc(ctx, v26, arg0);
                // Rule at src/isa/aarch64/inst.isle line 4090.
                return v27.clone();
            }
        }
        &IntCC::SignedGreaterThanOrEqual => {
            if arg3 == I128 {
                let v7 = constructor_lower_icmp_into_reg(ctx, arg0, arg1, arg2, I128, I8);
                let v9 = C::value_regs_get(ctx, v7, 0x0);
                let v13 = constructor_imm(ctx, I64, &ImmExtend::Sign, 0x1);
                let v15 = &constructor_cmp(ctx, &OperandSize::Size64, v9, v13);
                let v16 = &constructor_flags_and_cc(ctx, v15, arg0);
                // Rule at src/isa/aarch64/inst.isle line 4069.
                return v16.clone();
            }
        }
        &IntCC::SignedLessThan => {
            if arg3 == I128 {
                let v7 = constructor_lower_icmp_into_reg(ctx, arg0, arg1, arg2, I128, I8);
                let v9 = C::value_regs_get(ctx, v7, 0x0);
                let v25 = C::zero_reg(ctx);
                let v28 = &constructor_cmp(ctx, &OperandSize::Size64, v25, v9);
                let v29 = &constructor_flags_and_cc(ctx, v28, arg0);
                // Rule at src/isa/aarch64/inst.isle line 4098.
                return v29.clone();
            }
        }
        &IntCC::SignedLessThanOrEqual => {
            if arg3 == I128 {
                let v7 = constructor_lower_icmp_into_reg(ctx, arg0, arg1, arg2, I128, I8);
                let v9 = C::value_regs_get(ctx, v7, 0x0);
                let v13 = constructor_imm(ctx, I64, &ImmExtend::Sign, 0x1);
                let v21 = &constructor_cmp(ctx, &OperandSize::Size64, v13, v9);
                let v22 = &constructor_flags_and_cc(ctx, v21, arg0);
                // Rule at src/isa/aarch64/inst.isle line 4079.
                return v22.clone();
            }
        }
        &IntCC::UnsignedGreaterThan => {
            if arg3 == I128 {
                let v7 = constructor_lower_icmp_into_reg(ctx, arg0, arg1, arg2, I128, I8);
                let v9 = C::value_regs_get(ctx, v7, 0x0);
                let v25 = C::zero_reg(ctx);
                let v26 = &constructor_cmp(ctx, &OperandSize::Size64, v9, v25);
                let v27 = &constructor_flags_and_cc(ctx, v26, arg0);
                // Rule at src/isa/aarch64/inst.isle line 4094.
                return v27.clone();
            }
        }
        &IntCC::UnsignedGreaterThanOrEqual => {
            if arg3 == I128 {
                let v7 = constructor_lower_icmp_into_reg(ctx, arg0, arg1, arg2, I128, I8);
                let v9 = C::value_regs_get(ctx, v7, 0x0);
                let v18 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x1);
                let v19 = &constructor_cmp(ctx, &OperandSize::Size64, v9, v18);
                let v20 = &constructor_flags_and_cc(ctx, v19, arg0);
                // Rule at src/isa/aarch64/inst.isle line 4074.
                return v20.clone();
            }
        }
        &IntCC::UnsignedLessThan => {
            if arg3 == I128 {
                let v7 = constructor_lower_icmp_into_reg(ctx, arg0, arg1, arg2, I128, I8);
                let v9 = C::value_regs_get(ctx, v7, 0x0);
                let v25 = C::zero_reg(ctx);
                let v28 = &constructor_cmp(ctx, &OperandSize::Size64, v25, v9);
                let v29 = &constructor_flags_and_cc(ctx, v28, arg0);
                // Rule at src/isa/aarch64/inst.isle line 4102.
                return v29.clone();
            }
        }
        &IntCC::UnsignedLessThanOrEqual => {
            if arg3 == I128 {
                let v7 = constructor_lower_icmp_into_reg(ctx, arg0, arg1, arg2, I128, I8);
                let v9 = C::value_regs_get(ctx, v7, 0x0);
                let v18 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x1);
                let v23 = &constructor_cmp(ctx, &OperandSize::Size64, v18, v9);
                let v24 = &constructor_flags_and_cc(ctx, v23, arg0);
                // Rule at src/isa/aarch64/inst.isle line 4084.
                return v24.clone();
            }
        }
        _ => {}
    }
    let v4 = &constructor_lower_icmp(ctx, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 3896.
    return v4.clone();
}

// Generated as internal constructor for term lower_icmp_const.
pub fn constructor_lower_icmp_const<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Value,
    arg2: u64,
    arg3: Type,
) -> FlagsAndCC {
    let v4 = C::ty_int_ref_scalar_64(ctx, arg3);
    if let Some(v5) = v4 {
        match arg0 {
            &IntCC::SignedGreaterThanOrEqual => {
                let v6 = C::u64_is_odd(ctx, arg2);
                if v6 == true {
                    let v8 = C::u64_sub(ctx, arg2, 0x1);
                    let v9 = C::imm12_from_u64(ctx, v8);
                    if let Some(v10) = v9 {
                        let v11 = &constructor_operand_size(ctx, arg3);
                        let v12 = C::put_in_reg(ctx, arg1);
                        let v13 = &constructor_cmp_imm(ctx, v11, v12, v10);
                        let v17 = &constructor_flags_and_cc(ctx, v13, &IntCC::SignedGreaterThan);
                        // Rule at src/isa/aarch64/inst.isle line 3947.
                        return v17.clone();
                    }
                }
            }
            &IntCC::UnsignedGreaterThanOrEqual => {
                let v6 = C::u64_is_odd(ctx, arg2);
                if v6 == true {
                    let v8 = C::u64_sub(ctx, arg2, 0x1);
                    let v9 = C::imm12_from_u64(ctx, v8);
                    if let Some(v10) = v9 {
                        let v11 = &constructor_operand_size(ctx, arg3);
                        let v12 = C::put_in_reg(ctx, arg1);
                        let v13 = &constructor_cmp_imm(ctx, v11, v12, v10);
                        let v15 = &constructor_flags_and_cc(ctx, v13, &IntCC::UnsignedGreaterThan);
                        // Rule at src/isa/aarch64/inst.isle line 3942.
                        return v15.clone();
                    }
                }
            }
            _ => {}
        }
        let v18 = C::imm12_from_u64(ctx, arg2);
        if let Some(v19) = v18 {
            let v11 = &constructor_operand_size(ctx, arg3);
            let v12 = C::put_in_reg(ctx, arg1);
            let v20 = &constructor_cmp_imm(ctx, v11, v12, v19);
            let v21 = &constructor_flags_and_cc(ctx, v20, arg0);
            // Rule at src/isa/aarch64/inst.isle line 3953.
            return v21.clone();
        }
        let v11 = &constructor_operand_size(ctx, arg3);
        let v12 = C::put_in_reg(ctx, arg1);
        let v23 = constructor_imm(ctx, arg3, &ImmExtend::Zero, arg2);
        let v24 = &constructor_cmp(ctx, v11, v12, v23);
        let v25 = &constructor_flags_and_cc(ctx, v24, arg0);
        // Rule at src/isa/aarch64/inst.isle line 3956.
        return v25.clone();
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_icmp_const", "src/isa/aarch64/inst.isle line 3893"
    )
}

// Generated as internal constructor for term lower_extend_op.
pub fn constructor_lower_extend_op<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &ArgumentExtension,
) -> ExtendOp {
    match arg0 {
        I8 => {
            match arg1 {
                &ArgumentExtension::Uext => {
                    // Rule at src/isa/aarch64/inst.isle line 3910.
                    return ExtendOp::UXTB;
                }
                &ArgumentExtension::Sext => {
                    // Rule at src/isa/aarch64/inst.isle line 3908.
                    return ExtendOp::SXTB;
                }
                _ => {}
            }
        }
        I16 => {
            match arg1 {
                &ArgumentExtension::Uext => {
                    // Rule at src/isa/aarch64/inst.isle line 3911.
                    return ExtendOp::UXTH;
                }
                &ArgumentExtension::Sext => {
                    // Rule at src/isa/aarch64/inst.isle line 3909.
                    return ExtendOp::SXTH;
                }
                _ => {}
            }
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_extend_op", "src/isa/aarch64/inst.isle line 3907"
    )
}

// Generated as internal constructor for term lower_icmp_i128_eq_ne.
pub fn constructor_lower_icmp_i128_eq_ne<C: Context>(
    ctx: &mut C,
    arg0: Value,
    arg1: Value,
) -> ProducesFlags {
    let v2 = C::put_in_regs(ctx, arg0);
    let v3 = C::put_in_regs(ctx, arg1);
    let v5 = C::value_regs_get(ctx, v2, 0x0);
    let v7 = C::value_regs_get(ctx, v2, 0x1);
    let v8 = C::value_regs_get(ctx, v3, 0x0);
    let v9 = C::value_regs_get(ctx, v3, 0x1);
    let v11 = &constructor_cmp(ctx, &OperandSize::Size64, v5, v8);
    let v13 = C::nzcv(ctx, false, false, false, false);
    let v15 = &constructor_ccmp(ctx, &OperandSize::Size64, v7, v9, v13, &Cond::Eq, v11);
    // Rule at src/isa/aarch64/inst.isle line 3974.
    return v15.clone();
}

// Generated as internal constructor for term lower_icmp_i128_consumer.
pub fn constructor_lower_icmp_i128_consumer<C: Context>(
    ctx: &mut C,
    arg0: &Cond,
    arg1: Reg,
) -> ConsumesFlags {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = C::temp_writable_reg(ctx, I64);
    let v9 = C::writable_reg_to_reg(ctx, v4);
    let v10 = C::value_reg(ctx, v9);
    let v5 = MInst::CSet {
        rd: v3,
        cond: arg0.clone(),
    };
    let v7 = C::writable_reg_to_reg(ctx, v3);
    let v8 = MInst::CSel {
        rd: v4,
        cond: Cond::Eq,
        rn: arg1,
        rm: v7,
    };
    let v11 = ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
        inst1: v5,
        inst2: v8,
        result: v10,
    };
    // Rule at src/isa/aarch64/inst.isle line 4010.
    return v11;
}

// Generated as internal constructor for term lower_bmask.
pub fn constructor_lower_bmask<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Type,
    arg2: ValueRegs,
) -> ValueRegs {
    let v27 = C::fits_in_16(ctx, arg1);
    if let Some(v28) = v27 {
        let v30 = C::ty_mask(ctx, v28);
        let v31 = C::imm_logic_from_u64(ctx, I32, v30);
        if let Some(v32) = v31 {
            let v17 = C::value_regs_get(ctx, arg2, 0x0);
            let v33 = constructor_and_imm(ctx, I32, v17, v32);
            let v34 = C::value_reg(ctx, v33);
            let v35 = constructor_lower_bmask(ctx, arg0, I32, v34);
            // Rule at src/isa/aarch64/inst.isle line 4059.
            return v35;
        }
    }
    if arg0 == I128 {
        let v24 = constructor_lower_bmask(ctx, I64, arg1, arg2);
        let v25 = C::value_regs_get(ctx, v24, 0x0);
        let v26 = C::value_regs(ctx, v25, v25);
        // Rule at src/isa/aarch64/inst.isle line 4047.
        return v26;
    }
    let v1 = C::fits_in_64(ctx, arg0);
    if let Some(v2) = v1 {
        if arg1 == I128 {
            let v17 = C::value_regs_get(ctx, arg2, 0x0);
            let v19 = C::value_regs_get(ctx, arg2, 0x1);
            let v21 = constructor_orr(ctx, I64, v17, v19);
            let v22 = C::value_reg(ctx, v21);
            let v23 = constructor_lower_bmask(ctx, v2, I64, v22);
            // Rule at src/isa/aarch64/inst.isle line 4038.
            return v23;
        }
        let v4 = C::ty_32_or_64(ctx, arg1);
        if let Some(v5) = v4 {
            let v7 = &constructor_operand_size(ctx, v5);
            let v9 = C::value_regs_get(ctx, arg2, 0x0);
            let v11 = C::u8_into_imm12(ctx, 0x0);
            let v12 = &constructor_cmp_imm(ctx, v7, v9, v11);
            let v14 = &constructor_csetm(ctx, &Cond::Ne);
            let v15 = constructor_with_flags_reg(ctx, v12, v14);
            let v16 = C::value_reg(ctx, v15);
            // Rule at src/isa/aarch64/inst.isle line 4025.
            return v16;
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_bmask", "src/isa/aarch64/inst.isle line 4018"
    )
}

// Generated as internal constructor for term lower_select.
pub fn constructor_lower_select<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &Cond,
    arg2: Type,
    arg3: Value,
    arg4: Value,
) -> ValueRegs {
    match arg2 {
        I128 => {
            let v23 = C::temp_writable_reg(ctx, I64);
            let v24 = C::temp_writable_reg(ctx, I64);
            let v25 = C::put_in_regs(ctx, arg3);
            let v26 = C::put_in_regs(ctx, arg4);
            let v28 = C::value_regs_get(ctx, v25, 0x0);
            let v30 = C::value_regs_get(ctx, v25, 0x1);
            let v31 = C::value_regs_get(ctx, v26, 0x0);
            let v32 = C::value_regs_get(ctx, v26, 0x1);
            let v35 = C::writable_reg_to_reg(ctx, v23);
            let v36 = C::writable_reg_to_reg(ctx, v24);
            let v37 = C::value_regs(ctx, v35, v36);
            let v33 = MInst::CSel {
                rd: v23,
                cond: arg1.clone(),
                rn: v28,
                rm: v31,
            };
            let v34 = MInst::CSel {
                rd: v24,
                cond: arg1.clone(),
                rn: v30,
                rm: v32,
            };
            let v38 = ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                inst1: v33,
                inst2: v34,
                result: v37,
            };
            let v39 = constructor_with_flags(ctx, arg0, &v38);
            // Rule at src/isa/aarch64/inst.isle line 4118.
            return v39;
        }
        F128 => {
            let v9 = C::put_in_reg(ctx, arg3);
            let v10 = C::put_in_reg(ctx, arg4);
            let v13 = &constructor_vec_csel(ctx, arg1, v9, v10);
            let v14 = constructor_with_flags(ctx, arg0, v13);
            // Rule at src/isa/aarch64/inst.isle line 4111.
            return v14;
        }
        _ => {}
    }
    let v15 = C::ty_vec128(ctx, arg2);
    if let Some(v16) = v15 {
        let v9 = C::put_in_reg(ctx, arg3);
        let v10 = C::put_in_reg(ctx, arg4);
        let v13 = &constructor_vec_csel(ctx, arg1, v9, v10);
        let v14 = constructor_with_flags(ctx, arg0, v13);
        // Rule at src/isa/aarch64/inst.isle line 4113.
        return v14;
    }
    let v3 = C::ty_scalar_float(ctx, arg2);
    if let Some(v4) = v3 {
        let v5 = C::fits_in_64(ctx, v4);
        if let Some(v6) = v5 {
            let v9 = C::put_in_reg(ctx, arg3);
            let v10 = C::put_in_reg(ctx, arg4);
            let v11 = &constructor_fpu_csel(ctx, v6, arg1, v9, v10);
            let v12 = constructor_with_flags(ctx, arg0, v11);
            // Rule at src/isa/aarch64/inst.isle line 4109.
            return v12;
        }
    }
    let v40 = C::ty_int_ref_scalar_64(ctx, arg2);
    if let Some(v41) = v40 {
        let v9 = C::put_in_reg(ctx, arg3);
        let v10 = C::put_in_reg(ctx, arg4);
        let v42 = &constructor_csel(ctx, arg1, v9, v10);
        let v43 = constructor_with_flags(ctx, arg0, v42);
        // Rule at src/isa/aarch64/inst.isle line 4132.
        return v43;
    }
    let v17 = C::ty_vec64_ctor(ctx, arg2);
    if let Some(v18) = v17 {
        let v9 = C::put_in_reg(ctx, arg3);
        let v10 = C::put_in_reg(ctx, arg4);
        let v20 = &constructor_fpu_csel(ctx, F64, arg1, v9, v10);
        let v21 = constructor_with_flags(ctx, arg0, v20);
        // Rule at src/isa/aarch64/inst.isle line 4115.
        return v21;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "lower_select", "src/isa/aarch64/inst.isle line 4108"
    )
}

// Generated as internal constructor for term aarch64_jump.
pub fn constructor_aarch64_jump<C: Context>(ctx: &mut C, arg0: BranchTarget) -> SideEffectNoResult {
    let v1 = MInst::Jump { dest: arg0 };
    let v2 = SideEffectNoResult::Inst { inst: v1 };
    // Rule at src/isa/aarch64/inst.isle line 4138.
    return v2;
}

// Generated as internal constructor for term jt_sequence.
pub fn constructor_jt_sequence<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: MachLabel,
    arg2: &BoxVecMachLabel,
) -> ConsumesFlags {
    let v4 = C::temp_writable_reg(ctx, I64);
    let v5 = C::temp_writable_reg(ctx, I64);
    let v6 = MInst::JTSequence {
        default: arg1,
        targets: arg2.clone(),
        ridx: arg0,
        rtmp1: v4,
        rtmp2: v5,
    };
    let v7 = ConsumesFlags::ConsumesFlagsSideEffect { inst: v6 };
    // Rule at src/isa/aarch64/inst.isle line 4160.
    return v7;
}

// Generated as internal constructor for term cond_br.
pub fn constructor_cond_br<C: Context>(
    ctx: &mut C,
    arg0: BranchTarget,
    arg1: BranchTarget,
    arg2: CondBrKind,
) -> ConsumesFlags {
    let v3 = MInst::CondBr {
        taken: arg0,
        not_taken: arg1,
        kind: arg2,
    };
    let v4 = ConsumesFlags::ConsumesFlagsSideEffect { inst: v3 };
    // Rule at src/isa/aarch64/inst.isle line 4168.
    return v4;
}

// Generated as internal constructor for term test_branch.
pub fn constructor_test_branch<C: Context>(
    ctx: &mut C,
    arg0: &TestBitAndBranchKind,
    arg1: BranchTarget,
    arg2: BranchTarget,
    arg3: Reg,
    arg4: u8,
) -> SideEffectNoResult {
    let v5 = MInst::TestBitAndBranch {
        kind: arg0.clone(),
        taken: arg1,
        not_taken: arg2,
        rn: arg3,
        bit: arg4,
    };
    let v6 = SideEffectNoResult::Inst { inst: v5 };
    // Rule at src/isa/aarch64/inst.isle line 4174.
    return v6;
}

// Generated as internal constructor for term tbnz.
pub fn constructor_tbnz<C: Context>(
    ctx: &mut C,
    arg0: BranchTarget,
    arg1: BranchTarget,
    arg2: Reg,
    arg3: u8,
) -> SideEffectNoResult {
    let v5 = &constructor_test_branch(ctx, &TestBitAndBranchKind::NZ, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 4179.
    return v5.clone();
}

// Generated as internal constructor for term tbz.
pub fn constructor_tbz<C: Context>(
    ctx: &mut C,
    arg0: BranchTarget,
    arg1: BranchTarget,
    arg2: Reg,
    arg3: u8,
) -> SideEffectNoResult {
    let v5 = &constructor_test_branch(ctx, &TestBitAndBranchKind::Z, arg0, arg1, arg2, arg3);
    // Rule at src/isa/aarch64/inst.isle line 4184.
    return v5.clone();
}

// Generated as internal constructor for term mov_to_nzcv.
pub fn constructor_mov_to_nzcv<C: Context>(ctx: &mut C, arg0: Reg) -> ProducesFlags {
    let v1 = MInst::MovToNZCV { rn: arg0 };
    let v2 = ProducesFlags::ProducesFlagsSideEffect { inst: v1 };
    // Rule at src/isa/aarch64/inst.isle line 4189.
    return v2;
}

// Generated as internal constructor for term emit_island.
pub fn constructor_emit_island<C: Context>(ctx: &mut C, arg0: CodeOffset) -> SideEffectNoResult {
    let v1 = MInst::EmitIsland { needed_space: arg0 };
    let v2 = SideEffectNoResult::Inst { inst: v1 };
    // Rule at src/isa/aarch64/inst.isle line 4195.
    return v2;
}

// Generated as internal constructor for term br_table_impl.
pub fn constructor_br_table_impl<C: Context>(
    ctx: &mut C,
    arg0: u64,
    arg1: Reg,
    arg2: MachLabel,
    arg3: &BoxVecMachLabel,
) -> Unit {
    let v1 = C::imm12_from_u64(ctx, arg0);
    if let Some(v2) = v1 {
        let v7 = &constructor_cmp_imm(ctx, &OperandSize::Size32, arg1, v2);
        let v8 = &constructor_jt_sequence(ctx, arg1, arg2, arg3);
        let v9 = &constructor_with_flags_side_effect(ctx, v7, v8);
        let v10 = constructor_emit_side_effect(ctx, v9);
        // Rule at src/isa/aarch64/inst.isle line 4201.
        return v10;
    }
    let v13 = constructor_imm(ctx, I64, &ImmExtend::Zero, arg0);
    let v14 = &constructor_cmp(ctx, &OperandSize::Size32, arg1, v13);
    let v15 = &constructor_jt_sequence(ctx, arg1, arg2, arg3);
    let v16 = &constructor_with_flags_side_effect(ctx, v14, v15);
    let v17 = constructor_emit_side_effect(ctx, v16);
    // Rule at src/isa/aarch64/inst.isle line 4205.
    return v17;
}

// Generated as internal constructor for term vec_uzp1.
pub fn constructor_vec_uzp1<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Uzp1, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 4213.
    return v4;
}

// Generated as internal constructor for term vec_uzp2.
pub fn constructor_vec_uzp2<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Uzp2, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 4217.
    return v4;
}

// Generated as internal constructor for term vec_zip1.
pub fn constructor_vec_zip1<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Zip1, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 4221.
    return v4;
}

// Generated as internal constructor for term vec_zip2.
pub fn constructor_vec_zip2<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Zip2, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 4225.
    return v4;
}

// Generated as internal constructor for term vec_trn1.
pub fn constructor_vec_trn1<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Trn1, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 4229.
    return v4;
}

// Generated as internal constructor for term vec_trn2.
pub fn constructor_vec_trn2<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Reg,
    arg2: &VectorSize,
) -> Reg {
    let v4 = constructor_vec_rrr(ctx, &VecALUOp::Trn2, arg0, arg1, arg2);
    // Rule at src/isa/aarch64/inst.isle line 4233.
    return v4;
}

// Generated as internal constructor for term vec_dup_fp_imm.
pub fn constructor_vec_dup_fp_imm<C: Context>(
    ctx: &mut C,
    arg0: ASIMDFPModImm,
    arg1: &VectorSize,
) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::VecDupFPImm {
        rd: v3,
        imm: arg0,
        size: arg1.clone(),
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 4249.
    return v6;
}

// Generated as internal constructor for term fpu_load64.
pub fn constructor_fpu_load64<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::FpuLoad64 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 4256.
    return v6;
}

// Generated as internal constructor for term fpu_load128.
pub fn constructor_fpu_load128<C: Context>(ctx: &mut C, arg0: &AMode, arg1: MemFlags) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I8X16);
    let v4 = MInst::FpuLoad128 {
        rd: v3,
        mem: arg0.clone(),
        flags: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src/isa/aarch64/inst.isle line 4263.
    return v6;
}

// Generated as internal constructor for term fpu_move_128.
pub fn constructor_fpu_move_128<C: Context>(ctx: &mut C, arg0: Reg) -> Reg {
    let v2 = C::temp_writable_reg(ctx, I8X16);
    let v3 = MInst::FpuMove128 { rd: v2, rn: arg0 };
    let v4 = C::emit(ctx, &v3);
    let v5 = C::writable_reg_to_reg(ctx, v2);
    // Rule at src/isa/aarch64/inst_neon.isle line 3.
    return v5;
}

// Generated as internal constructor for term lower.
pub fn constructor_lower<C: Context>(ctx: &mut C, arg0: Inst) -> Option<InstOutput> {
    let v4 = &C::inst_data(ctx, arg0);
    match v4 {
        &InstructionData::AtomicCas {
            opcode: ref v1737,
            args: ref v1738,
            flags: v1739,
        } => {
            if let &Opcode::AtomicCas = v1737 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v1621 = C::valid_atomic_transaction(ctx, v3);
                    if let Some(v1622) = v1621 {
                        let v1644 = C::use_lse(ctx, arg0);
                        if let Some(v1645) = v1644 {
                            let v1740 = C::unpack_value_array_3(ctx, v1738);
                            let v1744 = C::put_in_reg(ctx, v1740.0);
                            let v1745 = C::put_in_reg(ctx, v1740.1);
                            let v1746 = C::put_in_reg(ctx, v1740.2);
                            let v1747 =
                                constructor_lse_atomic_cas(ctx, v1744, v1745, v1746, v1622, v1739);
                            let v1748 = constructor_output_reg(ctx, v1747);
                            let v1749 = Some(v1748);
                            // Rule at src/isa/aarch64/lower.isle line 2172.
                            return v1749;
                        }
                        let v1740 = C::unpack_value_array_3(ctx, v1738);
                        let v1744 = C::put_in_reg(ctx, v1740.0);
                        let v1745 = C::put_in_reg(ctx, v1740.1);
                        let v1746 = C::put_in_reg(ctx, v1740.2);
                        let v1750 =
                            constructor_atomic_cas_loop(ctx, v1744, v1745, v1746, v1622, v1739);
                        let v1751 = constructor_output_reg(ctx, v1750);
                        let v1752 = Some(v1751);
                        // Rule at src/isa/aarch64/lower.isle line 2177.
                        return v1752;
                    }
                }
            }
        }
        &InstructionData::AtomicRmw {
            opcode: ref v1646,
            args: ref v1647,
            flags: v1648,
            op: ref v1649,
        } => {
            if let &Opcode::AtomicRmw = v1646 {
                match v1649 {
                    &AtomicRmwOp::Add => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1654 = C::put_in_reg(ctx, v1650.1);
                                    let v1655 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Add,
                                        v1650.0,
                                        v1654,
                                        v1622,
                                        v1648,
                                    );
                                    let v1656 = constructor_output_reg(ctx, v1655);
                                    let v1657 = Some(v1656);
                                    // Rule at src/isa/aarch64/lower.isle line 2099.
                                    return v1657;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1694 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Add,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1695 = constructor_output_reg(ctx, v1694);
                                let v1696 = Some(v1695);
                                // Rule at src/isa/aarch64/lower.isle line 2137.
                                return v1696;
                            }
                        }
                    }
                    &AtomicRmwOp::And => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1654 = C::put_in_reg(ctx, v1650.1);
                                    let v1545 = C::zero_reg(ctx);
                                    let v1688 = constructor_eon(ctx, v1622, v1654, v1545);
                                    let v1689 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Clr,
                                        v1650.0,
                                        v1688,
                                        v1622,
                                        v1648,
                                    );
                                    let v1690 = constructor_output_reg(ctx, v1689);
                                    let v1691 = Some(v1690);
                                    // Rule at src/isa/aarch64/lower.isle line 2131.
                                    return v1691;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1702 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::And,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1703 = constructor_output_reg(ctx, v1702);
                                let v1704 = Some(v1703);
                                // Rule at src/isa/aarch64/lower.isle line 2143.
                                return v1704;
                            }
                        }
                    }
                    &AtomicRmwOp::Nand => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1706 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Nand,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1707 = constructor_output_reg(ctx, v1706);
                                let v1708 = Some(v1707);
                                // Rule at src/isa/aarch64/lower.isle line 2146.
                                return v1708;
                            }
                        }
                    }
                    &AtomicRmwOp::Or => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1654 = C::put_in_reg(ctx, v1650.1);
                                    let v1663 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Set,
                                        v1650.0,
                                        v1654,
                                        v1622,
                                        v1648,
                                    );
                                    let v1664 = constructor_output_reg(ctx, v1663);
                                    let v1665 = Some(v1664);
                                    // Rule at src/isa/aarch64/lower.isle line 2107.
                                    return v1665;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1710 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Orr,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1711 = constructor_output_reg(ctx, v1710);
                                let v1712 = Some(v1711);
                                // Rule at src/isa/aarch64/lower.isle line 2149.
                                return v1712;
                            }
                        }
                    }
                    &AtomicRmwOp::Smax => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1654 = C::put_in_reg(ctx, v1650.1);
                                    let v1667 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Smax,
                                        v1650.0,
                                        v1654,
                                        v1622,
                                        v1648,
                                    );
                                    let v1668 = constructor_output_reg(ctx, v1667);
                                    let v1669 = Some(v1668);
                                    // Rule at src/isa/aarch64/lower.isle line 2111.
                                    return v1669;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1722 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Smax,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1723 = constructor_output_reg(ctx, v1722);
                                let v1724 = Some(v1723);
                                // Rule at src/isa/aarch64/lower.isle line 2158.
                                return v1724;
                            }
                        }
                    }
                    &AtomicRmwOp::Smin => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1654 = C::put_in_reg(ctx, v1650.1);
                                    let v1671 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Smin,
                                        v1650.0,
                                        v1654,
                                        v1622,
                                        v1648,
                                    );
                                    let v1672 = constructor_output_reg(ctx, v1671);
                                    let v1673 = Some(v1672);
                                    // Rule at src/isa/aarch64/lower.isle line 2115.
                                    return v1673;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1718 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Smin,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1719 = constructor_output_reg(ctx, v1718);
                                let v1720 = Some(v1719);
                                // Rule at src/isa/aarch64/lower.isle line 2155.
                                return v1720;
                            }
                        }
                    }
                    &AtomicRmwOp::Sub => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v741 = C::zero_reg(ctx);
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1682 = C::put_in_reg(ctx, v1650.1);
                                    let v1683 = constructor_sub(ctx, v1622, v741, v1682);
                                    let v1684 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Add,
                                        v1650.0,
                                        v1683,
                                        v1622,
                                        v1648,
                                    );
                                    let v1685 = constructor_output_reg(ctx, v1684);
                                    let v1686 = Some(v1685);
                                    // Rule at src/isa/aarch64/lower.isle line 2127.
                                    return v1686;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1698 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Sub,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1699 = constructor_output_reg(ctx, v1698);
                                let v1700 = Some(v1699);
                                // Rule at src/isa/aarch64/lower.isle line 2140.
                                return v1700;
                            }
                        }
                    }
                    &AtomicRmwOp::Umax => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1654 = C::put_in_reg(ctx, v1650.1);
                                    let v1675 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Umax,
                                        v1650.0,
                                        v1654,
                                        v1622,
                                        v1648,
                                    );
                                    let v1676 = constructor_output_reg(ctx, v1675);
                                    let v1677 = Some(v1676);
                                    // Rule at src/isa/aarch64/lower.isle line 2119.
                                    return v1677;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1730 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Umax,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1731 = constructor_output_reg(ctx, v1730);
                                let v1732 = Some(v1731);
                                // Rule at src/isa/aarch64/lower.isle line 2164.
                                return v1732;
                            }
                        }
                    }
                    &AtomicRmwOp::Umin => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1654 = C::put_in_reg(ctx, v1650.1);
                                    let v1679 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Umin,
                                        v1650.0,
                                        v1654,
                                        v1622,
                                        v1648,
                                    );
                                    let v1680 = constructor_output_reg(ctx, v1679);
                                    let v1681 = Some(v1680);
                                    // Rule at src/isa/aarch64/lower.isle line 2123.
                                    return v1681;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1726 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Umin,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1727 = constructor_output_reg(ctx, v1726);
                                let v1728 = Some(v1727);
                                // Rule at src/isa/aarch64/lower.isle line 2161.
                                return v1728;
                            }
                        }
                    }
                    &AtomicRmwOp::Xchg => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1734 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Xchg,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1735 = constructor_output_reg(ctx, v1734);
                                let v1736 = Some(v1735);
                                // Rule at src/isa/aarch64/lower.isle line 2167.
                                return v1736;
                            }
                        }
                    }
                    &AtomicRmwOp::Xor => {
                        let v1 = C::first_result(ctx, arg0);
                        if let Some(v2) = v1 {
                            let v3 = C::value_type(ctx, v2);
                            let v1621 = C::valid_atomic_transaction(ctx, v3);
                            if let Some(v1622) = v1621 {
                                let v1644 = C::use_lse(ctx, arg0);
                                if let Some(v1645) = v1644 {
                                    let v1650 = C::unpack_value_array_2(ctx, v1647);
                                    let v1654 = C::put_in_reg(ctx, v1650.1);
                                    let v1659 = constructor_lse_atomic_rmw(
                                        ctx,
                                        &AtomicRMWOp::Eor,
                                        v1650.0,
                                        v1654,
                                        v1622,
                                        v1648,
                                    );
                                    let v1660 = constructor_output_reg(ctx, v1659);
                                    let v1661 = Some(v1660);
                                    // Rule at src/isa/aarch64/lower.isle line 2103.
                                    return v1661;
                                }
                                let v1650 = C::unpack_value_array_2(ctx, v1647);
                                let v1693 = C::put_in_reg(ctx, v1650.0);
                                let v1682 = C::put_in_reg(ctx, v1650.1);
                                let v1714 = constructor_atomic_rmw_loop(
                                    ctx,
                                    &AtomicRMWLoopOp::Eor,
                                    v1693,
                                    v1682,
                                    v1622,
                                    v1648,
                                );
                                let v1715 = constructor_output_reg(ctx, v1714);
                                let v1716 = Some(v1715);
                                // Rule at src/isa/aarch64/lower.isle line 2152.
                                return v1716;
                            }
                        }
                    }
                    _ => {}
                }
            }
        }
        &InstructionData::Binary {
            opcode: ref v43,
            args: ref v44,
        } => {
            match v43 {
                &Opcode::Swizzle => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v45 = C::unpack_value_array_2(ctx, v44);
                        let v48 = C::put_in_reg(ctx, v45.0);
                        let v49 = C::put_in_reg(ctx, v45.1);
                        let v288 = constructor_vec_tbl(ctx, v48, v49);
                        let v289 = constructor_output_reg(ctx, v288);
                        let v290 = Some(v289);
                        // Rule at src/isa/aarch64/lower.isle line 245.
                        return v290;
                    }
                }
                &Opcode::Smin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v863 = C::ty_int(ctx, v3);
                            if let Some(v864) = v863 {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v870 = constructor_cmp_and_choose(
                                    ctx,
                                    v42,
                                    &Cond::Lt,
                                    true,
                                    v45.0,
                                    v45.1,
                                );
                                let v871 = C::output(ctx, v870);
                                let v872 = Some(v871);
                                // Rule at src/isa/aarch64/lower.isle line 1106.
                                return v872;
                            }
                        }
                        if v3 == I64X2 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v72 = C::put_in_reg(ctx, v45.1);
                            let v415 = C::put_in_reg(ctx, v45.0);
                            let v889 = constructor_vec_rrr(
                                ctx,
                                &VecALUOp::Cmgt,
                                v72,
                                v415,
                                &VectorSize::Size64x2,
                            );
                            let v890 = C::put_in_reg(ctx, v45.0);
                            let v891 = C::put_in_reg(ctx, v45.1);
                            let v892 = constructor_bsl(ctx, I64X2, v889, v890, v891);
                            let v893 = constructor_output_reg(ctx, v892);
                            let v894 = Some(v893);
                            // Rule at src/isa/aarch64/lower.isle line 1118.
                            return v894;
                        }
                        let v881 = C::not_i64x2(ctx, v3);
                        if let Some(v882) = v881 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v884 = constructor_vec_rrr(ctx, &VecALUOp::Smin, v48, v49, v147);
                            let v885 = constructor_output_reg(ctx, v884);
                            let v886 = Some(v885);
                            // Rule at src/isa/aarch64/lower.isle line 1115.
                            return v886;
                        }
                    }
                }
                &Opcode::Umin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v863 = C::ty_int(ctx, v3);
                            if let Some(v864) = v863 {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v866 = constructor_cmp_and_choose(
                                    ctx,
                                    v42,
                                    &Cond::Lo,
                                    false,
                                    v45.0,
                                    v45.1,
                                );
                                let v867 = C::output(ctx, v866);
                                let v868 = Some(v867);
                                // Rule at src/isa/aarch64/lower.isle line 1104.
                                return v868;
                            }
                        }
                        if v3 == I64X2 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v72 = C::put_in_reg(ctx, v45.1);
                            let v415 = C::put_in_reg(ctx, v45.0);
                            let v900 = constructor_vec_rrr(
                                ctx,
                                &VecALUOp::Cmhi,
                                v72,
                                v415,
                                &VectorSize::Size64x2,
                            );
                            let v890 = C::put_in_reg(ctx, v45.0);
                            let v891 = C::put_in_reg(ctx, v45.1);
                            let v901 = constructor_bsl(ctx, I64X2, v900, v890, v891);
                            let v902 = constructor_output_reg(ctx, v901);
                            let v903 = Some(v902);
                            // Rule at src/isa/aarch64/lower.isle line 1124.
                            return v903;
                        }
                        let v881 = C::not_i64x2(ctx, v3);
                        if let Some(v882) = v881 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v896 = constructor_vec_rrr(ctx, &VecALUOp::Umin, v48, v49, v147);
                            let v897 = constructor_output_reg(ctx, v896);
                            let v898 = Some(v897);
                            // Rule at src/isa/aarch64/lower.isle line 1121.
                            return v898;
                        }
                    }
                }
                &Opcode::Smax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v863 = C::ty_int(ctx, v3);
                            if let Some(v864) = v863 {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v878 = constructor_cmp_and_choose(
                                    ctx,
                                    v42,
                                    &Cond::Gt,
                                    true,
                                    v45.0,
                                    v45.1,
                                );
                                let v879 = C::output(ctx, v878);
                                let v880 = Some(v879);
                                // Rule at src/isa/aarch64/lower.isle line 1110.
                                return v880;
                            }
                        }
                        if v3 == I64X2 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v908 = constructor_vec_rrr(
                                ctx,
                                &VecALUOp::Cmgt,
                                v48,
                                v49,
                                &VectorSize::Size64x2,
                            );
                            let v890 = C::put_in_reg(ctx, v45.0);
                            let v891 = C::put_in_reg(ctx, v45.1);
                            let v909 = constructor_bsl(ctx, I64X2, v908, v890, v891);
                            let v910 = constructor_output_reg(ctx, v909);
                            let v911 = Some(v910);
                            // Rule at src/isa/aarch64/lower.isle line 1130.
                            return v911;
                        }
                        let v881 = C::not_i64x2(ctx, v3);
                        if let Some(v882) = v881 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v905 = constructor_vec_rrr(ctx, &VecALUOp::Smax, v48, v49, v147);
                            let v906 = constructor_output_reg(ctx, v905);
                            let v907 = Some(v906);
                            // Rule at src/isa/aarch64/lower.isle line 1127.
                            return v907;
                        }
                    }
                }
                &Opcode::Umax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v863 = C::ty_int(ctx, v3);
                            if let Some(v864) = v863 {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v874 = constructor_cmp_and_choose(
                                    ctx,
                                    v42,
                                    &Cond::Hi,
                                    false,
                                    v45.0,
                                    v45.1,
                                );
                                let v875 = C::output(ctx, v874);
                                let v876 = Some(v875);
                                // Rule at src/isa/aarch64/lower.isle line 1108.
                                return v876;
                            }
                        }
                        if v3 == I64X2 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v916 = constructor_vec_rrr(
                                ctx,
                                &VecALUOp::Cmhi,
                                v48,
                                v49,
                                &VectorSize::Size64x2,
                            );
                            let v890 = C::put_in_reg(ctx, v45.0);
                            let v891 = C::put_in_reg(ctx, v45.1);
                            let v917 = constructor_bsl(ctx, I64X2, v916, v890, v891);
                            let v918 = constructor_output_reg(ctx, v917);
                            let v919 = Some(v918);
                            // Rule at src/isa/aarch64/lower.isle line 1136.
                            return v919;
                        }
                        let v881 = C::not_i64x2(ctx, v3);
                        if let Some(v882) = v881 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v913 = constructor_vec_rrr(ctx, &VecALUOp::Umax, v48, v49, v147);
                            let v914 = constructor_output_reg(ctx, v913);
                            let v915 = Some(v914);
                            // Rule at src/isa/aarch64/lower.isle line 1133.
                            return v915;
                        }
                    }
                }
                &Opcode::AvgRound => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I64X2 {
                            let v414 = constructor_splat_const(ctx, 0x1, &VectorSize::Size64x2);
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v415 = C::put_in_reg(ctx, v45.0);
                            let v136 = C::put_in_reg(ctx, v45.1);
                            let v416 = constructor_orr_vec(ctx, v415, v136, &VectorSize::Size64x2);
                            let v417 = constructor_and_vec(ctx, v416, v414, &VectorSize::Size64x2);
                            let v418 = C::put_in_reg(ctx, v45.0);
                            let v420 =
                                constructor_ushr_vec_imm(ctx, v418, 0x1, &VectorSize::Size64x2);
                            let v421 = C::put_in_reg(ctx, v45.1);
                            let v422 =
                                constructor_ushr_vec_imm(ctx, v421, 0x1, &VectorSize::Size64x2);
                            let v423 = constructor_add_vec(ctx, v420, v422, &VectorSize::Size64x2);
                            let v424 = constructor_add_vec(ctx, v417, v423, &VectorSize::Size64x2);
                            let v425 = constructor_output_reg(ctx, v424);
                            let v426 = Some(v425);
                            // Rule at src/isa/aarch64/lower.isle line 375.
                            return v426;
                        }
                        let v427 = C::lane_fits_in_32(ctx, v3);
                        if let Some(v428) = v427 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v430 = &constructor_vector_size(ctx, v428);
                            let v431 = constructor_vec_rrr(ctx, &VecALUOp::Urhadd, v48, v49, v430);
                            let v432 = constructor_output_reg(ctx, v431);
                            let v433 = Some(v432);
                            // Rule at src/isa/aarch64/lower.isle line 384.
                            return v433;
                        }
                    }
                }
                &Opcode::UaddSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v728 = &constructor_vector_size(ctx, v727);
                            let v729 = constructor_uqadd(ctx, v48, v49, v728);
                            let v730 = constructor_output_reg(ctx, v729);
                            let v731 = Some(v730);
                            // Rule at src/isa/aarch64/lower.isle line 756.
                            return v731;
                        }
                    }
                }
                &Opcode::SaddSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v728 = &constructor_vector_size(ctx, v727);
                            let v732 = constructor_sqadd(ctx, v48, v49, v728);
                            let v733 = constructor_output_reg(ctx, v732);
                            let v734 = Some(v733);
                            // Rule at src/isa/aarch64/lower.isle line 761.
                            return v734;
                        }
                    }
                }
                &Opcode::UsubSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v728 = &constructor_vector_size(ctx, v727);
                            let v735 = constructor_uqsub(ctx, v48, v49, v728);
                            let v736 = constructor_output_reg(ctx, v735);
                            let v737 = Some(v736);
                            // Rule at src/isa/aarch64/lower.isle line 766.
                            return v737;
                        }
                    }
                }
                &Opcode::SsubSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v728 = &constructor_vector_size(ctx, v727);
                            let v738 = constructor_sqsub(ctx, v48, v49, v728);
                            let v739 = constructor_output_reg(ctx, v738);
                            let v740 = Some(v739);
                            // Rule at src/isa/aarch64/lower.isle line 771.
                            return v740;
                        }
                    }
                }
                &Opcode::Iadd => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Binary {
                                    opcode: ref v96,
                                    args: ref v97,
                                } = v55
                                {
                                    match v96 {
                                        &Opcode::Imul => {
                                            let v98 = C::unpack_value_array_2(ctx, v97);
                                            let v128 = C::put_in_reg(ctx, v98.0);
                                            let v129 = C::put_in_reg(ctx, v98.1);
                                            let v130 = C::put_in_reg(ctx, v45.0);
                                            let v131 = constructor_madd(ctx, v42, v128, v129, v130);
                                            let v132 = constructor_output_reg(ctx, v131);
                                            let v133 = Some(v132);
                                            // Rule at src/isa/aarch64/lower.isle line 92.
                                            return v133;
                                        }
                                        &Opcode::Ishl => {
                                            let v98 = C::unpack_value_array_2(ctx, v97);
                                            let v101 = C::def_inst(ctx, v98.1);
                                            if let Some(v102) = v101 {
                                                let v103 = &C::inst_data(ctx, v102);
                                                if let &InstructionData::UnaryImm {
                                                    opcode: ref v104,
                                                    imm: v105,
                                                } = v103
                                                {
                                                    if let &Opcode::Iconst = v104 {
                                                        let v106 =
                                                            C::lshl_from_imm64(ctx, v42, v105);
                                                        if let Some(v107) = v106 {
                                                            let v48 = C::put_in_reg(ctx, v45.0);
                                                            let v108 = C::put_in_reg(ctx, v98.0);
                                                            let v109 = constructor_add_shift(
                                                                ctx, v42, v48, v108, v107,
                                                            );
                                                            let v110 =
                                                                constructor_output_reg(ctx, v109);
                                                            let v111 = Some(v110);
                                                            // Rule at src/isa/aarch64/lower.isle line 81.
                                                            return v111;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                        _ => {}
                                    }
                                }
                            }
                            let v64 = C::def_inst(ctx, v45.0);
                            if let Some(v65) = v64 {
                                let v66 = &C::inst_data(ctx, v65);
                                match v66 {
                                    &InstructionData::Binary {
                                        opcode: ref v112,
                                        args: ref v113,
                                    } => {
                                        match v112 {
                                            &Opcode::Imul => {
                                                let v114 = C::unpack_value_array_2(ctx, v113);
                                                let v134 = C::put_in_reg(ctx, v114.0);
                                                let v135 = C::put_in_reg(ctx, v114.1);
                                                let v136 = C::put_in_reg(ctx, v45.1);
                                                let v137 =
                                                    constructor_madd(ctx, v42, v134, v135, v136);
                                                let v138 = constructor_output_reg(ctx, v137);
                                                let v139 = Some(v138);
                                                // Rule at src/isa/aarch64/lower.isle line 95.
                                                return v139;
                                            }
                                            &Opcode::Ishl => {
                                                let v114 = C::unpack_value_array_2(ctx, v113);
                                                let v117 = C::def_inst(ctx, v114.1);
                                                if let Some(v118) = v117 {
                                                    let v119 = &C::inst_data(ctx, v118);
                                                    if let &InstructionData::UnaryImm {
                                                        opcode: ref v120,
                                                        imm: v121,
                                                    } = v119
                                                    {
                                                        if let &Opcode::Iconst = v120 {
                                                            let v122 =
                                                                C::lshl_from_imm64(ctx, v42, v121);
                                                            if let Some(v123) = v122 {
                                                                let v72 = C::put_in_reg(ctx, v45.1);
                                                                let v124 =
                                                                    C::put_in_reg(ctx, v114.0);
                                                                let v125 = constructor_add_shift(
                                                                    ctx, v42, v72, v124, v123,
                                                                );
                                                                let v126 = constructor_output_reg(
                                                                    ctx, v125,
                                                                );
                                                                let v127 = Some(v126);
                                                                // Rule at src/isa/aarch64/lower.isle line 86.
                                                                return v127;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                    &InstructionData::UnaryImm {
                                        opcode: ref v67,
                                        imm: v68,
                                    } => {
                                        if let &Opcode::Iconst = v67 {
                                            let v69 = C::u64_from_imm64(ctx, v68);
                                            let v70 = C::imm12_from_u64(ctx, v69);
                                            if let Some(v71) = v70 {
                                                let v72 = C::put_in_reg(ctx, v45.1);
                                                let v73 = constructor_add_imm(ctx, v42, v72, v71);
                                                let v74 = constructor_output_reg(ctx, v73);
                                                let v75 = Some(v74);
                                                // Rule at src/isa/aarch64/lower.isle line 58.
                                                return v75;
                                            }
                                        }
                                    }
                                    _ => {}
                                }
                            }
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v56,
                                    imm: v57,
                                } = v55
                                {
                                    if let &Opcode::Iconst = v56 {
                                        let v58 = C::u64_from_imm64(ctx, v57);
                                        let v59 = C::imm12_from_u64(ctx, v58);
                                        if let Some(v60) = v59 {
                                            let v48 = C::put_in_reg(ctx, v45.0);
                                            let v61 = constructor_add_imm(ctx, v42, v48, v60);
                                            let v62 = constructor_output_reg(ctx, v61);
                                            let v63 = Some(v62);
                                            // Rule at src/isa/aarch64/lower.isle line 55.
                                            return v63;
                                        }
                                    }
                                }
                            }
                            let v81 = constructor_imm12_from_negated_value(ctx, v45.0);
                            if let Some(v82) = v81 {
                                let v72 = C::put_in_reg(ctx, v45.1);
                                let v83 = constructor_sub_imm(ctx, v42, v72, v82);
                                let v84 = constructor_output_reg(ctx, v83);
                                let v85 = Some(v84);
                                // Rule at src/isa/aarch64/lower.isle line 67.
                                return v85;
                            }
                            let v76 = constructor_imm12_from_negated_value(ctx, v45.1);
                            if let Some(v77) = v76 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v78 = constructor_sub_imm(ctx, v42, v48, v77);
                                let v79 = constructor_output_reg(ctx, v78);
                                let v80 = Some(v79);
                                // Rule at src/isa/aarch64/lower.isle line 63.
                                return v80;
                            }
                            let v91 = &C::extended_value_from_value(ctx, v45.0);
                            if let Some(v92) = v91 {
                                let v72 = C::put_in_reg(ctx, v45.1);
                                let v93 = constructor_add_extend(ctx, v42, v72, v92);
                                let v94 = constructor_output_reg(ctx, v93);
                                let v95 = Some(v94);
                                // Rule at src/isa/aarch64/lower.isle line 76.
                                return v95;
                            }
                            let v86 = &C::extended_value_from_value(ctx, v45.1);
                            if let Some(v87) = v86 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v88 = constructor_add_extend(ctx, v42, v48, v87);
                                let v89 = constructor_output_reg(ctx, v88);
                                let v90 = Some(v89);
                                // Rule at src/isa/aarch64/lower.isle line 73.
                                return v90;
                            }
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v50 = constructor_add(ctx, v42, v48, v49);
                            let v51 = constructor_output_reg(ctx, v50);
                            let v52 = Some(v51);
                            // Rule at src/isa/aarch64/lower.isle line 51.
                            return v52;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v148 = constructor_add_vec(ctx, v48, v49, v147);
                            let v149 = constructor_output_reg(ctx, v148);
                            let v150 = Some(v149);
                            // Rule at src/isa/aarch64/lower.isle line 104.
                            return v150;
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v151 = C::put_in_regs(ctx, v45.0);
                            let v153 = C::value_regs_get(ctx, v151, 0x0);
                            let v155 = C::value_regs_get(ctx, v151, 0x1);
                            let v156 = C::put_in_regs(ctx, v45.1);
                            let v157 = C::value_regs_get(ctx, v156, 0x0);
                            let v158 = C::value_regs_get(ctx, v156, 0x1);
                            let v160 = &constructor_add_with_flags_paired(ctx, I64, v153, v157);
                            let v161 = &constructor_adc_paired(ctx, I64, v155, v158);
                            let v162 = constructor_with_flags(ctx, v160, v161);
                            let v163 = C::output(ctx, v162);
                            let v164 = Some(v163);
                            // Rule at src/isa/aarch64/lower.isle line 108.
                            return v164;
                        }
                        let v2272 = C::dynamic_lane(ctx, v3);
                        if let Some(v2273) = v2272 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v148 = constructor_add_vec(ctx, v48, v49, v147);
                            let v2276 = C::value_reg(ctx, v148);
                            let v2277 = C::output(ctx, v2276);
                            let v2278 = Some(v2277);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 2.
                            return v2278;
                        }
                    }
                }
                &Opcode::Isub => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v76 = constructor_imm12_from_negated_value(ctx, v45.1);
                            if let Some(v77) = v76 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v710 = constructor_add_imm(ctx, v42, v48, v77);
                                let v711 = constructor_output_reg(ctx, v710);
                                let v712 = Some(v711);
                                // Rule at src/isa/aarch64/lower.isle line 730.
                                return v712;
                            }
                            let v86 = &C::extended_value_from_value(ctx, v45.1);
                            if let Some(v87) = v86 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v713 = constructor_sub_extend(ctx, v42, v48, v87);
                                let v714 = constructor_output_reg(ctx, v713);
                                let v715 = Some(v714);
                                // Rule at src/isa/aarch64/lower.isle line 736.
                                return v715;
                            }
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                match v55 {
                                    &InstructionData::Binary {
                                        opcode: ref v96,
                                        args: ref v97,
                                    } => {
                                        if let &Opcode::Imul = v96 {
                                            let v98 = C::unpack_value_array_2(ctx, v97);
                                            let v128 = C::put_in_reg(ctx, v98.0);
                                            let v129 = C::put_in_reg(ctx, v98.1);
                                            let v130 = C::put_in_reg(ctx, v45.0);
                                            let v140 = constructor_msub(ctx, v42, v128, v129, v130);
                                            let v141 = constructor_output_reg(ctx, v140);
                                            let v142 = Some(v141);
                                            // Rule at src/isa/aarch64/lower.isle line 99.
                                            return v142;
                                        }
                                    }
                                    &InstructionData::UnaryImm {
                                        opcode: ref v56,
                                        imm: v57,
                                    } => {
                                        if let &Opcode::Iconst = v56 {
                                            let v58 = C::u64_from_imm64(ctx, v57);
                                            let v59 = C::imm12_from_u64(ctx, v58);
                                            if let Some(v60) = v59 {
                                                let v48 = C::put_in_reg(ctx, v45.0);
                                                let v707 = constructor_sub_imm(ctx, v42, v48, v60);
                                                let v708 = constructor_output_reg(ctx, v707);
                                                let v709 = Some(v708);
                                                // Rule at src/isa/aarch64/lower.isle line 725.
                                                return v709;
                                            }
                                        }
                                    }
                                    _ => {}
                                }
                            }
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v151 = C::put_in_regs(ctx, v45.0);
                            let v722 = C::put_in_regs(ctx, v45.1);
                            let v723 = constructor_sub_i128(ctx, v151, v722);
                            let v724 = C::output(ctx, v723);
                            let v725 = Some(v724);
                            // Rule at src/isa/aarch64/lower.isle line 751.
                            return v725;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v719 = constructor_sub_vec(ctx, v48, v49, v147);
                            let v720 = constructor_output_reg(ctx, v719);
                            let v721 = Some(v720);
                            // Rule at src/isa/aarch64/lower.isle line 747.
                            return v721;
                        }
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Binary {
                                    opcode: ref v96,
                                    args: ref v97,
                                } = v55
                                {
                                    if let &Opcode::Ishl = v96 {
                                        let v98 = C::unpack_value_array_2(ctx, v97);
                                        let v101 = C::def_inst(ctx, v98.1);
                                        if let Some(v102) = v101 {
                                            let v103 = &C::inst_data(ctx, v102);
                                            if let &InstructionData::UnaryImm {
                                                opcode: ref v104,
                                                imm: v105,
                                            } = v103
                                            {
                                                if let &Opcode::Iconst = v104 {
                                                    let v106 = C::lshl_from_imm64(ctx, v42, v105);
                                                    if let Some(v107) = v106 {
                                                        let v48 = C::put_in_reg(ctx, v45.0);
                                                        let v108 = C::put_in_reg(ctx, v98.0);
                                                        let v716 = constructor_sub_shift(
                                                            ctx, v42, v48, v108, v107,
                                                        );
                                                        let v717 =
                                                            constructor_output_reg(ctx, v716);
                                                        let v718 = Some(v717);
                                                        // Rule at src/isa/aarch64/lower.isle line 741.
                                                        return v718;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v704 = constructor_sub(ctx, v42, v48, v49);
                            let v705 = constructor_output_reg(ctx, v704);
                            let v706 = Some(v705);
                            // Rule at src/isa/aarch64/lower.isle line 721.
                            return v706;
                        }
                        let v2272 = C::dynamic_lane(ctx, v3);
                        if let Some(v2273) = v2272 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v719 = constructor_sub_vec(ctx, v48, v49, v147);
                            let v2279 = C::value_reg(ctx, v719);
                            let v2280 = C::output(ctx, v2279);
                            let v2281 = Some(v2280);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 6.
                            return v2281;
                        }
                    }
                }
                &Opcode::Imul => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I128 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v151 = C::put_in_regs(ctx, v45.0);
                                let v153 = C::value_regs_get(ctx, v151, 0x0);
                                let v155 = C::value_regs_get(ctx, v151, 0x1);
                                let v156 = C::put_in_regs(ctx, v45.1);
                                let v157 = C::value_regs_get(ctx, v156, 0x0);
                                let v158 = C::value_regs_get(ctx, v156, 0x1);
                                let v758 = constructor_umulh(ctx, I64, v153, v157);
                                let v759 = constructor_madd(ctx, I64, v153, v158, v758);
                                let v760 = constructor_madd(ctx, I64, v155, v157, v759);
                                let v761 = C::zero_reg(ctx);
                                let v762 = constructor_madd(ctx, I64, v153, v157, v761);
                                let v763 = C::value_regs(ctx, v762, v760);
                                let v764 = C::output(ctx, v763);
                                let v765 = Some(v764);
                                // Rule at src/isa/aarch64/lower.isle line 795.
                                return v765;
                            }
                            I16X8 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::Unary {
                                        opcode: ref v371,
                                        arg: v372,
                                    } = v55
                                    {
                                        match v371 {
                                            &Opcode::SwidenLow => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::SwidenLow = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I8X16 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I8X16 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v783 = constructor_smull8(
                                                                        ctx, v373, v782, false,
                                                                    );
                                                                    let v784 =
                                                                        constructor_output_reg(
                                                                            ctx, v783,
                                                                        );
                                                                    let v785 = Some(v784);
                                                                    // Rule at src/isa/aarch64/lower.isle line 894.
                                                                    return v785;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::SwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::SwidenHigh = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I8X16 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I8X16 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v786 = constructor_smull8(
                                                                        ctx, v373, v782, true,
                                                                    );
                                                                    let v787 =
                                                                        constructor_output_reg(
                                                                            ctx, v786,
                                                                        );
                                                                    let v788 = Some(v787);
                                                                    // Rule at src/isa/aarch64/lower.isle line 900.
                                                                    return v788;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::UwidenLow => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::UwidenLow = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I8X16 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I8X16 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v789 = constructor_umull8(
                                                                        ctx, v373, v782, false,
                                                                    );
                                                                    let v790 =
                                                                        constructor_output_reg(
                                                                            ctx, v789,
                                                                        );
                                                                    let v791 = Some(v790);
                                                                    // Rule at src/isa/aarch64/lower.isle line 906.
                                                                    return v791;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::UwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::UwidenHigh = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I8X16 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I8X16 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v792 = constructor_umull8(
                                                                        ctx, v373, v782, true,
                                                                    );
                                                                    let v793 =
                                                                        constructor_output_reg(
                                                                            ctx, v792,
                                                                        );
                                                                    let v794 = Some(v793);
                                                                    // Rule at src/isa/aarch64/lower.isle line 912.
                                                                    return v794;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                }
                            }
                            I32X4 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::Unary {
                                        opcode: ref v371,
                                        arg: v372,
                                    } = v55
                                    {
                                        match v371 {
                                            &Opcode::SwidenLow => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::SwidenLow = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I16X8 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I16X8 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v795 = constructor_smull16(
                                                                        ctx, v373, v782, false,
                                                                    );
                                                                    let v796 =
                                                                        constructor_output_reg(
                                                                            ctx, v795,
                                                                        );
                                                                    let v797 = Some(v796);
                                                                    // Rule at src/isa/aarch64/lower.isle line 918.
                                                                    return v797;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::SwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::SwidenHigh = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I16X8 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I16X8 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v798 = constructor_smull16(
                                                                        ctx, v373, v782, true,
                                                                    );
                                                                    let v799 =
                                                                        constructor_output_reg(
                                                                            ctx, v798,
                                                                        );
                                                                    let v800 = Some(v799);
                                                                    // Rule at src/isa/aarch64/lower.isle line 924.
                                                                    return v800;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::UwidenLow => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::UwidenLow = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I16X8 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I16X8 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v801 = constructor_umull16(
                                                                        ctx, v373, v782, false,
                                                                    );
                                                                    let v802 =
                                                                        constructor_output_reg(
                                                                            ctx, v801,
                                                                        );
                                                                    let v803 = Some(v802);
                                                                    // Rule at src/isa/aarch64/lower.isle line 930.
                                                                    return v803;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::UwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::UwidenHigh = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I16X8 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I16X8 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v804 = constructor_umull16(
                                                                        ctx, v373, v782, true,
                                                                    );
                                                                    let v805 =
                                                                        constructor_output_reg(
                                                                            ctx, v804,
                                                                        );
                                                                    let v806 = Some(v805);
                                                                    // Rule at src/isa/aarch64/lower.isle line 936.
                                                                    return v806;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                }
                            }
                            I64X2 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::Unary {
                                        opcode: ref v371,
                                        arg: v372,
                                    } = v55
                                    {
                                        match v371 {
                                            &Opcode::SwidenLow => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::SwidenLow = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I32X4 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I32X4 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v807 = constructor_smull32(
                                                                        ctx, v373, v782, false,
                                                                    );
                                                                    let v808 =
                                                                        constructor_output_reg(
                                                                            ctx, v807,
                                                                        );
                                                                    let v809 = Some(v808);
                                                                    // Rule at src/isa/aarch64/lower.isle line 942.
                                                                    return v809;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::SwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::SwidenHigh = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I32X4 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I32X4 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v810 = constructor_smull32(
                                                                        ctx, v373, v782, true,
                                                                    );
                                                                    let v811 =
                                                                        constructor_output_reg(
                                                                            ctx, v810,
                                                                        );
                                                                    let v812 = Some(v811);
                                                                    // Rule at src/isa/aarch64/lower.isle line 948.
                                                                    return v812;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::UwidenLow => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::UwidenLow = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I32X4 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I32X4 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v813 = constructor_umull32(
                                                                        ctx, v373, v782, false,
                                                                    );
                                                                    let v814 =
                                                                        constructor_output_reg(
                                                                            ctx, v813,
                                                                        );
                                                                    let v815 = Some(v814);
                                                                    // Rule at src/isa/aarch64/lower.isle line 954.
                                                                    return v815;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::UwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::UwidenHigh = v369 {
                                                            let v780 = C::value_type(ctx, v370);
                                                            if v780 == I32X4 {
                                                                let v781 = C::value_type(ctx, v372);
                                                                if v781 == I32X4 {
                                                                    let v373 =
                                                                        C::put_in_reg(ctx, v370);
                                                                    let v782 =
                                                                        C::put_in_reg(ctx, v372);
                                                                    let v816 = constructor_umull32(
                                                                        ctx, v373, v782, true,
                                                                    );
                                                                    let v817 =
                                                                        constructor_output_reg(
                                                                            ctx, v816,
                                                                        );
                                                                    let v818 = Some(v817);
                                                                    // Rule at src/isa/aarch64/lower.isle line 960.
                                                                    return v818;
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                }
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v49 = C::put_in_reg(ctx, v45.1);
                                let v771 = constructor_rev64(ctx, v49, &VectorSize::Size32x4);
                                let v772 = constructor_mul(ctx, v771, v48, &VectorSize::Size32x4);
                                let v773 = constructor_xtn(ctx, v48, &ScalarSize::Size32);
                                let v774 = constructor_addp(ctx, v772, v772, &VectorSize::Size32x4);
                                let v775 = constructor_xtn(ctx, v49, &ScalarSize::Size32);
                                let v776 = constructor_shll32(ctx, v774, false);
                                let v777 = constructor_umlal32(ctx, v776, v775, v773, false);
                                let v778 = constructor_output_reg(ctx, v777);
                                let v779 = Some(v778);
                                // Rule at src/isa/aarch64/lower.isle line 855.
                                return v779;
                            }
                            _ => {}
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v766 = C::not_i64x2(ctx, v727);
                            if let Some(v767) = v766 {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v49 = C::put_in_reg(ctx, v45.1);
                                let v728 = &constructor_vector_size(ctx, v727);
                                let v768 = constructor_mul(ctx, v48, v49, v728);
                                let v769 = constructor_output_reg(ctx, v768);
                                let v770 = Some(v769);
                                // Rule at src/isa/aarch64/lower.isle line 823.
                                return v770;
                            }
                        }
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v337 = C::zero_reg(ctx);
                            let v755 = constructor_madd(ctx, v42, v48, v49, v337);
                            let v756 = constructor_output_reg(ctx, v755);
                            let v757 = Some(v756);
                            // Rule at src/isa/aarch64/lower.isle line 791.
                            return v757;
                        }
                        let v427 = C::lane_fits_in_32(ctx, v3);
                        if let Some(v428) = v427 {
                            let v2282 = C::dynamic_lane(ctx, v428);
                            if let Some(v2283) = v2282 {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v49 = C::put_in_reg(ctx, v45.1);
                                let v430 = &constructor_vector_size(ctx, v428);
                                let v2287 =
                                    constructor_vec_rrr(ctx, &VecALUOp::Mul, v48, v49, v430);
                                let v2288 = C::value_reg(ctx, v2287);
                                let v2289 = C::output(ctx, v2288);
                                let v2290 = Some(v2289);
                                // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 10.
                                return v2290;
                            }
                        }
                    }
                }
                &Opcode::Umulhi => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I64 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v830 = constructor_umulh(ctx, I64, v48, v49);
                            let v831 = constructor_output_reg(ctx, v830);
                            let v832 = Some(v831);
                            // Rule at src/isa/aarch64/lower.isle line 979.
                            return v832;
                        }
                        let v396 = C::fits_in_32(ctx, v3);
                        if let Some(v397) = v396 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v833 = constructor_put_in_reg_zext64(ctx, v45.0);
                            let v834 = constructor_put_in_reg_zext64(ctx, v45.1);
                            let v337 = C::zero_reg(ctx);
                            let v835 = constructor_madd(ctx, I64, v833, v834, v337);
                            let v825 = C::ty_bits(ctx, v397);
                            let v826 = C::imm_shift_from_u8(ctx, v825);
                            let v836 = constructor_lsr_imm(ctx, I64, v835, v826);
                            let v837 = C::value_reg(ctx, v836);
                            let v838 = C::output(ctx, v837);
                            let v839 = Some(v838);
                            // Rule at src/isa/aarch64/lower.isle line 982.
                            return v839;
                        }
                    }
                }
                &Opcode::Smulhi => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I64 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v819 = constructor_smulh(ctx, I64, v48, v49);
                            let v820 = constructor_output_reg(ctx, v819);
                            let v821 = Some(v820);
                            // Rule at src/isa/aarch64/lower.isle line 967.
                            return v821;
                        }
                        let v396 = C::fits_in_32(ctx, v3);
                        if let Some(v397) = v396 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v822 = constructor_put_in_reg_sext64(ctx, v45.0);
                            let v823 = constructor_put_in_reg_sext64(ctx, v45.1);
                            let v337 = C::zero_reg(ctx);
                            let v824 = constructor_madd(ctx, I64, v822, v823, v337);
                            let v825 = C::ty_bits(ctx, v397);
                            let v826 = C::imm_shift_from_u8(ctx, v825);
                            let v827 = constructor_asr_imm(ctx, I64, v824, v826);
                            let v828 = constructor_output_reg(ctx, v827);
                            let v829 = Some(v828);
                            // Rule at src/isa/aarch64/lower.isle line 970.
                            return v829;
                        }
                    }
                }
                &Opcode::SqmulRoundSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v435 =
                                constructor_vec_rrr(ctx, &VecALUOp::Sqrdmulh, v48, v49, v147);
                            let v436 = constructor_output_reg(ctx, v435);
                            let v437 = Some(v436);
                            // Rule at src/isa/aarch64/lower.isle line 389.
                            return v437;
                        }
                    }
                }
                &Opcode::Udiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v833 = constructor_put_in_reg_zext64(ctx, v45.0);
                            let v840 = constructor_put_nonzero_in_reg_zext64(ctx, v45.1);
                            let v841 = constructor_a64_udiv(ctx, I64, v833, v840);
                            let v842 = constructor_output_reg(ctx, v841);
                            let v843 = Some(v842);
                            // Rule at src/isa/aarch64/lower.isle line 998.
                            return v843;
                        }
                    }
                }
                &Opcode::Sdiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v56,
                                    imm: v57,
                                } = v55
                                {
                                    if let &Opcode::Iconst = v56 {
                                        let v849 = C::safe_divisor_from_imm64(ctx, v42, v57);
                                        if let Some(v850) = v849 {
                                            let v822 = constructor_put_in_reg_sext64(ctx, v45.0);
                                            let v852 =
                                                constructor_imm(ctx, v42, &ImmExtend::Sign, v850);
                                            let v853 = constructor_a64_sdiv(ctx, I64, v822, v852);
                                            let v854 = constructor_output_reg(ctx, v853);
                                            let v855 = Some(v854);
                                            // Rule at src/isa/aarch64/lower.isle line 1040.
                                            return v855;
                                        }
                                    }
                                }
                            }
                            let v822 = constructor_put_in_reg_sext64(ctx, v45.0);
                            let v844 = constructor_put_nonzero_in_reg_sext64(ctx, v45.1);
                            let v845 = constructor_trap_if_div_overflow(ctx, v42, v822, v844);
                            let v846 = constructor_a64_sdiv(ctx, I64, v845, v844);
                            let v847 = constructor_output_reg(ctx, v846);
                            let v848 = Some(v847);
                            // Rule at src/isa/aarch64/lower.isle line 1031.
                            return v848;
                        }
                    }
                }
                &Opcode::Urem => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v833 = constructor_put_in_reg_zext64(ctx, v45.0);
                            let v840 = constructor_put_nonzero_in_reg_zext64(ctx, v45.1);
                            let v841 = constructor_a64_udiv(ctx, I64, v833, v840);
                            let v856 = constructor_msub(ctx, I64, v841, v840, v833);
                            let v857 = constructor_output_reg(ctx, v856);
                            let v858 = Some(v857);
                            // Rule at src/isa/aarch64/lower.isle line 1069.
                            return v858;
                        }
                    }
                }
                &Opcode::Srem => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v822 = constructor_put_in_reg_sext64(ctx, v45.0);
                            let v844 = constructor_put_nonzero_in_reg_sext64(ctx, v45.1);
                            let v859 = constructor_a64_sdiv(ctx, I64, v822, v844);
                            let v860 = constructor_msub(ctx, I64, v859, v844, v822);
                            let v861 = constructor_output_reg(ctx, v860);
                            let v862 = Some(v861);
                            // Rule at src/isa/aarch64/lower.isle line 1076.
                            return v862;
                        }
                    }
                }
                &Opcode::UaddOverflow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v2171 = C::ty_32_or_64(ctx, v3);
                        if let Some(v2172) = v2171 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2175 = constructor_overflow_op_normal(
                                ctx,
                                v2172,
                                v45.0,
                                v45.1,
                                &ALUOp::AddS,
                                &Cond::Hs,
                            );
                            let v2176 = Some(v2175);
                            // Rule at src/isa/aarch64/lower.isle line 2721.
                            return v2176;
                        }
                        let v1176 = C::fits_in_16(ctx, v3);
                        if let Some(v1177) = v1176 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2169 = constructor_overflow_op_small(
                                ctx,
                                v1177,
                                v45.0,
                                v45.1,
                                &ArgumentExtension::Uext,
                                &ALUOp::Add,
                            );
                            let v2170 = Some(v2169);
                            // Rule at src/isa/aarch64/lower.isle line 2717.
                            return v2170;
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2178 = constructor_overflow_op_128(
                                ctx,
                                v45.0,
                                v45.1,
                                &ALUOp::AddS,
                                &ALUOp::AdcS,
                                &Cond::Hs,
                            );
                            let v2179 = Some(v2178);
                            // Rule at src/isa/aarch64/lower.isle line 2725.
                            return v2179;
                        }
                    }
                }
                &Opcode::SaddOverflow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v2171 = C::ty_32_or_64(ctx, v3);
                        if let Some(v2172) = v2171 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2184 = constructor_overflow_op_normal(
                                ctx,
                                v2172,
                                v45.0,
                                v45.1,
                                &ALUOp::AddS,
                                &Cond::Vs,
                            );
                            let v2185 = Some(v2184);
                            // Rule at src/isa/aarch64/lower.isle line 2739.
                            return v2185;
                        }
                        let v1176 = C::fits_in_16(ctx, v3);
                        if let Some(v1177) = v1176 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2181 = constructor_overflow_op_small(
                                ctx,
                                v1177,
                                v45.0,
                                v45.1,
                                &ArgumentExtension::Sext,
                                &ALUOp::Add,
                            );
                            let v2182 = Some(v2181);
                            // Rule at src/isa/aarch64/lower.isle line 2734.
                            return v2182;
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2186 = constructor_overflow_op_128(
                                ctx,
                                v45.0,
                                v45.1,
                                &ALUOp::AddS,
                                &ALUOp::AdcS,
                                &Cond::Vs,
                            );
                            let v2187 = Some(v2186);
                            // Rule at src/isa/aarch64/lower.isle line 2745.
                            return v2187;
                        }
                    }
                }
                &Opcode::UsubOverflow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v2171 = C::ty_32_or_64(ctx, v3);
                        if let Some(v2172) = v2171 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2192 = constructor_overflow_op_normal(
                                ctx,
                                v2172,
                                v45.0,
                                v45.1,
                                &ALUOp::SubS,
                                &Cond::Lo,
                            );
                            let v2193 = Some(v2192);
                            // Rule at src/isa/aarch64/lower.isle line 2759.
                            return v2193;
                        }
                        let v1176 = C::fits_in_16(ctx, v3);
                        if let Some(v1177) = v1176 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2189 = constructor_overflow_op_small(
                                ctx,
                                v1177,
                                v45.0,
                                v45.1,
                                &ArgumentExtension::Uext,
                                &ALUOp::Sub,
                            );
                            let v2190 = Some(v2189);
                            // Rule at src/isa/aarch64/lower.isle line 2754.
                            return v2190;
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2195 = constructor_overflow_op_128(
                                ctx,
                                v45.0,
                                v45.1,
                                &ALUOp::SubS,
                                &ALUOp::SbcS,
                                &Cond::Lo,
                            );
                            let v2196 = Some(v2195);
                            // Rule at src/isa/aarch64/lower.isle line 2765.
                            return v2196;
                        }
                    }
                }
                &Opcode::SsubOverflow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v2171 = C::ty_32_or_64(ctx, v3);
                        if let Some(v2172) = v2171 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2199 = constructor_overflow_op_normal(
                                ctx,
                                v2172,
                                v45.0,
                                v45.1,
                                &ALUOp::SubS,
                                &Cond::Vs,
                            );
                            let v2200 = Some(v2199);
                            // Rule at src/isa/aarch64/lower.isle line 2779.
                            return v2200;
                        }
                        let v1176 = C::fits_in_16(ctx, v3);
                        if let Some(v1177) = v1176 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2197 = constructor_overflow_op_small(
                                ctx,
                                v1177,
                                v45.0,
                                v45.1,
                                &ArgumentExtension::Sext,
                                &ALUOp::Sub,
                            );
                            let v2198 = Some(v2197);
                            // Rule at src/isa/aarch64/lower.isle line 2774.
                            return v2198;
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2201 = constructor_overflow_op_128(
                                ctx,
                                v45.0,
                                v45.1,
                                &ALUOp::SubS,
                                &ALUOp::SbcS,
                                &Cond::Vs,
                            );
                            let v2202 = Some(v2201);
                            // Rule at src/isa/aarch64/lower.isle line 2785.
                            return v2202;
                        }
                    }
                }
                &Opcode::UmulOverflow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v49 = C::put_in_reg(ctx, v45.1);
                                let v337 = C::zero_reg(ctx);
                                let v2214 = constructor_umaddl(ctx, v48, v49, v337);
                                let v2216 = &constructor_cmp_extend(
                                    ctx,
                                    &OperandSize::Size64,
                                    v2214,
                                    v2214,
                                    &ExtendOp::UXTW,
                                );
                                let v2217 = &constructor_cset(ctx, &Cond::Ne);
                                let v2218 = constructor_with_flags_reg(ctx, v2216, v2217);
                                let v2219 = C::value_reg(ctx, v2214);
                                let v2220 = C::value_reg(ctx, v2218);
                                let v2221 = C::output_pair(ctx, v2219, v2220);
                                let v2222 = Some(v2221);
                                // Rule at src/isa/aarch64/lower.isle line 2811.
                                return v2222;
                            }
                            I64 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v49 = C::put_in_reg(ctx, v45.1);
                                let v337 = C::zero_reg(ctx);
                                let v2223 = constructor_madd(ctx, I64, v48, v49, v337);
                                let v1191 = C::put_in_reg(ctx, v45.0);
                                let v2224 = C::put_in_reg(ctx, v45.1);
                                let v2225 = constructor_umulh(ctx, I64, v1191, v2224);
                                let v2226 = C::u8_into_imm12(ctx, 0x0);
                                let v2227 = &constructor_cmp64_imm(ctx, v2225, v2226);
                                let v2228 = &constructor_cset(ctx, &Cond::Ne);
                                let v2229 = constructor_with_flags_reg(ctx, v2227, v2228);
                                let v2230 = C::value_reg(ctx, v2223);
                                let v2231 = C::value_reg(ctx, v2229);
                                let v2232 = C::output_pair(ctx, v2230, v2231);
                                let v2233 = Some(v2232);
                                // Rule at src/isa/aarch64/lower.isle line 2825.
                                return v2233;
                            }
                            _ => {}
                        }
                        let v1176 = C::fits_in_16(ctx, v3);
                        if let Some(v1177) = v1176 {
                            let v2203 =
                                &constructor_lower_extend_op(ctx, v1177, &ArgumentExtension::Uext);
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2204 = constructor_put_in_reg_zext32(ctx, v45.0);
                            let v2205 = constructor_put_in_reg_zext32(ctx, v45.1);
                            let v1021 = C::zero_reg(ctx);
                            let v2206 = constructor_madd(ctx, v1177, v2204, v2205, v1021);
                            let v2207 = &constructor_cmp_extend(
                                ctx,
                                &OperandSize::Size32,
                                v2206,
                                v2206,
                                v2203,
                            );
                            let v2208 = &constructor_cset(ctx, &Cond::Ne);
                            let v2209 = constructor_with_flags_reg(ctx, v2207, v2208);
                            let v2210 = C::value_reg(ctx, v2206);
                            let v2211 = C::value_reg(ctx, v2209);
                            let v2212 = C::output_pair(ctx, v2210, v2211);
                            let v2213 = Some(v2212);
                            // Rule at src/isa/aarch64/lower.isle line 2795.
                            return v2213;
                        }
                    }
                }
                &Opcode::SmulOverflow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v49 = C::put_in_reg(ctx, v45.1);
                                let v337 = C::zero_reg(ctx);
                                let v2244 = constructor_smaddl(ctx, v48, v49, v337);
                                let v2246 = &constructor_cmp_extend(
                                    ctx,
                                    &OperandSize::Size64,
                                    v2244,
                                    v2244,
                                    &ExtendOp::SXTW,
                                );
                                let v2217 = &constructor_cset(ctx, &Cond::Ne);
                                let v2247 = constructor_with_flags_reg(ctx, v2246, v2217);
                                let v2248 = C::value_reg(ctx, v2244);
                                let v2249 = C::value_reg(ctx, v2247);
                                let v2250 = C::output_pair(ctx, v2248, v2249);
                                let v2251 = Some(v2250);
                                // Rule at src/isa/aarch64/lower.isle line 2859.
                                return v2251;
                            }
                            I64 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v49 = C::put_in_reg(ctx, v45.1);
                                let v337 = C::zero_reg(ctx);
                                let v2223 = constructor_madd(ctx, I64, v48, v49, v337);
                                let v1191 = C::put_in_reg(ctx, v45.0);
                                let v2224 = C::put_in_reg(ctx, v45.1);
                                let v2252 = constructor_smulh(ctx, I64, v1191, v2224);
                                let v2254 = &constructor_cmp_rr_shift_asr(
                                    ctx,
                                    &OperandSize::Size64,
                                    v2252,
                                    v2223,
                                    0x3F,
                                );
                                let v2255 = &constructor_cset(ctx, &Cond::Ne);
                                let v2256 = constructor_with_flags_reg(ctx, v2254, v2255);
                                let v2257 = C::value_reg(ctx, v2223);
                                let v2258 = C::value_reg(ctx, v2256);
                                let v2259 = C::output_pair(ctx, v2257, v2258);
                                let v2260 = Some(v2259);
                                // Rule at src/isa/aarch64/lower.isle line 2873.
                                return v2260;
                            }
                            _ => {}
                        }
                        let v1176 = C::fits_in_16(ctx, v3);
                        if let Some(v1177) = v1176 {
                            let v2234 =
                                &constructor_lower_extend_op(ctx, v1177, &ArgumentExtension::Sext);
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v2235 = constructor_put_in_reg_sext32(ctx, v45.0);
                            let v2236 = constructor_put_in_reg_sext32(ctx, v45.1);
                            let v1021 = C::zero_reg(ctx);
                            let v2237 = constructor_madd(ctx, v1177, v2235, v2236, v1021);
                            let v2238 = &constructor_cmp_extend(
                                ctx,
                                &OperandSize::Size32,
                                v2237,
                                v2237,
                                v2234,
                            );
                            let v2208 = &constructor_cset(ctx, &Cond::Ne);
                            let v2239 = constructor_with_flags_reg(ctx, v2238, v2208);
                            let v2240 = C::value_reg(ctx, v2237);
                            let v2241 = C::value_reg(ctx, v2239);
                            let v2242 = C::output_pair(ctx, v2240, v2241);
                            let v2243 = Some(v2242);
                            // Rule at src/isa/aarch64/lower.isle line 2843.
                            return v2243;
                        }
                    }
                }
                &Opcode::Band => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v64 = C::def_inst(ctx, v45.0);
                            if let Some(v65) = v64 {
                                let v66 = &C::inst_data(ctx, v65);
                                if let &InstructionData::Unary {
                                    opcode: ref v369,
                                    arg: v370,
                                } = v66
                                {
                                    if let &Opcode::Bnot = v369 {
                                        let v72 = C::put_in_reg(ctx, v45.1);
                                        let v1064 = C::put_in_reg(ctx, v370);
                                        let v728 = &constructor_vector_size(ctx, v727);
                                        let v1065 = constructor_bic_vec(ctx, v72, v1064, v728);
                                        let v1066 = constructor_output_reg(ctx, v1065);
                                        let v1067 = Some(v1066);
                                        // Rule at src/isa/aarch64/lower.isle line 1301.
                                        return v1067;
                                    }
                                }
                            }
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Unary {
                                    opcode: ref v371,
                                    arg: v372,
                                } = v55
                                {
                                    if let &Opcode::Bnot = v371 {
                                        let v48 = C::put_in_reg(ctx, v45.0);
                                        let v782 = C::put_in_reg(ctx, v372);
                                        let v728 = &constructor_vector_size(ctx, v727);
                                        let v1061 = constructor_bic_vec(ctx, v48, v782, v728);
                                        let v1062 = constructor_output_reg(ctx, v1061);
                                        let v1063 = Some(v1062);
                                        // Rule at src/isa/aarch64/lower.isle line 1299.
                                        return v1063;
                                    }
                                }
                            }
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v64 = C::def_inst(ctx, v45.0);
                            if let Some(v65) = v64 {
                                let v66 = &C::inst_data(ctx, v65);
                                if let &InstructionData::Unary {
                                    opcode: ref v369,
                                    arg: v370,
                                } = v66
                                {
                                    if let &Opcode::Bnot = v369 {
                                        let v1058 = constructor_i128_alu_bitop(
                                            ctx,
                                            &ALUOp::AndNot,
                                            I64,
                                            v45.1,
                                            v370,
                                        );
                                        let v1059 = C::output(ctx, v1058);
                                        let v1060 = Some(v1059);
                                        // Rule at src/isa/aarch64/lower.isle line 1297.
                                        return v1060;
                                    }
                                }
                            }
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Unary {
                                    opcode: ref v371,
                                    arg: v372,
                                } = v55
                                {
                                    if let &Opcode::Bnot = v371 {
                                        let v1055 = constructor_i128_alu_bitop(
                                            ctx,
                                            &ALUOp::AndNot,
                                            I64,
                                            v45.0,
                                            v372,
                                        );
                                        let v1056 = C::output(ctx, v1055);
                                        let v1057 = Some(v1056);
                                        // Rule at src/isa/aarch64/lower.isle line 1296.
                                        return v1057;
                                    }
                                }
                            }
                        }
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v64 = C::def_inst(ctx, v45.0);
                            if let Some(v65) = v64 {
                                let v66 = &C::inst_data(ctx, v65);
                                if let &InstructionData::Unary {
                                    opcode: ref v369,
                                    arg: v370,
                                } = v66
                                {
                                    if let &Opcode::Bnot = v369 {
                                        let v1052 = constructor_alu_rs_imm_logic(
                                            ctx,
                                            &ALUOp::AndNot,
                                            v42,
                                            v45.1,
                                            v370,
                                        );
                                        let v1053 = constructor_output_reg(ctx, v1052);
                                        let v1054 = Some(v1053);
                                        // Rule at src/isa/aarch64/lower.isle line 1293.
                                        return v1054;
                                    }
                                }
                            }
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Unary {
                                    opcode: ref v371,
                                    arg: v372,
                                } = v55
                                {
                                    if let &Opcode::Bnot = v371 {
                                        let v1049 = constructor_alu_rs_imm_logic(
                                            ctx,
                                            &ALUOp::AndNot,
                                            v42,
                                            v45.0,
                                            v372,
                                        );
                                        let v1050 = constructor_output_reg(ctx, v1049);
                                        let v1051 = Some(v1050);
                                        // Rule at src/isa/aarch64/lower.isle line 1291.
                                        return v1051;
                                    }
                                }
                            }
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1042 =
                                constructor_i128_alu_bitop(ctx, &ALUOp::And, I64, v45.0, v45.1);
                            let v1043 = C::output(ctx, v1042);
                            let v1044 = Some(v1043);
                            // Rule at src/isa/aarch64/lower.isle line 1282.
                            return v1044;
                        }
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1039 = constructor_alu_rs_imm_logic_commutative(
                                ctx,
                                &ALUOp::And,
                                v42,
                                v45.0,
                                v45.1,
                            );
                            let v1040 = constructor_output_reg(ctx, v1039);
                            let v1041 = Some(v1040);
                            // Rule at src/isa/aarch64/lower.isle line 1279.
                            return v1041;
                        }
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v728 = &constructor_vector_size(ctx, v727);
                            let v1045 = constructor_and_vec(ctx, v48, v49, v728);
                            let v1046 = constructor_output_reg(ctx, v1045);
                            let v1047 = Some(v1046);
                            // Rule at src/isa/aarch64/lower.isle line 1284.
                            return v1047;
                        }
                    }
                }
                &Opcode::Bor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v64 = C::def_inst(ctx, v45.0);
                            if let Some(v65) = v64 {
                                let v66 = &C::inst_data(ctx, v65);
                                if let &InstructionData::Unary {
                                    opcode: ref v369,
                                    arg: v370,
                                } = v66
                                {
                                    if let &Opcode::Bnot = v369 {
                                        let v1088 = constructor_i128_alu_bitop(
                                            ctx,
                                            &ALUOp::OrrNot,
                                            I64,
                                            v45.1,
                                            v370,
                                        );
                                        let v1089 = C::output(ctx, v1088);
                                        let v1090 = Some(v1089);
                                        // Rule at src/isa/aarch64/lower.isle line 1324.
                                        return v1090;
                                    }
                                }
                            }
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Unary {
                                    opcode: ref v371,
                                    arg: v372,
                                } = v55
                                {
                                    if let &Opcode::Bnot = v371 {
                                        let v1085 = constructor_i128_alu_bitop(
                                            ctx,
                                            &ALUOp::OrrNot,
                                            I64,
                                            v45.0,
                                            v372,
                                        );
                                        let v1086 = C::output(ctx, v1085);
                                        let v1087 = Some(v1086);
                                        // Rule at src/isa/aarch64/lower.isle line 1323.
                                        return v1087;
                                    }
                                }
                            }
                        }
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v64 = C::def_inst(ctx, v45.0);
                            if let Some(v65) = v64 {
                                let v66 = &C::inst_data(ctx, v65);
                                if let &InstructionData::Unary {
                                    opcode: ref v369,
                                    arg: v370,
                                } = v66
                                {
                                    if let &Opcode::Bnot = v369 {
                                        let v1082 = constructor_alu_rs_imm_logic(
                                            ctx,
                                            &ALUOp::OrrNot,
                                            v42,
                                            v45.1,
                                            v370,
                                        );
                                        let v1083 = constructor_output_reg(ctx, v1082);
                                        let v1084 = Some(v1083);
                                        // Rule at src/isa/aarch64/lower.isle line 1320.
                                        return v1084;
                                    }
                                }
                            }
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Unary {
                                    opcode: ref v371,
                                    arg: v372,
                                } = v55
                                {
                                    if let &Opcode::Bnot = v371 {
                                        let v1079 = constructor_alu_rs_imm_logic(
                                            ctx,
                                            &ALUOp::OrrNot,
                                            v42,
                                            v45.0,
                                            v372,
                                        );
                                        let v1080 = constructor_output_reg(ctx, v1079);
                                        let v1081 = Some(v1080);
                                        // Rule at src/isa/aarch64/lower.isle line 1318.
                                        return v1081;
                                    }
                                }
                            }
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1072 =
                                constructor_i128_alu_bitop(ctx, &ALUOp::Orr, I64, v45.0, v45.1);
                            let v1073 = C::output(ctx, v1072);
                            let v1074 = Some(v1073);
                            // Rule at src/isa/aarch64/lower.isle line 1309.
                            return v1074;
                        }
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1069 = constructor_alu_rs_imm_logic_commutative(
                                ctx,
                                &ALUOp::Orr,
                                v42,
                                v45.0,
                                v45.1,
                            );
                            let v1070 = constructor_output_reg(ctx, v1069);
                            let v1071 = Some(v1070);
                            // Rule at src/isa/aarch64/lower.isle line 1306.
                            return v1071;
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v728 = &constructor_vector_size(ctx, v727);
                            let v1075 = constructor_orr_vec(ctx, v48, v49, v728);
                            let v1076 = constructor_output_reg(ctx, v1075);
                            let v1077 = Some(v1076);
                            // Rule at src/isa/aarch64/lower.isle line 1311.
                            return v1077;
                        }
                    }
                }
                &Opcode::Bxor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v64 = C::def_inst(ctx, v45.0);
                            if let Some(v65) = v64 {
                                let v66 = &C::inst_data(ctx, v65);
                                if let &InstructionData::Unary {
                                    opcode: ref v369,
                                    arg: v370,
                                } = v66
                                {
                                    if let &Opcode::Bnot = v369 {
                                        let v1110 = constructor_i128_alu_bitop(
                                            ctx,
                                            &ALUOp::EorNot,
                                            I64,
                                            v45.1,
                                            v370,
                                        );
                                        let v1111 = C::output(ctx, v1110);
                                        let v1112 = Some(v1111);
                                        // Rule at src/isa/aarch64/lower.isle line 1346.
                                        return v1112;
                                    }
                                }
                            }
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Unary {
                                    opcode: ref v371,
                                    arg: v372,
                                } = v55
                                {
                                    if let &Opcode::Bnot = v371 {
                                        let v1107 = constructor_i128_alu_bitop(
                                            ctx,
                                            &ALUOp::EorNot,
                                            I64,
                                            v45.0,
                                            v372,
                                        );
                                        let v1108 = C::output(ctx, v1107);
                                        let v1109 = Some(v1108);
                                        // Rule at src/isa/aarch64/lower.isle line 1345.
                                        return v1109;
                                    }
                                }
                            }
                        }
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v64 = C::def_inst(ctx, v45.0);
                            if let Some(v65) = v64 {
                                let v66 = &C::inst_data(ctx, v65);
                                if let &InstructionData::Unary {
                                    opcode: ref v369,
                                    arg: v370,
                                } = v66
                                {
                                    if let &Opcode::Bnot = v369 {
                                        let v1104 = constructor_alu_rs_imm_logic(
                                            ctx,
                                            &ALUOp::EorNot,
                                            v42,
                                            v45.1,
                                            v370,
                                        );
                                        let v1105 = constructor_output_reg(ctx, v1104);
                                        let v1106 = Some(v1105);
                                        // Rule at src/isa/aarch64/lower.isle line 1342.
                                        return v1106;
                                    }
                                }
                            }
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::Unary {
                                    opcode: ref v371,
                                    arg: v372,
                                } = v55
                                {
                                    if let &Opcode::Bnot = v371 {
                                        let v1101 = constructor_alu_rs_imm_logic(
                                            ctx,
                                            &ALUOp::EorNot,
                                            v42,
                                            v45.0,
                                            v372,
                                        );
                                        let v1102 = constructor_output_reg(ctx, v1101);
                                        let v1103 = Some(v1102);
                                        // Rule at src/isa/aarch64/lower.isle line 1340.
                                        return v1103;
                                    }
                                }
                            }
                        }
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1095 =
                                constructor_i128_alu_bitop(ctx, &ALUOp::Eor, I64, v45.0, v45.1);
                            let v1096 = C::output(ctx, v1095);
                            let v1097 = Some(v1096);
                            // Rule at src/isa/aarch64/lower.isle line 1331.
                            return v1097;
                        }
                        if let Some(v42) = v41 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1092 = constructor_alu_rs_imm_logic_commutative(
                                ctx,
                                &ALUOp::Eor,
                                v42,
                                v45.0,
                                v45.1,
                            );
                            let v1093 = constructor_output_reg(ctx, v1092);
                            let v1094 = Some(v1093);
                            // Rule at src/isa/aarch64/lower.isle line 1328.
                            return v1094;
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v728 = &constructor_vector_size(ctx, v727);
                            let v1098 = constructor_eor_vec(ctx, v48, v49, v728);
                            let v1099 = constructor_output_reg(ctx, v1098);
                            let v1100 = Some(v1099);
                            // Rule at src/isa/aarch64/lower.isle line 1333.
                            return v1100;
                        }
                    }
                }
                &Opcode::Rotl => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v56,
                                        imm: v57,
                                    } = v55
                                    {
                                        if let &Opcode::Iconst = v56 {
                                            let v1199 = C::imm_shift_from_imm64(ctx, I32, v57);
                                            if let Some(v1200) = v1199 {
                                                let v48 = C::put_in_reg(ctx, v45.0);
                                                let v1201 = C::negate_imm_shift(ctx, I32, v1200);
                                                let v1202 =
                                                    constructor_a64_rotr_imm(ctx, I32, v48, v1201);
                                                let v1203 = constructor_output_reg(ctx, v1202);
                                                let v1204 = Some(v1203);
                                                // Rule at src/isa/aarch64/lower.isle line 1590.
                                                return v1204;
                                            }
                                        }
                                    }
                                }
                                let v1178 = C::put_in_regs(ctx, v45.1);
                                let v1179 = C::value_regs_get(ctx, v1178, 0x0);
                                let v337 = C::zero_reg(ctx);
                                let v1180 = constructor_sub(ctx, I32, v337, v1179);
                                let v1191 = C::put_in_reg(ctx, v45.0);
                                let v1192 = constructor_a64_rotr(ctx, I32, v1191, v1180);
                                let v1193 = constructor_output_reg(ctx, v1192);
                                let v1194 = Some(v1193);
                                // Rule at src/isa/aarch64/lower.isle line 1578.
                                return v1194;
                            }
                            I64 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v56,
                                        imm: v57,
                                    } = v55
                                    {
                                        if let &Opcode::Iconst = v56 {
                                            let v1205 = C::imm_shift_from_imm64(ctx, I64, v57);
                                            if let Some(v1206) = v1205 {
                                                let v48 = C::put_in_reg(ctx, v45.0);
                                                let v1207 = C::negate_imm_shift(ctx, I64, v1206);
                                                let v1208 =
                                                    constructor_a64_rotr_imm(ctx, I64, v48, v1207);
                                                let v1209 = constructor_output_reg(ctx, v1208);
                                                let v1210 = Some(v1209);
                                                // Rule at src/isa/aarch64/lower.isle line 1595.
                                                return v1210;
                                            }
                                        }
                                    }
                                }
                                let v1178 = C::put_in_regs(ctx, v45.1);
                                let v1179 = C::value_regs_get(ctx, v1178, 0x0);
                                let v337 = C::zero_reg(ctx);
                                let v1195 = constructor_sub(ctx, I64, v337, v1179);
                                let v1191 = C::put_in_reg(ctx, v45.0);
                                let v1196 = constructor_a64_rotr(ctx, I64, v1191, v1195);
                                let v1197 = constructor_output_reg(ctx, v1196);
                                let v1198 = Some(v1197);
                                // Rule at src/isa/aarch64/lower.isle line 1584.
                                return v1198;
                            }
                            I128 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v151 = C::put_in_regs(ctx, v45.0);
                                let v722 = C::put_in_regs(ctx, v45.1);
                                let v1120 = C::value_regs_get(ctx, v722, 0x0);
                                let v1212 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x80);
                                let v1213 = constructor_sub(ctx, I64, v1212, v1120);
                                let v1214 = constructor_lower_shl128(ctx, v151, v1120);
                                let v1215 = constructor_lower_ushr128(ctx, v151, v1213);
                                let v1216 = C::value_regs_get(ctx, v1214, 0x0);
                                let v1217 = C::value_regs_get(ctx, v1215, 0x0);
                                let v1218 = constructor_orr(ctx, I64, v1216, v1217);
                                let v1219 = C::value_regs_get(ctx, v1214, 0x1);
                                let v1220 = C::value_regs_get(ctx, v1215, 0x1);
                                let v1221 = constructor_orr(ctx, I64, v1219, v1220);
                                let v1222 = C::value_regs(ctx, v1218, v1221);
                                let v1223 = C::output(ctx, v1222);
                                let v1224 = Some(v1223);
                                // Rule at src/isa/aarch64/lower.isle line 1605.
                                return v1224;
                            }
                            _ => {}
                        }
                        let v1176 = C::fits_in_16(ctx, v3);
                        if let Some(v1177) = v1176 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v56,
                                    imm: v57,
                                } = v55
                                {
                                    if let &Opcode::Iconst = v56 {
                                        let v1185 = C::imm_shift_from_imm64(ctx, v1177, v57);
                                        if let Some(v1186) = v1185 {
                                            let v1137 = constructor_put_in_reg_zext32(ctx, v45.0);
                                            let v1187 = C::negate_imm_shift(ctx, v1177, v1186);
                                            let v1188 = constructor_small_rotr_imm(
                                                ctx, v1177, v1137, v1187,
                                            );
                                            let v1189 = constructor_output_reg(ctx, v1188);
                                            let v1190 = Some(v1189);
                                            // Rule at src/isa/aarch64/lower.isle line 1565.
                                            return v1190;
                                        }
                                    }
                                }
                            }
                            let v1178 = C::put_in_regs(ctx, v45.1);
                            let v1179 = C::value_regs_get(ctx, v1178, 0x0);
                            let v337 = C::zero_reg(ctx);
                            let v1180 = constructor_sub(ctx, I32, v337, v1179);
                            let v1181 = constructor_put_in_reg_zext32(ctx, v45.0);
                            let v1182 = constructor_small_rotr(ctx, v1177, v1181, v1180);
                            let v1183 = constructor_output_reg(ctx, v1182);
                            let v1184 = Some(v1183);
                            // Rule at src/isa/aarch64/lower.isle line 1559.
                            return v1184;
                        }
                    }
                }
                &Opcode::Rotr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v56,
                                        imm: v57,
                                    } = v55
                                    {
                                        if let &Opcode::Iconst = v56 {
                                            let v1199 = C::imm_shift_from_imm64(ctx, I32, v57);
                                            if let Some(v1200) = v1199 {
                                                let v48 = C::put_in_reg(ctx, v45.0);
                                                let v1237 =
                                                    constructor_a64_rotr_imm(ctx, I32, v48, v1200);
                                                let v1238 = constructor_output_reg(ctx, v1237);
                                                let v1239 = Some(v1238);
                                                // Rule at src/isa/aarch64/lower.isle line 1635.
                                                return v1239;
                                            }
                                        }
                                    }
                                }
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v722 = C::put_in_regs(ctx, v45.1);
                                let v1120 = C::value_regs_get(ctx, v722, 0x0);
                                let v1228 = constructor_a64_rotr(ctx, I32, v48, v1120);
                                let v1229 = constructor_output_reg(ctx, v1228);
                                let v1230 = Some(v1229);
                                // Rule at src/isa/aarch64/lower.isle line 1622.
                                return v1230;
                            }
                            I64 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v56,
                                        imm: v57,
                                    } = v55
                                    {
                                        if let &Opcode::Iconst = v56 {
                                            let v1205 = C::imm_shift_from_imm64(ctx, I64, v57);
                                            if let Some(v1206) = v1205 {
                                                let v48 = C::put_in_reg(ctx, v45.0);
                                                let v1240 =
                                                    constructor_a64_rotr_imm(ctx, I64, v48, v1206);
                                                let v1241 = constructor_output_reg(ctx, v1240);
                                                let v1242 = Some(v1241);
                                                // Rule at src/isa/aarch64/lower.isle line 1640.
                                                return v1242;
                                            }
                                        }
                                    }
                                }
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v722 = C::put_in_regs(ctx, v45.1);
                                let v1120 = C::value_regs_get(ctx, v722, 0x0);
                                let v1231 = constructor_a64_rotr(ctx, I64, v48, v1120);
                                let v1232 = constructor_output_reg(ctx, v1231);
                                let v1233 = Some(v1232);
                                // Rule at src/isa/aarch64/lower.isle line 1626.
                                return v1233;
                            }
                            I128 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v151 = C::put_in_regs(ctx, v45.0);
                                let v722 = C::put_in_regs(ctx, v45.1);
                                let v1120 = C::value_regs_get(ctx, v722, 0x0);
                                let v1212 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x80);
                                let v1213 = constructor_sub(ctx, I64, v1212, v1120);
                                let v1243 = constructor_lower_ushr128(ctx, v151, v1120);
                                let v1244 = constructor_lower_shl128(ctx, v151, v1213);
                                let v1245 = C::value_regs_get(ctx, v1243, 0x1);
                                let v1246 = C::value_regs_get(ctx, v1244, 0x1);
                                let v1247 = constructor_orr(ctx, I64, v1245, v1246);
                                let v1248 = C::value_regs_get(ctx, v1243, 0x0);
                                let v1249 = C::value_regs_get(ctx, v1244, 0x0);
                                let v1250 = constructor_orr(ctx, I64, v1248, v1249);
                                let v1251 = C::value_regs(ctx, v1250, v1247);
                                let v1252 = C::output(ctx, v1251);
                                let v1253 = Some(v1252);
                                // Rule at src/isa/aarch64/lower.isle line 1689.
                                return v1253;
                            }
                            _ => {}
                        }
                        let v1176 = C::fits_in_16(ctx, v3);
                        if let Some(v1177) = v1176 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v56,
                                    imm: v57,
                                } = v55
                                {
                                    if let &Opcode::Iconst = v56 {
                                        let v1185 = C::imm_shift_from_imm64(ctx, v1177, v57);
                                        if let Some(v1186) = v1185 {
                                            let v1137 = constructor_put_in_reg_zext32(ctx, v45.0);
                                            let v1234 = constructor_small_rotr_imm(
                                                ctx, v1177, v1137, v1186,
                                            );
                                            let v1235 = constructor_output_reg(ctx, v1234);
                                            let v1236 = Some(v1235);
                                            // Rule at src/isa/aarch64/lower.isle line 1630.
                                            return v1236;
                                        }
                                    }
                                }
                            }
                            let v1137 = constructor_put_in_reg_zext32(ctx, v45.0);
                            let v722 = C::put_in_regs(ctx, v45.1);
                            let v1120 = C::value_regs_get(ctx, v722, 0x0);
                            let v1225 = constructor_small_rotr(ctx, v1177, v1137, v1120);
                            let v1226 = constructor_output_reg(ctx, v1225);
                            let v1227 = Some(v1226);
                            // Rule at src/isa/aarch64/lower.isle line 1618.
                            return v1227;
                        }
                    }
                }
                &Opcode::Ishl => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I64 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v1117 = constructor_do_shift(ctx, &ALUOp::Lsl, I64, v48, v45.1);
                                let v1118 = constructor_output_reg(ctx, v1117);
                                let v1119 = Some(v1118);
                                // Rule at src/isa/aarch64/lower.isle line 1355.
                                return v1119;
                            }
                            I128 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v151 = C::put_in_regs(ctx, v45.0);
                                let v722 = C::put_in_regs(ctx, v45.1);
                                let v1120 = C::value_regs_get(ctx, v722, 0x0);
                                let v1121 = constructor_lower_shl128(ctx, v151, v1120);
                                let v1122 = C::output(ctx, v1121);
                                let v1123 = Some(v1122);
                                // Rule at src/isa/aarch64/lower.isle line 1359.
                                return v1123;
                            }
                            _ => {}
                        }
                        let v396 = C::fits_in_32(ctx, v3);
                        if let Some(v397) = v396 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v1114 = constructor_do_shift(ctx, &ALUOp::Lsl, v397, v48, v45.1);
                            let v1115 = constructor_output_reg(ctx, v1114);
                            let v1116 = Some(v1115);
                            // Rule at src/isa/aarch64/lower.isle line 1351.
                            return v1116;
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v56,
                                    imm: v57,
                                } = v55
                                {
                                    if let &Opcode::Iconst = v56 {
                                        let v48 = C::put_in_reg(ctx, v45.0);
                                        let v751 = &constructor_vector_size(ctx, v727);
                                        let v58 = C::u64_from_imm64(ctx, v57);
                                        let v1132 = C::shift_masked_imm(ctx, v727, v58);
                                        let v1133 = constructor_ushl_vec_imm(ctx, v48, v1132, v751);
                                        let v1134 = constructor_output_reg(ctx, v1133);
                                        let v1135 = Some(v1134);
                                        // Rule at src/isa/aarch64/lower.isle line 1394.
                                        return v1135;
                                    }
                                }
                            }
                            let v1124 = &constructor_vector_size(ctx, v727);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1126 = C::shift_mask(ctx, v727);
                            let v1127 = constructor_and_imm(ctx, I32, v49, v1126);
                            let v1128 = constructor_vec_dup(ctx, v1127, v1124);
                            let v418 = C::put_in_reg(ctx, v45.0);
                            let v1129 = constructor_sshl(ctx, v418, v1128, v1124);
                            let v1130 = constructor_output_reg(ctx, v1129);
                            let v1131 = Some(v1130);
                            // Rule at src/isa/aarch64/lower.isle line 1389.
                            return v1131;
                        }
                    }
                }
                &Opcode::Ushr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I64 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v833 = constructor_put_in_reg_zext64(ctx, v45.0);
                                let v1141 =
                                    constructor_do_shift(ctx, &ALUOp::Lsr, I64, v833, v45.1);
                                let v1142 = constructor_output_reg(ctx, v1141);
                                let v1143 = Some(v1142);
                                // Rule at src/isa/aarch64/lower.isle line 1446.
                                return v1143;
                            }
                            I128 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v151 = C::put_in_regs(ctx, v45.0);
                                let v722 = C::put_in_regs(ctx, v45.1);
                                let v1120 = C::value_regs_get(ctx, v722, 0x0);
                                let v1144 = constructor_lower_ushr128(ctx, v151, v1120);
                                let v1145 = C::output(ctx, v1144);
                                let v1146 = Some(v1145);
                                // Rule at src/isa/aarch64/lower.isle line 1450.
                                return v1146;
                            }
                            _ => {}
                        }
                        let v396 = C::fits_in_32(ctx, v3);
                        if let Some(v397) = v396 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1137 = constructor_put_in_reg_zext32(ctx, v45.0);
                            let v1138 = constructor_do_shift(ctx, &ALUOp::Lsr, v397, v1137, v45.1);
                            let v1139 = constructor_output_reg(ctx, v1138);
                            let v1140 = Some(v1139);
                            // Rule at src/isa/aarch64/lower.isle line 1442.
                            return v1140;
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v56,
                                    imm: v57,
                                } = v55
                                {
                                    if let &Opcode::Iconst = v56 {
                                        let v58 = C::u64_from_imm64(ctx, v57);
                                        let v1132 = C::shift_masked_imm(ctx, v727, v58);
                                        if v1132 == 0x0 {
                                            let v1157 = constructor_output_value(ctx, v45.0);
                                            let v1158 = Some(v1157);
                                            // Rule at src/isa/aarch64/lower.isle line 1465.
                                            return v1158;
                                        }
                                        let v48 = C::put_in_reg(ctx, v45.0);
                                        let v751 = &constructor_vector_size(ctx, v727);
                                        let v1154 = constructor_ushr_vec_imm(ctx, v48, v1132, v751);
                                        let v1155 = constructor_output_reg(ctx, v1154);
                                        let v1156 = Some(v1155);
                                        // Rule at src/isa/aarch64/lower.isle line 1463.
                                        return v1156;
                                    }
                                }
                            }
                            let v1124 = &constructor_vector_size(ctx, v727);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1126 = C::shift_mask(ctx, v727);
                            let v1127 = constructor_and_imm(ctx, I32, v49, v1126);
                            let v1147 = C::zero_reg(ctx);
                            let v1148 = constructor_sub(ctx, I64, v1147, v1127);
                            let v1149 = constructor_vec_dup(ctx, v1148, v1124);
                            let v1150 = C::put_in_reg(ctx, v45.0);
                            let v1151 = constructor_ushl(ctx, v1150, v1149, v1124);
                            let v1152 = constructor_output_reg(ctx, v1151);
                            let v1153 = Some(v1152);
                            // Rule at src/isa/aarch64/lower.isle line 1458.
                            return v1153;
                        }
                    }
                }
                &Opcode::Sshr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I64 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v822 = constructor_put_in_reg_sext64(ctx, v45.0);
                                let v1164 =
                                    constructor_do_shift(ctx, &ALUOp::Asr, I64, v822, v45.1);
                                let v1165 = constructor_output_reg(ctx, v1164);
                                let v1166 = Some(v1165);
                                // Rule at src/isa/aarch64/lower.isle line 1503.
                                return v1166;
                            }
                            I128 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v151 = C::put_in_regs(ctx, v45.0);
                                let v722 = C::put_in_regs(ctx, v45.1);
                                let v1120 = C::value_regs_get(ctx, v722, 0x0);
                                let v1167 = constructor_lower_sshr128(ctx, v151, v1120);
                                let v1168 = C::output(ctx, v1167);
                                let v1169 = Some(v1168);
                                // Rule at src/isa/aarch64/lower.isle line 1507.
                                return v1169;
                            }
                            _ => {}
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v53 = C::def_inst(ctx, v45.1);
                            if let Some(v54) = v53 {
                                let v55 = &C::inst_data(ctx, v54);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v56,
                                    imm: v57,
                                } = v55
                                {
                                    if let &Opcode::Iconst = v56 {
                                        let v58 = C::u64_from_imm64(ctx, v57);
                                        let v1132 = C::shift_masked_imm(ctx, v727, v58);
                                        if v1132 == 0x0 {
                                            let v1157 = constructor_output_value(ctx, v45.0);
                                            let v1158 = Some(v1157);
                                            // Rule at src/isa/aarch64/lower.isle line 1523.
                                            return v1158;
                                        }
                                        let v48 = C::put_in_reg(ctx, v45.0);
                                        let v751 = &constructor_vector_size(ctx, v727);
                                        let v1173 = constructor_sshr_vec_imm(ctx, v48, v1132, v751);
                                        let v1174 = constructor_output_reg(ctx, v1173);
                                        let v1175 = Some(v1174);
                                        // Rule at src/isa/aarch64/lower.isle line 1521.
                                        return v1175;
                                    }
                                }
                            }
                            let v1124 = &constructor_vector_size(ctx, v727);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1126 = C::shift_mask(ctx, v727);
                            let v1127 = constructor_and_imm(ctx, I32, v49, v1126);
                            let v1147 = C::zero_reg(ctx);
                            let v1148 = constructor_sub(ctx, I64, v1147, v1127);
                            let v1149 = constructor_vec_dup(ctx, v1148, v1124);
                            let v1150 = C::put_in_reg(ctx, v45.0);
                            let v1170 = constructor_sshl(ctx, v1150, v1149, v1124);
                            let v1171 = constructor_output_reg(ctx, v1170);
                            let v1172 = Some(v1171);
                            // Rule at src/isa/aarch64/lower.isle line 1516.
                            return v1172;
                        }
                        let v396 = C::fits_in_32(ctx, v3);
                        if let Some(v397) = v396 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1160 = constructor_put_in_reg_sext32(ctx, v45.0);
                            let v1161 = constructor_do_shift(ctx, &ALUOp::Asr, v397, v1160, v45.1);
                            let v1162 = constructor_output_reg(ctx, v1161);
                            let v1163 = Some(v1162);
                            // Rule at src/isa/aarch64/lower.isle line 1499.
                            return v1163;
                        }
                    }
                }
                &Opcode::Fadd => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v445 = &constructor_scalar_size(ctx, v443);
                            let v446 = constructor_fpu_rrr(ctx, &FPUOp2::Add, v48, v49, v445);
                            let v447 = constructor_output_reg(ctx, v446);
                            let v448 = Some(v447);
                            // Rule at src/isa/aarch64/lower.isle line 397.
                            return v448;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v439 = constructor_vec_rrr(ctx, &VecALUOp::Fadd, v48, v49, v147);
                            let v440 = constructor_output_reg(ctx, v439);
                            let v441 = Some(v440);
                            // Rule at src/isa/aarch64/lower.isle line 394.
                            return v441;
                        }
                        let v2272 = C::dynamic_lane(ctx, v3);
                        if let Some(v2273) = v2272 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v439 = constructor_vec_rrr(ctx, &VecALUOp::Fadd, v48, v49, v147);
                            let v2291 = C::value_reg(ctx, v439);
                            let v2292 = C::output(ctx, v2291);
                            let v2293 = Some(v2292);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 14.
                            return v2293;
                        }
                    }
                }
                &Opcode::Fsub => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v445 = &constructor_scalar_size(ctx, v443);
                            let v454 = constructor_fpu_rrr(ctx, &FPUOp2::Sub, v48, v49, v445);
                            let v455 = constructor_output_reg(ctx, v454);
                            let v456 = Some(v455);
                            // Rule at src/isa/aarch64/lower.isle line 405.
                            return v456;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v450 = constructor_vec_rrr(ctx, &VecALUOp::Fsub, v48, v49, v147);
                            let v451 = constructor_output_reg(ctx, v450);
                            let v452 = Some(v451);
                            // Rule at src/isa/aarch64/lower.isle line 402.
                            return v452;
                        }
                        let v2272 = C::dynamic_lane(ctx, v3);
                        if let Some(v2273) = v2272 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v450 = constructor_vec_rrr(ctx, &VecALUOp::Fsub, v48, v49, v147);
                            let v2294 = C::value_reg(ctx, v450);
                            let v2295 = C::output(ctx, v2294);
                            let v2296 = Some(v2295);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 18.
                            return v2296;
                        }
                    }
                }
                &Opcode::Fmul => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v445 = &constructor_scalar_size(ctx, v443);
                            let v462 = constructor_fpu_rrr(ctx, &FPUOp2::Mul, v48, v49, v445);
                            let v463 = constructor_output_reg(ctx, v462);
                            let v464 = Some(v463);
                            // Rule at src/isa/aarch64/lower.isle line 413.
                            return v464;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v458 = constructor_vec_rrr(ctx, &VecALUOp::Fmul, v48, v49, v147);
                            let v459 = constructor_output_reg(ctx, v458);
                            let v460 = Some(v459);
                            // Rule at src/isa/aarch64/lower.isle line 410.
                            return v460;
                        }
                        let v2272 = C::dynamic_lane(ctx, v3);
                        if let Some(v2273) = v2272 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v458 = constructor_vec_rrr(ctx, &VecALUOp::Fmul, v48, v49, v147);
                            let v2297 = C::value_reg(ctx, v458);
                            let v2298 = C::output(ctx, v2297);
                            let v2299 = Some(v2298);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 22.
                            return v2299;
                        }
                    }
                }
                &Opcode::Fdiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v445 = &constructor_scalar_size(ctx, v443);
                            let v470 = constructor_fpu_rrr(ctx, &FPUOp2::Div, v48, v49, v445);
                            let v471 = constructor_output_reg(ctx, v470);
                            let v472 = Some(v471);
                            // Rule at src/isa/aarch64/lower.isle line 421.
                            return v472;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v466 = constructor_vec_rrr(ctx, &VecALUOp::Fdiv, v48, v49, v147);
                            let v467 = constructor_output_reg(ctx, v466);
                            let v468 = Some(v467);
                            // Rule at src/isa/aarch64/lower.isle line 418.
                            return v468;
                        }
                        let v2272 = C::dynamic_lane(ctx, v3);
                        if let Some(v2273) = v2272 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v466 = constructor_vec_rrr(ctx, &VecALUOp::Fdiv, v48, v49, v147);
                            let v2300 = C::value_reg(ctx, v466);
                            let v2301 = C::output(ctx, v2300);
                            let v2302 = Some(v2301);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 26.
                            return v2302;
                        }
                    }
                }
                &Opcode::Fcopysign => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v45 = C::unpack_value_array_2(ctx, v44);
                        let v48 = C::put_in_reg(ctx, v45.0);
                        let v49 = C::put_in_reg(ctx, v45.1);
                        let v3 = C::value_type(ctx, v2);
                        let v593 = constructor_fcopy_sign(ctx, v48, v49, v3);
                        let v594 = constructor_output_reg(ctx, v593);
                        let v595 = Some(v594);
                        // Rule at src/isa/aarch64/lower.isle line 605.
                        return v595;
                    }
                }
                &Opcode::Fmin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v445 = &constructor_scalar_size(ctx, v443);
                            let v478 = constructor_fpu_rrr(ctx, &FPUOp2::Min, v48, v49, v445);
                            let v479 = constructor_output_reg(ctx, v478);
                            let v480 = Some(v479);
                            // Rule at src/isa/aarch64/lower.isle line 429.
                            return v480;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v474 = constructor_vec_rrr(ctx, &VecALUOp::Fmin, v48, v49, v147);
                            let v475 = constructor_output_reg(ctx, v474);
                            let v476 = Some(v475);
                            // Rule at src/isa/aarch64/lower.isle line 426.
                            return v476;
                        }
                        let v2272 = C::dynamic_lane(ctx, v3);
                        if let Some(v2273) = v2272 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v474 = constructor_vec_rrr(ctx, &VecALUOp::Fmin, v48, v49, v147);
                            let v2303 = C::value_reg(ctx, v474);
                            let v2304 = C::output(ctx, v2303);
                            let v2305 = Some(v2304);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 30.
                            return v2305;
                        }
                    }
                }
                &Opcode::Fmax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v445 = &constructor_scalar_size(ctx, v443);
                            let v486 = constructor_fpu_rrr(ctx, &FPUOp2::Max, v48, v49, v445);
                            let v487 = constructor_output_reg(ctx, v486);
                            let v488 = Some(v487);
                            // Rule at src/isa/aarch64/lower.isle line 437.
                            return v488;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v482 = constructor_vec_rrr(ctx, &VecALUOp::Fmax, v48, v49, v147);
                            let v483 = constructor_output_reg(ctx, v482);
                            let v484 = Some(v483);
                            // Rule at src/isa/aarch64/lower.isle line 434.
                            return v484;
                        }
                        let v2272 = C::dynamic_lane(ctx, v3);
                        if let Some(v2273) = v2272 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v147 = &constructor_vector_size(ctx, v3);
                            let v482 = constructor_vec_rrr(ctx, &VecALUOp::Fmax, v48, v49, v147);
                            let v2306 = C::value_reg(ctx, v482);
                            let v2307 = C::output(ctx, v2306);
                            let v2308 = Some(v2307);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 34.
                            return v2308;
                        }
                    }
                }
                &Opcode::Snarrow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v1764 = C::ty_vec64_int(ctx, v3);
                        if let Some(v1765) = v1764 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1766 = constructor_mov_vec_elem(
                                ctx,
                                v48,
                                v49,
                                0x1,
                                0x0,
                                &VectorSize::Size64x2,
                            );
                            let v1767 = &constructor_lane_size(ctx, v1765);
                            let v1768 = constructor_sqxtn(ctx, v1766, v1767);
                            let v1769 = constructor_output_reg(ctx, v1768);
                            let v1770 = Some(v1769);
                            // Rule at src/isa/aarch64/lower.isle line 2191.
                            return v1770;
                        }
                        let v1756 = C::ty_vec128_int(ctx, v3);
                        if let Some(v1757) = v1756 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1758 = C::zero_value(ctx, v45.1);
                            if let Some(v1759) = v1758 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v1760 = &constructor_lane_size(ctx, v1757);
                                let v1761 = constructor_sqxtn(ctx, v48, v1760);
                                let v1762 = constructor_output_reg(ctx, v1761);
                                let v1763 = Some(v1762);
                                // Rule at src/isa/aarch64/lower.isle line 2187.
                                return v1763;
                            }
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v1760 = &constructor_lane_size(ctx, v1757);
                            let v1761 = constructor_sqxtn(ctx, v48, v1760);
                            let v1771 = C::put_in_reg(ctx, v45.1);
                            let v1772 = &constructor_lane_size(ctx, v1757);
                            let v1773 = constructor_sqxtn2(ctx, v1761, v1771, v1772);
                            let v1774 = constructor_output_reg(ctx, v1773);
                            let v1775 = Some(v1774);
                            // Rule at src/isa/aarch64/lower.isle line 2195.
                            return v1775;
                        }
                        let v2315 = C::ty_dyn64_int(ctx, v3);
                        if let Some(v2316) = v2315 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1766 = constructor_mov_vec_elem(
                                ctx,
                                v48,
                                v49,
                                0x1,
                                0x0,
                                &VectorSize::Size64x2,
                            );
                            let v2317 = &constructor_lane_size(ctx, v2316);
                            let v2318 = constructor_sqxtn(ctx, v1766, v2317);
                            let v2319 = constructor_output_reg(ctx, v2318);
                            let v2320 = Some(v2319);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 42.
                            return v2320;
                        }
                        let v2309 = C::ty_dyn128_int(ctx, v3);
                        if let Some(v2310) = v2309 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1758 = C::zero_value(ctx, v45.1);
                            if let Some(v1759) = v1758 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v2311 = &constructor_lane_size(ctx, v2310);
                                let v2312 = constructor_sqxtn(ctx, v48, v2311);
                                let v2313 = constructor_output_reg(ctx, v2312);
                                let v2314 = Some(v2313);
                                // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 38.
                                return v2314;
                            }
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v2311 = &constructor_lane_size(ctx, v2310);
                            let v2312 = constructor_sqxtn(ctx, v48, v2311);
                            let v1771 = C::put_in_reg(ctx, v45.1);
                            let v2321 = &constructor_lane_size(ctx, v2310);
                            let v2322 = constructor_sqxtn2(ctx, v2312, v1771, v2321);
                            let v2323 = constructor_output_reg(ctx, v2322);
                            let v2324 = Some(v2323);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 46.
                            return v2324;
                        }
                    }
                }
                &Opcode::Unarrow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v1764 = C::ty_vec64_int(ctx, v3);
                        if let Some(v1765) = v1764 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1766 = constructor_mov_vec_elem(
                                ctx,
                                v48,
                                v49,
                                0x1,
                                0x0,
                                &VectorSize::Size64x2,
                            );
                            let v1767 = &constructor_lane_size(ctx, v1765);
                            let v1779 = constructor_sqxtun(ctx, v1766, v1767);
                            let v1780 = constructor_output_reg(ctx, v1779);
                            let v1781 = Some(v1780);
                            // Rule at src/isa/aarch64/lower.isle line 2206.
                            return v1781;
                        }
                        let v1756 = C::ty_vec128_int(ctx, v3);
                        if let Some(v1757) = v1756 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1758 = C::zero_value(ctx, v45.1);
                            if let Some(v1759) = v1758 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v1760 = &constructor_lane_size(ctx, v1757);
                                let v1776 = constructor_sqxtun(ctx, v48, v1760);
                                let v1777 = constructor_output_reg(ctx, v1776);
                                let v1778 = Some(v1777);
                                // Rule at src/isa/aarch64/lower.isle line 2202.
                                return v1778;
                            }
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v1760 = &constructor_lane_size(ctx, v1757);
                            let v1776 = constructor_sqxtun(ctx, v48, v1760);
                            let v1771 = C::put_in_reg(ctx, v45.1);
                            let v1772 = &constructor_lane_size(ctx, v1757);
                            let v1782 = constructor_sqxtun2(ctx, v1776, v1771, v1772);
                            let v1783 = constructor_output_reg(ctx, v1782);
                            let v1784 = Some(v1783);
                            // Rule at src/isa/aarch64/lower.isle line 2210.
                            return v1784;
                        }
                        let v2315 = C::ty_dyn64_int(ctx, v3);
                        if let Some(v2316) = v2315 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1766 = constructor_mov_vec_elem(
                                ctx,
                                v48,
                                v49,
                                0x1,
                                0x0,
                                &VectorSize::Size64x2,
                            );
                            let v2317 = &constructor_lane_size(ctx, v2316);
                            let v2328 = constructor_sqxtun(ctx, v1766, v2317);
                            let v2329 = constructor_output_reg(ctx, v2328);
                            let v2330 = Some(v2329);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 56.
                            return v2330;
                        }
                        let v2309 = C::ty_dyn128_int(ctx, v3);
                        if let Some(v2310) = v2309 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1758 = C::zero_value(ctx, v45.1);
                            if let Some(v1759) = v1758 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v2311 = &constructor_lane_size(ctx, v2310);
                                let v2325 = constructor_sqxtun(ctx, v48, v2311);
                                let v2326 = constructor_output_reg(ctx, v2325);
                                let v2327 = Some(v2326);
                                // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 52.
                                return v2327;
                            }
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v2311 = &constructor_lane_size(ctx, v2310);
                            let v2325 = constructor_sqxtun(ctx, v48, v2311);
                            let v1771 = C::put_in_reg(ctx, v45.1);
                            let v2321 = &constructor_lane_size(ctx, v2310);
                            let v2331 = constructor_sqxtun2(ctx, v2325, v1771, v2321);
                            let v2332 = constructor_output_reg(ctx, v2331);
                            let v2333 = Some(v2332);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 60.
                            return v2333;
                        }
                    }
                }
                &Opcode::Uunarrow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v1764 = C::ty_vec64_int(ctx, v3);
                        if let Some(v1765) = v1764 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1766 = constructor_mov_vec_elem(
                                ctx,
                                v48,
                                v49,
                                0x1,
                                0x0,
                                &VectorSize::Size64x2,
                            );
                            let v1767 = &constructor_lane_size(ctx, v1765);
                            let v1788 = constructor_uqxtn(ctx, v1766, v1767);
                            let v1789 = constructor_output_reg(ctx, v1788);
                            let v1790 = Some(v1789);
                            // Rule at src/isa/aarch64/lower.isle line 2222.
                            return v1790;
                        }
                        let v1756 = C::ty_vec128_int(ctx, v3);
                        if let Some(v1757) = v1756 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1758 = C::zero_value(ctx, v45.1);
                            if let Some(v1759) = v1758 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v1760 = &constructor_lane_size(ctx, v1757);
                                let v1785 = constructor_uqxtn(ctx, v48, v1760);
                                let v1786 = constructor_output_reg(ctx, v1785);
                                let v1787 = Some(v1786);
                                // Rule at src/isa/aarch64/lower.isle line 2218.
                                return v1787;
                            }
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v1760 = &constructor_lane_size(ctx, v1757);
                            let v1785 = constructor_uqxtn(ctx, v48, v1760);
                            let v1771 = C::put_in_reg(ctx, v45.1);
                            let v1772 = &constructor_lane_size(ctx, v1757);
                            let v1791 = constructor_uqxtn2(ctx, v1785, v1771, v1772);
                            let v1792 = constructor_output_reg(ctx, v1791);
                            let v1793 = Some(v1792);
                            // Rule at src/isa/aarch64/lower.isle line 2226.
                            return v1793;
                        }
                        let v2315 = C::ty_dyn64_int(ctx, v3);
                        if let Some(v2316) = v2315 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v1766 = constructor_mov_vec_elem(
                                ctx,
                                v48,
                                v49,
                                0x1,
                                0x0,
                                &VectorSize::Size64x2,
                            );
                            let v2317 = &constructor_lane_size(ctx, v2316);
                            let v2337 = constructor_uqxtn(ctx, v1766, v2317);
                            let v2338 = constructor_output_reg(ctx, v2337);
                            let v2339 = Some(v2338);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 70.
                            return v2339;
                        }
                        let v2309 = C::ty_dyn128_int(ctx, v3);
                        if let Some(v2310) = v2309 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v1758 = C::zero_value(ctx, v45.1);
                            if let Some(v1759) = v1758 {
                                let v48 = C::put_in_reg(ctx, v45.0);
                                let v2311 = &constructor_lane_size(ctx, v2310);
                                let v2334 = constructor_uqxtn(ctx, v48, v2311);
                                let v2335 = constructor_output_reg(ctx, v2334);
                                let v2336 = Some(v2335);
                                // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 66.
                                return v2336;
                            }
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v2311 = &constructor_lane_size(ctx, v2310);
                            let v2334 = constructor_uqxtn(ctx, v48, v2311);
                            let v1771 = C::put_in_reg(ctx, v45.1);
                            let v2321 = &constructor_lane_size(ctx, v2310);
                            let v2340 = constructor_uqxtn2(ctx, v2334, v1771, v2321);
                            let v2341 = constructor_output_reg(ctx, v2340);
                            let v2342 = Some(v2341);
                            // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 74.
                            return v2342;
                        }
                    }
                }
                &Opcode::IaddPairwise => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I16X8 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::Unary {
                                        opcode: ref v371,
                                        arg: v372,
                                    } = v55
                                    {
                                        match v371 {
                                            &Opcode::SwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::SwidenLow = v369 {
                                                            if v370 == v372 {
                                                                let v373 = C::put_in_reg(ctx, v370);
                                                                let v374 =
                                                                    constructor_saddlp8(ctx, v373);
                                                                let v375 = constructor_output_reg(
                                                                    ctx, v374,
                                                                );
                                                                let v376 = Some(v375);
                                                                // Rule at src/isa/aarch64/lower.isle line 326.
                                                                return v376;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::UwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::UwidenLow = v369 {
                                                            if v370 == v372 {
                                                                let v373 = C::put_in_reg(ctx, v370);
                                                                let v380 =
                                                                    constructor_uaddlp8(ctx, v373);
                                                                let v381 = constructor_output_reg(
                                                                    ctx, v380,
                                                                );
                                                                let v382 = Some(v381);
                                                                // Rule at src/isa/aarch64/lower.isle line 334.
                                                                return v382;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                }
                            }
                            I32X4 => {
                                let v45 = C::unpack_value_array_2(ctx, v44);
                                let v53 = C::def_inst(ctx, v45.1);
                                if let Some(v54) = v53 {
                                    let v55 = &C::inst_data(ctx, v54);
                                    if let &InstructionData::Unary {
                                        opcode: ref v371,
                                        arg: v372,
                                    } = v55
                                    {
                                        match v371 {
                                            &Opcode::SwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::SwidenLow = v369 {
                                                            if v370 == v372 {
                                                                let v373 = C::put_in_reg(ctx, v370);
                                                                let v377 =
                                                                    constructor_saddlp16(ctx, v373);
                                                                let v378 = constructor_output_reg(
                                                                    ctx, v377,
                                                                );
                                                                let v379 = Some(v378);
                                                                // Rule at src/isa/aarch64/lower.isle line 330.
                                                                return v379;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::UwidenHigh => {
                                                let v64 = C::def_inst(ctx, v45.0);
                                                if let Some(v65) = v64 {
                                                    let v66 = &C::inst_data(ctx, v65);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v369,
                                                        arg: v370,
                                                    } = v66
                                                    {
                                                        if let &Opcode::UwidenLow = v369 {
                                                            if v370 == v372 {
                                                                let v373 = C::put_in_reg(ctx, v370);
                                                                let v383 =
                                                                    constructor_uaddlp16(ctx, v373);
                                                                let v384 = constructor_output_reg(
                                                                    ctx, v383,
                                                                );
                                                                let v385 = Some(v384);
                                                                // Rule at src/isa/aarch64/lower.isle line 338.
                                                                return v385;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                }
                            }
                            _ => {}
                        }
                        let v45 = C::unpack_value_array_2(ctx, v44);
                        let v48 = C::put_in_reg(ctx, v45.0);
                        let v49 = C::put_in_reg(ctx, v45.1);
                        let v147 = &constructor_vector_size(ctx, v3);
                        let v386 = constructor_addp(ctx, v48, v49, v147);
                        let v387 = constructor_output_reg(ctx, v386);
                        let v388 = Some(v387);
                        // Rule at src/isa/aarch64/lower.isle line 341.
                        return v388;
                    }
                }
                &Opcode::Iconcat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v45 = C::unpack_value_array_2(ctx, v44);
                            let v48 = C::put_in_reg(ctx, v45.0);
                            let v49 = C::put_in_reg(ctx, v45.1);
                            let v301 = C::value_regs(ctx, v48, v49);
                            let v302 = C::output(ctx, v301);
                            let v303 = Some(v302);
                            // Rule at src/isa/aarch64/lower.isle line 259.
                            return v303;
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::BinaryImm8 {
            opcode: ref v2071,
            arg: v2072,
            imm: v2073,
        } => {
            match v2071 {
                &Opcode::Extractlane => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v2074 = C::u8_from_uimm8(ctx, v2073);
                            if v2074 == 0x0 {
                                let v2075 = constructor_output_value(ctx, v2072);
                                let v2076 = Some(v2075);
                                // Rule at src/isa/aarch64/lower.isle line 2532.
                                return v2076;
                            }
                            let v2077 = C::put_in_reg(ctx, v2072);
                            let v2082 = C::value_type(ctx, v2072);
                            let v2083 = &constructor_vector_size(ctx, v2082);
                            let v2084 = constructor_fpu_move_from_vec(ctx, v2077, v2074, v2083);
                            let v2085 = constructor_output_reg(ctx, v2084);
                            let v2086 = Some(v2085);
                            // Rule at src/isa/aarch64/lower.isle line 2540.
                            return v2086;
                        }
                        let v863 = C::ty_int(ctx, v3);
                        if let Some(v864) = v863 {
                            let v2077 = C::put_in_reg(ctx, v2072);
                            let v2078 = &constructor_scalar_size(ctx, v864);
                            let v2074 = C::u8_from_uimm8(ctx, v2073);
                            let v2079 = constructor_mov_from_vec(ctx, v2077, v2074, v2078);
                            let v2080 = constructor_output_reg(ctx, v2079);
                            let v2081 = Some(v2080);
                            // Rule at src/isa/aarch64/lower.isle line 2535.
                            return v2081;
                        }
                    }
                }
                &Opcode::ExtractVector => {
                    if v2073 == 0x0 {
                        let v2077 = C::put_in_reg(ctx, v2072);
                        let v2352 = C::value_reg(ctx, v2077);
                        let v2353 = C::output(ctx, v2352);
                        let v2354 = Some(v2353);
                        // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 86.
                        return v2354;
                    }
                }
                _ => {}
            }
        }
        &InstructionData::Call {
            opcode: ref v1856,
            args: v1857,
            func_ref: v1858,
        } => {
            match v1856 {
                &Opcode::Call => {
                    let v1860 = C::func_ref_data(ctx, v1858);
                    let v1859 = C::value_list_slice(ctx, v1857);
                    let v1864 = C::gen_call(ctx, v1860.0, v1860.1, v1860.2, v1859);
                    let v1865 = Some(v1864);
                    // Rule at src/isa/aarch64/lower.isle line 2294.
                    return v1865;
                }
                &Opcode::ReturnCall => {
                    let v1860 = C::func_ref_data(ctx, v1858);
                    let v1859 = C::value_list_slice(ctx, v1857);
                    let v1881 = C::gen_return_call(ctx, v1860.0, v1860.1, v1860.2, v1859);
                    let v1882 = Some(v1881);
                    // Rule at src/isa/aarch64/lower.isle line 2308.
                    return v1882;
                }
                _ => {}
            }
        }
        &InstructionData::CallIndirect {
            opcode: ref v1866,
            args: v1867,
            sig_ref: v1868,
        } => {
            match v1866 {
                &Opcode::CallIndirect => {
                    let v1869 = C::value_list_slice(ctx, v1867);
                    let v1870 = C::value_slice_unwrap(ctx, v1869);
                    if let Some(v1871) = v1870 {
                        let v1874 = C::gen_call_indirect(ctx, v1868, v1871.0, v1871.1);
                        let v1875 = Some(v1874);
                        // Rule at src/isa/aarch64/lower.isle line 2297.
                        return v1875;
                    }
                }
                &Opcode::ReturnCallIndirect => {
                    let v1869 = C::value_list_slice(ctx, v1867);
                    let v1870 = C::value_slice_unwrap(ctx, v1869);
                    if let Some(v1871) = v1870 {
                        let v1883 = C::gen_return_call_indirect(ctx, v1868, v1871.0, v1871.1);
                        let v1884 = Some(v1883);
                        // Rule at src/isa/aarch64/lower.isle line 2311.
                        return v1884;
                    }
                }
                _ => {}
            }
        }
        &InstructionData::DynamicStackLoad {
            opcode: ref v2343,
            dynamic_stack_slot: v2344,
        } => {
            if let &Opcode::DynamicStackAddr = v2343 {
                let v2345 = C::temp_writable_reg(ctx, I64);
                let v2346 = &C::abi_dynamic_stackslot_addr(ctx, v2345, v2344);
                let v2347 = C::emit(ctx, v2346);
                let v2348 = C::writable_reg_to_reg(ctx, v2345);
                let v2349 = C::value_reg(ctx, v2348);
                let v2350 = C::output(ctx, v2349);
                let v2351 = Some(v2350);
                // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 80.
                return v2351;
            }
        }
        &InstructionData::FloatCompare {
            opcode: ref v1404,
            args: ref v1405,
            cond: ref v1406,
        } => {
            if let &Opcode::Fcmp = v1404 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v143 = C::multi_lane(ctx, v3);
                    if let Some(v144) = v143 {
                        let v1407 = C::unpack_value_array_2(ctx, v1405);
                        let v1412 = C::zero_value(ctx, v1407.1);
                        if let Some(v1413) = v1412 {
                            let v1410 = &C::fcmp_zero_cond_not_eq(ctx, v1406);
                            if let Some(v1411) = v1410 {
                                let v1414 = C::put_in_reg(ctx, v1407.0);
                                let v389 = &constructor_vector_size(ctx, v3);
                                let v1415 = constructor_fcmeq0(ctx, v1414, v389);
                                let v1416 = constructor_not(ctx, v1415, v389);
                                let v1417 = C::value_reg(ctx, v1416);
                                let v1418 = C::output(ctx, v1417);
                                let v1419 = Some(v1418);
                                // Rule at src/isa/aarch64/lower.isle line 1902.
                                return v1419;
                            }
                            let v1420 = &C::fcmp_zero_cond(ctx, v1406);
                            if let Some(v1421) = v1420 {
                                let v1414 = C::put_in_reg(ctx, v1407.0);
                                let v389 = &constructor_vector_size(ctx, v3);
                                let v1422 = constructor_float_cmp_zero(ctx, v1421, v1414, v389);
                                let v1423 = C::value_reg(ctx, v1422);
                                let v1424 = C::output(ctx, v1423);
                                let v1425 = Some(v1424);
                                // Rule at src/isa/aarch64/lower.isle line 1908.
                                return v1425;
                            }
                        }
                        let v1426 = C::zero_value(ctx, v1407.0);
                        if let Some(v1427) = v1426 {
                            let v1410 = &C::fcmp_zero_cond_not_eq(ctx, v1406);
                            if let Some(v1411) = v1410 {
                                let v1428 = C::put_in_reg(ctx, v1407.1);
                                let v389 = &constructor_vector_size(ctx, v3);
                                let v1429 = constructor_fcmeq0(ctx, v1428, v389);
                                let v1430 = constructor_not(ctx, v1429, v389);
                                let v1431 = C::value_reg(ctx, v1430);
                                let v1432 = C::output(ctx, v1431);
                                let v1433 = Some(v1432);
                                // Rule at src/isa/aarch64/lower.isle line 1914.
                                return v1433;
                            }
                            let v1420 = &C::fcmp_zero_cond(ctx, v1406);
                            if let Some(v1421) = v1420 {
                                let v1428 = C::put_in_reg(ctx, v1407.1);
                                let v389 = &constructor_vector_size(ctx, v3);
                                let v1434 =
                                    constructor_float_cmp_zero_swap(ctx, v1421, v1428, v389);
                                let v1435 = C::value_reg(ctx, v1434);
                                let v1436 = C::output(ctx, v1435);
                                let v1437 = Some(v1436);
                                // Rule at src/isa/aarch64/lower.isle line 1920.
                                return v1437;
                            }
                        }
                    }
                    let v1407 = C::unpack_value_array_2(ctx, v1405);
                    let v1438 = C::value_type(ctx, v1407.0);
                    let v1439 = C::ty_scalar_float(ctx, v1438);
                    if let Some(v1440) = v1439 {
                        let v1441 = &constructor_scalar_size(ctx, v1440);
                        let v1442 = C::put_in_reg(ctx, v1407.0);
                        let v1443 = C::put_in_reg(ctx, v1407.1);
                        let v1444 = &constructor_fpu_cmp(ctx, v1441, v1442, v1443);
                        let v1445 = &C::fp_cond_code(ctx, v1406);
                        let v1446 = &constructor_materialize_bool_result(ctx, v1445);
                        let v1447 = constructor_with_flags(ctx, v1444, v1446);
                        let v1448 = C::output(ctx, v1447);
                        let v1449 = Some(v1448);
                        // Rule at src/isa/aarch64/lower.isle line 1926.
                        return v1449;
                    }
                    let v1450 = C::ty_vector_float(ctx, v1438);
                    if let Some(v1451) = v1450 {
                        let v1414 = C::put_in_reg(ctx, v1407.0);
                        let v1452 = C::put_in_reg(ctx, v1407.1);
                        let v1453 = &C::fp_cond_code(ctx, v1406);
                        let v1454 = constructor_vec_cmp(ctx, v1414, v1452, v1438, v1453);
                        let v1455 = constructor_output_reg(ctx, v1454);
                        let v1456 = Some(v1455);
                        // Rule at src/isa/aarch64/lower.isle line 1931.
                        return v1456;
                    }
                }
            }
        }
        &InstructionData::FuncAddr {
            opcode: ref v1825,
            func_ref: v1826,
        } => {
            if let &Opcode::FuncAddr = v1825 {
                let v1827 = C::func_ref_data(ctx, v1826);
                let v1831 = C::box_external_name(ctx, v1827.1);
                let v1833 = constructor_load_ext_name(ctx, v1831, 0x0);
                let v1834 = constructor_output_reg(ctx, v1833);
                let v1835 = Some(v1834);
                // Rule at src/isa/aarch64/lower.isle line 2273.
                return v1835;
            }
        }
        &InstructionData::IntAddTrap {
            opcode: ref v2155,
            args: ref v2156,
            code: ref v2157,
        } => {
            if let &Opcode::UaddOverflowTrap = v2155 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v41 = C::fits_in_64(ctx, v3);
                    if let Some(v42) = v41 {
                        let v2158 = C::unpack_value_array_2(ctx, v2156);
                        let v2161 = C::put_in_reg(ctx, v2158.0);
                        let v2162 = C::put_in_reg(ctx, v2158.1);
                        let v2163 = &constructor_add_with_flags_paired(ctx, v42, v2161, v2162);
                        let v2164 = constructor_trap_if_overflow(ctx, v2163, v2157);
                        let v2165 = constructor_output_reg(ctx, v2164);
                        let v2166 = Some(v2165);
                        // Rule at src/isa/aarch64/lower.isle line 2637.
                        return v2166;
                    }
                }
            }
        }
        &InstructionData::IntCompare {
            opcode: ref v1457,
            args: ref v1458,
            cond: ref v1459,
        } => {
            if let &Opcode::Icmp = v1457 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v143 = C::multi_lane(ctx, v3);
                    if let Some(v144) = v143 {
                        let v1460 = C::unpack_value_array_2(ctx, v1458);
                        let v1465 = C::zero_value(ctx, v1460.1);
                        if let Some(v1466) = v1465 {
                            let v1463 = &C::icmp_zero_cond_not_eq(ctx, v1459);
                            if let Some(v1464) = v1463 {
                                let v1467 = C::put_in_reg(ctx, v1460.0);
                                let v389 = &constructor_vector_size(ctx, v3);
                                let v1468 = constructor_cmeq0(ctx, v1467, v389);
                                let v1469 = constructor_not(ctx, v1468, v389);
                                let v1470 = C::value_reg(ctx, v1469);
                                let v1471 = C::output(ctx, v1470);
                                let v1472 = Some(v1471);
                                // Rule at src/isa/aarch64/lower.isle line 1937.
                                return v1472;
                            }
                            let v1473 = &C::icmp_zero_cond(ctx, v1459);
                            if let Some(v1474) = v1473 {
                                let v1467 = C::put_in_reg(ctx, v1460.0);
                                let v389 = &constructor_vector_size(ctx, v3);
                                let v1475 = constructor_int_cmp_zero(ctx, v1474, v1467, v389);
                                let v1476 = C::value_reg(ctx, v1475);
                                let v1477 = C::output(ctx, v1476);
                                let v1478 = Some(v1477);
                                // Rule at src/isa/aarch64/lower.isle line 1943.
                                return v1478;
                            }
                        }
                        let v1479 = C::zero_value(ctx, v1460.0);
                        if let Some(v1480) = v1479 {
                            let v1463 = &C::icmp_zero_cond_not_eq(ctx, v1459);
                            if let Some(v1464) = v1463 {
                                let v1481 = C::put_in_reg(ctx, v1460.1);
                                let v389 = &constructor_vector_size(ctx, v3);
                                let v1482 = constructor_cmeq0(ctx, v1481, v389);
                                let v1483 = constructor_not(ctx, v1482, v389);
                                let v1484 = C::value_reg(ctx, v1483);
                                let v1485 = C::output(ctx, v1484);
                                let v1486 = Some(v1485);
                                // Rule at src/isa/aarch64/lower.isle line 1949.
                                return v1486;
                            }
                            let v1473 = &C::icmp_zero_cond(ctx, v1459);
                            if let Some(v1474) = v1473 {
                                let v1481 = C::put_in_reg(ctx, v1460.1);
                                let v389 = &constructor_vector_size(ctx, v3);
                                let v1487 = constructor_int_cmp_zero_swap(ctx, v1474, v1481, v389);
                                let v1488 = C::value_reg(ctx, v1487);
                                let v1489 = C::output(ctx, v1488);
                                let v1490 = Some(v1489);
                                // Rule at src/isa/aarch64/lower.isle line 1955.
                                return v1490;
                            }
                        }
                    }
                }
                let v1460 = C::unpack_value_array_2(ctx, v1458);
                let v1491 = C::value_type(ctx, v1460.0);
                let v1493 =
                    constructor_lower_icmp_into_reg(ctx, v1459, v1460.0, v1460.1, v1491, I8);
                let v1494 = C::output(ctx, v1493);
                let v1495 = Some(v1494);
                // Rule at src/isa/aarch64/lower.isle line 1961.
                return v1495;
            }
        }
        &InstructionData::Load {
            opcode: ref v1885,
            arg: v1886,
            flags: v1887,
            offset: v1888,
        } => {
            match v1885 {
                &Opcode::Load => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1890 = &constructor_amode(ctx, I8, v1886, v1889);
                                let v1891 = constructor_aarch64_uload8(ctx, v1890, v1887);
                                let v1892 = constructor_output_reg(ctx, v1891);
                                let v1893 = Some(v1892);
                                // Rule at src/isa/aarch64/lower.isle line 2316.
                                return v1893;
                            }
                            I16 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1894 = &constructor_amode(ctx, I16, v1886, v1889);
                                let v1895 = constructor_aarch64_uload16(ctx, v1894, v1887);
                                let v1896 = constructor_output_reg(ctx, v1895);
                                let v1897 = Some(v1896);
                                // Rule at src/isa/aarch64/lower.isle line 2319.
                                return v1897;
                            }
                            I32 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1898 = &constructor_amode(ctx, I32, v1886, v1889);
                                let v1899 = constructor_aarch64_uload32(ctx, v1898, v1887);
                                let v1900 = constructor_output_reg(ctx, v1899);
                                let v1901 = Some(v1900);
                                // Rule at src/isa/aarch64/lower.isle line 2322.
                                return v1901;
                            }
                            I64 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1902 = &constructor_amode(ctx, I64, v1886, v1889);
                                let v1903 = constructor_aarch64_uload64(ctx, v1902, v1887);
                                let v1904 = constructor_output_reg(ctx, v1903);
                                let v1905 = Some(v1904);
                                // Rule at src/isa/aarch64/lower.isle line 2325.
                                return v1905;
                            }
                            I128 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1924 = &constructor_pair_amode(ctx, v1886, v1889);
                                let v1925 = constructor_aarch64_loadp64(ctx, v1924, v1887);
                                let v1926 = C::output(ctx, v1925);
                                let v1927 = Some(v1926);
                                // Rule at src/isa/aarch64/lower.isle line 2340.
                                return v1927;
                            }
                            F16 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1907 = &constructor_amode(ctx, F16, v1886, v1889);
                                let v1908 = constructor_aarch64_fpuload16(ctx, v1907, v1887);
                                let v1909 = constructor_output_reg(ctx, v1908);
                                let v1910 = Some(v1909);
                                // Rule at src/isa/aarch64/lower.isle line 2328.
                                return v1910;
                            }
                            F32 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1911 = &constructor_amode(ctx, F32, v1886, v1889);
                                let v1912 = constructor_aarch64_fpuload32(ctx, v1911, v1887);
                                let v1913 = constructor_output_reg(ctx, v1912);
                                let v1914 = Some(v1913);
                                // Rule at src/isa/aarch64/lower.isle line 2331.
                                return v1914;
                            }
                            F64 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                                let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                                let v1917 = constructor_output_reg(ctx, v1916);
                                let v1918 = Some(v1917);
                                // Rule at src/isa/aarch64/lower.isle line 2334.
                                return v1918;
                            }
                            F128 => {
                                let v1889 = C::offset32_to_i32(ctx, v1888);
                                let v1920 = &constructor_amode(ctx, F128, v1886, v1889);
                                let v1921 = constructor_aarch64_fpuload128(ctx, v1920, v1887);
                                let v1922 = constructor_output_reg(ctx, v1921);
                                let v1923 = Some(v1922);
                                // Rule at src/isa/aarch64/lower.isle line 2337.
                                return v1923;
                            }
                            _ => {}
                        }
                        let v1928 = C::ty_vec64(ctx, v3);
                        if let Some(v1929) = v1928 {
                            let v1889 = C::offset32_to_i32(ctx, v1888);
                            let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                            let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                            let v1917 = constructor_output_reg(ctx, v1916);
                            let v1918 = Some(v1917);
                            // Rule at src/isa/aarch64/lower.isle line 2343.
                            return v1918;
                        }
                        let v1935 = C::ty_dyn_vec64(ctx, v3);
                        if let Some(v1936) = v1935 {
                            let v1889 = C::offset32_to_i32(ctx, v1888);
                            let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                            let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                            let v1917 = constructor_output_reg(ctx, v1916);
                            let v1918 = Some(v1917);
                            // Rule at src/isa/aarch64/lower.isle line 2351.
                            return v1918;
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v1889 = C::offset32_to_i32(ctx, v1888);
                            let v1931 = &constructor_amode(ctx, I8X16, v1886, v1889);
                            let v1932 = constructor_aarch64_fpuload128(ctx, v1931, v1887);
                            let v1933 = constructor_output_reg(ctx, v1932);
                            let v1934 = Some(v1933);
                            // Rule at src/isa/aarch64/lower.isle line 2347.
                            return v1934;
                        }
                        let v1937 = C::ty_dyn_vec128(ctx, v3);
                        if let Some(v1938) = v1937 {
                            let v1889 = C::offset32_to_i32(ctx, v1888);
                            let v1931 = &constructor_amode(ctx, I8X16, v1886, v1889);
                            let v1932 = constructor_aarch64_fpuload128(ctx, v1931, v1887);
                            let v1933 = constructor_output_reg(ctx, v1932);
                            let v1934 = Some(v1933);
                            // Rule at src/isa/aarch64/lower.isle line 2355.
                            return v1934;
                        }
                    }
                }
                &Opcode::Uload8 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1890 = &constructor_amode(ctx, I8, v1886, v1889);
                    let v1891 = constructor_aarch64_uload8(ctx, v1890, v1887);
                    let v1892 = constructor_output_reg(ctx, v1891);
                    let v1893 = Some(v1892);
                    // Rule at src/isa/aarch64/lower.isle line 2360.
                    return v1893;
                }
                &Opcode::Sload8 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1890 = &constructor_amode(ctx, I8, v1886, v1889);
                    let v1939 = constructor_aarch64_sload8(ctx, v1890, v1887);
                    let v1940 = constructor_output_reg(ctx, v1939);
                    let v1941 = Some(v1940);
                    // Rule at src/isa/aarch64/lower.isle line 2363.
                    return v1941;
                }
                &Opcode::Uload16 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1894 = &constructor_amode(ctx, I16, v1886, v1889);
                    let v1895 = constructor_aarch64_uload16(ctx, v1894, v1887);
                    let v1896 = constructor_output_reg(ctx, v1895);
                    let v1897 = Some(v1896);
                    // Rule at src/isa/aarch64/lower.isle line 2366.
                    return v1897;
                }
                &Opcode::Sload16 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1894 = &constructor_amode(ctx, I16, v1886, v1889);
                    let v1942 = constructor_aarch64_sload16(ctx, v1894, v1887);
                    let v1943 = constructor_output_reg(ctx, v1942);
                    let v1944 = Some(v1943);
                    // Rule at src/isa/aarch64/lower.isle line 2369.
                    return v1944;
                }
                &Opcode::Uload32 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1898 = &constructor_amode(ctx, I32, v1886, v1889);
                    let v1899 = constructor_aarch64_uload32(ctx, v1898, v1887);
                    let v1900 = constructor_output_reg(ctx, v1899);
                    let v1901 = Some(v1900);
                    // Rule at src/isa/aarch64/lower.isle line 2372.
                    return v1901;
                }
                &Opcode::Sload32 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1898 = &constructor_amode(ctx, I32, v1886, v1889);
                    let v1945 = constructor_aarch64_sload32(ctx, v1898, v1887);
                    let v1946 = constructor_output_reg(ctx, v1945);
                    let v1947 = Some(v1946);
                    // Rule at src/isa/aarch64/lower.isle line 2375.
                    return v1947;
                }
                &Opcode::Uload8x8 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                    let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                    let v1952 = constructor_vec_extend(
                        ctx,
                        &VecExtendOp::Uxtl,
                        v1916,
                        false,
                        &ScalarSize::Size16,
                    );
                    let v1953 = constructor_output_reg(ctx, v1952);
                    let v1954 = Some(v1953);
                    // Rule at src/isa/aarch64/lower.isle line 2385.
                    return v1954;
                }
                &Opcode::Sload8x8 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                    let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                    let v1949 = constructor_vec_extend(
                        ctx,
                        &VecExtendOp::Sxtl,
                        v1916,
                        false,
                        &ScalarSize::Size16,
                    );
                    let v1950 = constructor_output_reg(ctx, v1949);
                    let v1951 = Some(v1950);
                    // Rule at src/isa/aarch64/lower.isle line 2379.
                    return v1951;
                }
                &Opcode::Uload16x4 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                    let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                    let v1958 = constructor_vec_extend(
                        ctx,
                        &VecExtendOp::Uxtl,
                        v1916,
                        false,
                        &ScalarSize::Size32,
                    );
                    let v1959 = constructor_output_reg(ctx, v1958);
                    let v1960 = Some(v1959);
                    // Rule at src/isa/aarch64/lower.isle line 2397.
                    return v1960;
                }
                &Opcode::Sload16x4 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                    let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                    let v1955 = constructor_vec_extend(
                        ctx,
                        &VecExtendOp::Sxtl,
                        v1916,
                        false,
                        &ScalarSize::Size32,
                    );
                    let v1956 = constructor_output_reg(ctx, v1955);
                    let v1957 = Some(v1956);
                    // Rule at src/isa/aarch64/lower.isle line 2391.
                    return v1957;
                }
                &Opcode::Uload32x2 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                    let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                    let v1964 = constructor_vec_extend(
                        ctx,
                        &VecExtendOp::Uxtl,
                        v1916,
                        false,
                        &ScalarSize::Size64,
                    );
                    let v1965 = constructor_output_reg(ctx, v1964);
                    let v1966 = Some(v1965);
                    // Rule at src/isa/aarch64/lower.isle line 2409.
                    return v1966;
                }
                &Opcode::Sload32x2 => {
                    let v1889 = C::offset32_to_i32(ctx, v1888);
                    let v1915 = &constructor_amode(ctx, F64, v1886, v1889);
                    let v1916 = constructor_aarch64_fpuload64(ctx, v1915, v1887);
                    let v1961 = constructor_vec_extend(
                        ctx,
                        &VecExtendOp::Sxtl,
                        v1916,
                        false,
                        &ScalarSize::Size64,
                    );
                    let v1962 = constructor_output_reg(ctx, v1961);
                    let v1963 = Some(v1962);
                    // Rule at src/isa/aarch64/lower.isle line 2403.
                    return v1963;
                }
                _ => {}
            }
        }
        &InstructionData::LoadNoOffset {
            opcode: ref v1623,
            arg: v1624,
            flags: v1625,
        } => {
            match v1623 {
                &Opcode::Bitcast => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v2036 = C::ty_float_or_vec(ctx, v3);
                        if let Some(v2037) = v2036 {
                            let v2038 = C::value_type(ctx, v1624);
                            let v2039 = C::ty_float_or_vec(ctx, v2038);
                            if let Some(v2040) = v2039 {
                                let v2041 = constructor_output_value(ctx, v1624);
                                let v2042 = Some(v2041);
                                // Rule at src/isa/aarch64/lower.isle line 2500.
                                return v2042;
                            }
                            if v2038 == I128 {
                                let v2043 = C::put_in_regs(ctx, v1624);
                                let v2044 = C::value_regs_get(ctx, v2043, 0x0);
                                let v2045 = constructor_mov_to_fpu(ctx, v2044, &ScalarSize::Size64);
                                let v2046 = C::put_in_regs(ctx, v1624);
                                let v2047 = C::value_regs_get(ctx, v2046, 0x1);
                                let v2048 = constructor_mov_to_vec(
                                    ctx,
                                    v2045,
                                    v2047,
                                    0x1,
                                    &VectorSize::Size64x2,
                                );
                                let v2049 = constructor_output_reg(ctx, v2048);
                                let v2050 = Some(v2049);
                                // Rule at src/isa/aarch64/lower.isle line 2504.
                                return v2050;
                            }
                        }
                        if v3 == I128 {
                            let v2038 = C::value_type(ctx, v1624);
                            let v2039 = C::ty_float_or_vec(ctx, v2038);
                            if let Some(v2040) = v2039 {
                                let v1626 = C::put_in_reg(ctx, v1624);
                                let v2051 =
                                    constructor_mov_from_vec(ctx, v1626, 0x0, &ScalarSize::Size64);
                                let v2052 = C::put_in_reg(ctx, v1624);
                                let v2053 =
                                    constructor_mov_from_vec(ctx, v2052, 0x1, &ScalarSize::Size64);
                                let v2054 = C::value_regs(ctx, v2051, v2053);
                                let v2055 = C::output(ctx, v2054);
                                let v2056 = Some(v2055);
                                // Rule at src/isa/aarch64/lower.isle line 2508.
                                return v2056;
                            }
                        }
                        if let Some(v2037) = v2036 {
                            let v2038 = C::value_type(ctx, v1624);
                            let v2057 = C::ty_int_ref_scalar_64(ctx, v2038);
                            if let Some(v2058) = v2057 {
                                let v1626 = C::put_in_reg(ctx, v1624);
                                let v2059 = &constructor_scalar_size(ctx, v2038);
                                let v2060 = constructor_mov_to_fpu(ctx, v1626, v2059);
                                let v2061 = constructor_output_reg(ctx, v2060);
                                let v2062 = Some(v2061);
                                // Rule at src/isa/aarch64/lower.isle line 2512.
                                return v2062;
                            }
                        }
                        let v1385 = C::ty_int_ref_scalar_64(ctx, v3);
                        if let Some(v1386) = v1385 {
                            let v2038 = C::value_type(ctx, v1624);
                            let v2063 = C::fits_in_64(ctx, v2038);
                            if let Some(v2064) = v2063 {
                                let v2065 = C::ty_float_or_vec(ctx, v2064);
                                if let Some(v2066) = v2065 {
                                    let v1626 = C::put_in_reg(ctx, v1624);
                                    let v2067 = &constructor_scalar_size(ctx, v3);
                                    let v2068 = constructor_mov_from_vec(ctx, v1626, 0x0, v2067);
                                    let v2069 = constructor_output_reg(ctx, v2068);
                                    let v2070 = Some(v2069);
                                    // Rule at src/isa/aarch64/lower.isle line 2517.
                                    return v2070;
                                }
                            }
                            let v2057 = C::ty_int_ref_scalar_64(ctx, v2038);
                            if let Some(v2058) = v2057 {
                                let v2041 = constructor_output_value(ctx, v1624);
                                let v2042 = Some(v2041);
                                // Rule at src/isa/aarch64/lower.isle line 2522.
                                return v2042;
                            }
                        }
                        if v3 == I128 {
                            let v2038 = C::value_type(ctx, v1624);
                            if v2038 == I128 {
                                let v2041 = constructor_output_value(ctx, v1624);
                                let v2042 = Some(v2041);
                                // Rule at src/isa/aarch64/lower.isle line 2526.
                                return v2042;
                            }
                        }
                    }
                }
                &Opcode::AtomicLoad => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v1621 = C::valid_atomic_transaction(ctx, v3);
                        if let Some(v1622) = v1621 {
                            let v1626 = C::put_in_reg(ctx, v1624);
                            let v1627 = constructor_load_acquire(ctx, v1622, v1625, v1626);
                            let v1628 = constructor_output_reg(ctx, v1627);
                            let v1629 = Some(v1628);
                            // Rule at src/isa/aarch64/lower.isle line 2087.
                            return v1629;
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::MultiAry {
            opcode: ref v1876,
            args: v1877,
        } => {
            if let &Opcode::Return = v1876 {
                let v1878 = C::value_list_slice(ctx, v1877);
                let v1879 = constructor_lower_return(ctx, v1878);
                let v1880 = Some(v1879);
                // Rule at src/isa/aarch64/lower.isle line 2303.
                return v1880;
            }
        }
        &InstructionData::NullAry { opcode: ref v37 } => {
            match v37 {
                &Opcode::Debugtrap => {
                    let v1822 = &constructor_brk(ctx);
                    let v1823 = constructor_side_effect(ctx, v1822);
                    let v1824 = Some(v1823);
                    // Rule at src/isa/aarch64/lower.isle line 2268.
                    return v1824;
                }
                &Opcode::GetPinnedReg => {
                    let v2029 = C::preg_pinned(ctx);
                    let v2030 = constructor_mov_from_preg(ctx, v2029);
                    let v2031 = constructor_output_reg(ctx, v2030);
                    let v2032 = Some(v2031);
                    // Rule at src/isa/aarch64/lower.isle line 2491.
                    return v2032;
                }
                &Opcode::GetFramePointer => {
                    let v1847 = constructor_aarch64_fp(ctx);
                    let v1848 = constructor_output_reg(ctx, v1847);
                    let v1849 = Some(v1848);
                    // Rule at src/isa/aarch64/lower.isle line 2283.
                    return v1849;
                }
                &Opcode::GetStackPointer => {
                    let v1850 = constructor_aarch64_sp(ctx);
                    let v1851 = constructor_output_reg(ctx, v1850);
                    let v1852 = Some(v1851);
                    // Rule at src/isa/aarch64/lower.isle line 2286.
                    return v1852;
                }
                &Opcode::GetReturnAddress => {
                    let v1853 = constructor_aarch64_link(ctx);
                    let v1854 = constructor_output_reg(ctx, v1853);
                    let v1855 = Some(v1854);
                    // Rule at src/isa/aarch64/lower.isle line 2289.
                    return v1855;
                }
                &Opcode::Nop => {
                    let v38 = C::invalid_reg(ctx);
                    let v39 = constructor_output_reg(ctx, v38);
                    let v40 = Some(v39);
                    // Rule at src/isa/aarch64/lower.isle line 43.
                    return v40;
                }
                &Opcode::Fence => {
                    let v1819 = &constructor_aarch64_fence(ctx);
                    let v1820 = constructor_side_effect(ctx, v1819);
                    let v1821 = Some(v1820);
                    // Rule at src/isa/aarch64/lower.isle line 2263.
                    return v1821;
                }
                _ => {}
            }
        }
        &InstructionData::Shuffle {
            opcode: ref v165,
            args: ref v166,
            imm: v167,
        } => {
            if let &Opcode::Shuffle = v165 {
                let v171 = C::shuffle_dup8_from_imm(ctx, v167);
                if let Some(v172) = v171 {
                    let v168 = C::unpack_value_array_2(ctx, v166);
                    let v173 = C::put_in_reg(ctx, v168.0);
                    let v175 = constructor_vec_dup_from_fpu(ctx, v173, &VectorSize::Size8x16, v172);
                    let v176 = constructor_output_reg(ctx, v175);
                    let v177 = Some(v176);
                    // Rule at src/isa/aarch64/lower.isle line 131.
                    return v177;
                }
                let v178 = C::shuffle_dup16_from_imm(ctx, v167);
                if let Some(v179) = v178 {
                    let v168 = C::unpack_value_array_2(ctx, v166);
                    let v173 = C::put_in_reg(ctx, v168.0);
                    let v181 = constructor_vec_dup_from_fpu(ctx, v173, &VectorSize::Size16x8, v179);
                    let v182 = constructor_output_reg(ctx, v181);
                    let v183 = Some(v182);
                    // Rule at src/isa/aarch64/lower.isle line 133.
                    return v183;
                }
                let v184 = C::shuffle_dup32_from_imm(ctx, v167);
                if let Some(v185) = v184 {
                    let v168 = C::unpack_value_array_2(ctx, v166);
                    let v173 = C::put_in_reg(ctx, v168.0);
                    let v187 = constructor_vec_dup_from_fpu(ctx, v173, &VectorSize::Size32x4, v185);
                    let v188 = constructor_output_reg(ctx, v187);
                    let v189 = Some(v188);
                    // Rule at src/isa/aarch64/lower.isle line 135.
                    return v189;
                }
                let v190 = C::shuffle_dup64_from_imm(ctx, v167);
                if let Some(v191) = v190 {
                    let v168 = C::unpack_value_array_2(ctx, v166);
                    let v173 = C::put_in_reg(ctx, v168.0);
                    let v193 = constructor_vec_dup_from_fpu(ctx, v173, &VectorSize::Size64x2, v191);
                    let v194 = constructor_output_reg(ctx, v193);
                    let v195 = Some(v194);
                    // Rule at src/isa/aarch64/lower.isle line 137.
                    return v195;
                }
                let v196 = C::vec_extract_imm4_from_immediate(ctx, v167);
                if let Some(v197) = v196 {
                    let v168 = C::unpack_value_array_2(ctx, v166);
                    let v173 = C::put_in_reg(ctx, v168.0);
                    let v198 = C::put_in_reg(ctx, v168.1);
                    let v199 = constructor_vec_extract(ctx, v173, v198, v197);
                    let v200 = constructor_output_reg(ctx, v199);
                    let v201 = Some(v200);
                    // Rule at src/isa/aarch64/lower.isle line 156.
                    return v201;
                }
                let v202 = C::u128_from_immediate(ctx, v167);
                if let Some(v203) = v202 {
                    match v203 {
                        0x8090A0B0C0D0E0F0001020304050607 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v273 = constructor_rev64(ctx, v173, &VectorSize::Size8x16);
                            let v274 = constructor_output_reg(ctx, v273);
                            let v275 = Some(v274);
                            // Rule at src/isa/aarch64/lower.isle line 232.
                            return v275;
                        }
                        0x9080B0A0D0C0F0E0100030205040706 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v276 = constructor_rev64(ctx, v173, &VectorSize::Size16x8);
                            let v277 = constructor_output_reg(ctx, v276);
                            let v278 = Some(v277);
                            // Rule at src/isa/aarch64/lower.isle line 234.
                            return v278;
                        }
                        0xB0A09080F0E0D0C0302010007060504 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v279 = constructor_rev64(ctx, v173, &VectorSize::Size32x4);
                            let v280 = constructor_output_reg(ctx, v279);
                            let v281 = Some(v280);
                            // Rule at src/isa/aarch64/lower.isle line 236.
                            return v281;
                        }
                        0xC0D0E0F08090A0B0405060700010203 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v267 = constructor_rev32(ctx, v173, &VectorSize::Size8x16);
                            let v268 = constructor_output_reg(ctx, v267);
                            let v269 = Some(v268);
                            // Rule at src/isa/aarch64/lower.isle line 228.
                            return v269;
                        }
                        0xD0C0F0E09080B0A0504070601000302 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v270 = constructor_rev32(ctx, v173, &VectorSize::Size16x8);
                            let v271 = constructor_output_reg(ctx, v270);
                            let v272 = Some(v271);
                            // Rule at src/isa/aarch64/lower.isle line 230.
                            return v272;
                        }
                        0xE0F0C0D0A0B08090607040502030001 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v264 = constructor_rev16(ctx, v173, &VectorSize::Size8x16);
                            let v265 = constructor_output_reg(ctx, v264);
                            let v266 = Some(v265);
                            // Rule at src/isa/aarch64/lower.isle line 226.
                            return v266;
                        }
                        0x17071606150514041303120211011000 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v228 = constructor_vec_zip1(ctx, v173, v198, &VectorSize::Size8x16);
                            let v229 = constructor_output_reg(ctx, v228);
                            let v230 = Some(v229);
                            // Rule at src/isa/aarch64/lower.isle line 188.
                            return v230;
                        }
                        0x17160706151405041312030211100100 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v234 = constructor_vec_zip1(ctx, v173, v198, &VectorSize::Size16x8);
                            let v235 = constructor_output_reg(ctx, v234);
                            let v236 = Some(v235);
                            // Rule at src/isa/aarch64/lower.isle line 192.
                            return v236;
                        }
                        0x17161514070605041312111003020100 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v240 = constructor_vec_zip1(ctx, v173, v198, &VectorSize::Size32x4);
                            let v241 = constructor_output_reg(ctx, v240);
                            let v242 = Some(v241);
                            // Rule at src/isa/aarch64/lower.isle line 196.
                            return v242;
                        }
                        0x17161514131211100706050403020100 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v222 = constructor_vec_uzp1(ctx, v173, v198, &VectorSize::Size64x2);
                            let v223 = constructor_output_reg(ctx, v222);
                            let v224 = Some(v223);
                            // Rule at src/isa/aarch64/lower.isle line 181.
                            return v224;
                        }
                        0x1B1A19180B0A09081312111003020100 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v258 = constructor_vec_trn1(ctx, v173, v198, &VectorSize::Size32x4);
                            let v259 = constructor_output_reg(ctx, v258);
                            let v260 = Some(v259);
                            // Rule at src/isa/aarch64/lower.isle line 214.
                            return v260;
                        }
                        0x1B1A1918131211100B0A090803020100 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v216 = constructor_vec_uzp1(ctx, v173, v198, &VectorSize::Size32x4);
                            let v217 = constructor_output_reg(ctx, v216);
                            let v218 = Some(v217);
                            // Rule at src/isa/aarch64/lower.isle line 177.
                            return v218;
                        }
                        0x1D1C0D0C191809081514050411100100 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v252 = constructor_vec_trn1(ctx, v173, v198, &VectorSize::Size16x8);
                            let v253 = constructor_output_reg(ctx, v252);
                            let v254 = Some(v253);
                            // Rule at src/isa/aarch64/lower.isle line 210.
                            return v254;
                        }
                        0x1D1C1918151411100D0C090805040100 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v210 = constructor_vec_uzp1(ctx, v173, v198, &VectorSize::Size16x8);
                            let v211 = constructor_output_reg(ctx, v210);
                            let v212 = Some(v211);
                            // Rule at src/isa/aarch64/lower.isle line 173.
                            return v212;
                        }
                        0x1E0E1C0C1A0A18081606140412021000 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v246 = constructor_vec_trn1(ctx, v173, v198, &VectorSize::Size8x16);
                            let v247 = constructor_output_reg(ctx, v246);
                            let v248 = Some(v247);
                            // Rule at src/isa/aarch64/lower.isle line 206.
                            return v248;
                        }
                        0x1E1C1A18161412100E0C0A0806040200 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v204 = constructor_vec_uzp1(ctx, v173, v198, &VectorSize::Size8x16);
                            let v205 = constructor_output_reg(ctx, v204);
                            let v206 = Some(v205);
                            // Rule at src/isa/aarch64/lower.isle line 169.
                            return v206;
                        }
                        0x1F0F1D0D1B0B19091707150513031101 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v249 = constructor_vec_trn2(ctx, v173, v198, &VectorSize::Size8x16);
                            let v250 = constructor_output_reg(ctx, v249);
                            let v251 = Some(v250);
                            // Rule at src/isa/aarch64/lower.isle line 208.
                            return v251;
                        }
                        0x1F0F1E0E1D0D1C0C1B0B1A0A19091808 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v231 = constructor_vec_zip2(ctx, v173, v198, &VectorSize::Size8x16);
                            let v232 = constructor_output_reg(ctx, v231);
                            let v233 = Some(v232);
                            // Rule at src/isa/aarch64/lower.isle line 190.
                            return v233;
                        }
                        0x1F1D1B19171513110F0D0B0907050301 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v207 = constructor_vec_uzp2(ctx, v173, v198, &VectorSize::Size8x16);
                            let v208 = constructor_output_reg(ctx, v207);
                            let v209 = Some(v208);
                            // Rule at src/isa/aarch64/lower.isle line 171.
                            return v209;
                        }
                        0x1F1E0F0E1B1A0B0A1716070613120302 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v255 = constructor_vec_trn2(ctx, v173, v198, &VectorSize::Size16x8);
                            let v256 = constructor_output_reg(ctx, v255);
                            let v257 = Some(v256);
                            // Rule at src/isa/aarch64/lower.isle line 212.
                            return v257;
                        }
                        0x1F1E0F0E1D1C0D0C1B1A0B0A19180908 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v237 = constructor_vec_zip2(ctx, v173, v198, &VectorSize::Size16x8);
                            let v238 = constructor_output_reg(ctx, v237);
                            let v239 = Some(v238);
                            // Rule at src/isa/aarch64/lower.isle line 194.
                            return v239;
                        }
                        0x1F1E1B1A171613120F0E0B0A07060302 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v213 = constructor_vec_uzp2(ctx, v173, v198, &VectorSize::Size16x8);
                            let v214 = constructor_output_reg(ctx, v213);
                            let v215 = Some(v214);
                            // Rule at src/isa/aarch64/lower.isle line 175.
                            return v215;
                        }
                        0x1F1E1D1C0F0E0D0C1716151407060504 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v261 = constructor_vec_trn2(ctx, v173, v198, &VectorSize::Size32x4);
                            let v262 = constructor_output_reg(ctx, v261);
                            let v263 = Some(v262);
                            // Rule at src/isa/aarch64/lower.isle line 216.
                            return v263;
                        }
                        0x1F1E1D1C0F0E0D0C1B1A19180B0A0908 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v243 = constructor_vec_zip2(ctx, v173, v198, &VectorSize::Size32x4);
                            let v244 = constructor_output_reg(ctx, v243);
                            let v245 = Some(v244);
                            // Rule at src/isa/aarch64/lower.isle line 198.
                            return v245;
                        }
                        0x1F1E1D1C171615140F0E0D0C07060504 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v219 = constructor_vec_uzp2(ctx, v173, v198, &VectorSize::Size32x4);
                            let v220 = constructor_output_reg(ctx, v219);
                            let v221 = Some(v220);
                            // Rule at src/isa/aarch64/lower.isle line 179.
                            return v221;
                        }
                        0x1F1E1D1C1B1A19180F0E0D0C0B0A0908 => {
                            let v168 = C::unpack_value_array_2(ctx, v166);
                            let v173 = C::put_in_reg(ctx, v168.0);
                            let v198 = C::put_in_reg(ctx, v168.1);
                            let v225 = constructor_vec_uzp2(ctx, v173, v198, &VectorSize::Size64x2);
                            let v226 = constructor_output_reg(ctx, v225);
                            let v227 = Some(v226);
                            // Rule at src/isa/aarch64/lower.isle line 183.
                            return v227;
                        }
                        _ => {}
                    }
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v282 = constructor_constant_f128(ctx, v203);
                        let v168 = C::unpack_value_array_2(ctx, v166);
                        let v283 = C::put_in_reg(ctx, v168.0);
                        let v284 = C::put_in_reg(ctx, v168.1);
                        let v3 = C::value_type(ctx, v2);
                        let v285 = constructor_vec_tbl2(ctx, v283, v284, v282, v3);
                        let v286 = constructor_output_reg(ctx, v285);
                        let v287 = Some(v286);
                        // Rule at src/isa/aarch64/lower.isle line 239.
                        return v287;
                    }
                }
            }
        }
        &InstructionData::StackLoad {
            opcode: ref v2109,
            stack_slot: v2110,
            offset: v2111,
        } => {
            if let &Opcode::StackAddr = v2109 {
                let v2112 = constructor_compute_stack_addr(ctx, v2110, v2111);
                let v2113 = constructor_output_reg(ctx, v2112);
                let v2114 = Some(v2113);
                // Rule at src/isa/aarch64/lower.isle line 2559.
                return v2114;
            }
        }
        &InstructionData::Store {
            opcode: ref v1967,
            args: ref v1968,
            flags: v1969,
            offset: v1970,
        } => {
            match v1967 {
                &Opcode::Store => {
                    let v1971 = C::unpack_value_array_2(ctx, v1968);
                    let v1974 = C::value_type(ctx, v1971.0);
                    match v1974 {
                        I8 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v1976 = &constructor_amode(ctx, I8, v1971.1, v1975);
                            let v1977 = C::put_in_reg(ctx, v1971.0);
                            let v1978 = &constructor_aarch64_store8(ctx, v1976, v1969, v1977);
                            let v1979 = constructor_side_effect(ctx, v1978);
                            let v1980 = Some(v1979);
                            // Rule at src/isa/aarch64/lower.isle line 2418.
                            return v1980;
                        }
                        I16 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v1981 = &constructor_amode(ctx, I16, v1971.1, v1975);
                            let v1977 = C::put_in_reg(ctx, v1971.0);
                            let v1982 = &constructor_aarch64_store16(ctx, v1981, v1969, v1977);
                            let v1983 = constructor_side_effect(ctx, v1982);
                            let v1984 = Some(v1983);
                            // Rule at src/isa/aarch64/lower.isle line 2422.
                            return v1984;
                        }
                        I32 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v1985 = &constructor_amode(ctx, I32, v1971.1, v1975);
                            let v1977 = C::put_in_reg(ctx, v1971.0);
                            let v1986 = &constructor_aarch64_store32(ctx, v1985, v1969, v1977);
                            let v1987 = constructor_side_effect(ctx, v1986);
                            let v1988 = Some(v1987);
                            // Rule at src/isa/aarch64/lower.isle line 2426.
                            return v1988;
                        }
                        I64 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v1989 = &constructor_amode(ctx, I64, v1971.1, v1975);
                            let v1977 = C::put_in_reg(ctx, v1971.0);
                            let v1990 = &constructor_aarch64_store64(ctx, v1989, v1969, v1977);
                            let v1991 = constructor_side_effect(ctx, v1990);
                            let v1992 = Some(v1991);
                            // Rule at src/isa/aarch64/lower.isle line 2430.
                            return v1992;
                        }
                        I128 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v2009 = &constructor_pair_amode(ctx, v1971.1, v1975);
                            let v2010 = C::put_in_regs(ctx, v1971.0);
                            let v2011 = C::value_regs_get(ctx, v2010, 0x0);
                            let v2012 = C::put_in_regs(ctx, v1971.0);
                            let v2013 = C::value_regs_get(ctx, v2012, 0x1);
                            let v2014 =
                                &constructor_aarch64_storep64(ctx, v2009, v1969, v2011, v2013);
                            let v2015 = constructor_side_effect(ctx, v2014);
                            let v2016 = Some(v2015);
                            // Rule at src/isa/aarch64/lower.isle line 2465.
                            return v2016;
                        }
                        F16 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v1993 = &constructor_amode(ctx, F16, v1971.1, v1975);
                            let v1977 = C::put_in_reg(ctx, v1971.0);
                            let v1994 = &constructor_aarch64_fpustore16(ctx, v1993, v1969, v1977);
                            let v1995 = constructor_side_effect(ctx, v1994);
                            let v1996 = Some(v1995);
                            // Rule at src/isa/aarch64/lower.isle line 2448.
                            return v1996;
                        }
                        F32 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v1997 = &constructor_amode(ctx, F32, v1971.1, v1975);
                            let v1977 = C::put_in_reg(ctx, v1971.0);
                            let v1998 = &constructor_aarch64_fpustore32(ctx, v1997, v1969, v1977);
                            let v1999 = constructor_side_effect(ctx, v1998);
                            let v2000 = Some(v1999);
                            // Rule at src/isa/aarch64/lower.isle line 2452.
                            return v2000;
                        }
                        F64 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v2001 = &constructor_amode(ctx, F64, v1971.1, v1975);
                            let v1977 = C::put_in_reg(ctx, v1971.0);
                            let v2002 = &constructor_aarch64_fpustore64(ctx, v2001, v1969, v1977);
                            let v2003 = constructor_side_effect(ctx, v2002);
                            let v2004 = Some(v2003);
                            // Rule at src/isa/aarch64/lower.isle line 2456.
                            return v2004;
                        }
                        F128 => {
                            let v1975 = C::offset32_to_i32(ctx, v1970);
                            let v2005 = &constructor_amode(ctx, F128, v1971.1, v1975);
                            let v1977 = C::put_in_reg(ctx, v1971.0);
                            let v2006 = &constructor_aarch64_fpustore128(ctx, v2005, v1969, v1977);
                            let v2007 = constructor_side_effect(ctx, v2006);
                            let v2008 = Some(v2007);
                            // Rule at src/isa/aarch64/lower.isle line 2460.
                            return v2008;
                        }
                        _ => {}
                    }
                    let v2017 = C::ty_vec64(ctx, v1974);
                    if let Some(v2018) = v2017 {
                        let v1975 = C::offset32_to_i32(ctx, v1970);
                        let v2001 = &constructor_amode(ctx, F64, v1971.1, v1975);
                        let v1977 = C::put_in_reg(ctx, v1971.0);
                        let v2002 = &constructor_aarch64_fpustore64(ctx, v2001, v1969, v1977);
                        let v2003 = constructor_side_effect(ctx, v2002);
                        let v2004 = Some(v2003);
                        // Rule at src/isa/aarch64/lower.isle line 2472.
                        return v2004;
                    }
                    let v2025 = C::ty_dyn_vec64(ctx, v1974);
                    if let Some(v2026) = v2025 {
                        let v1975 = C::offset32_to_i32(ctx, v1970);
                        let v2001 = &constructor_amode(ctx, F64, v1971.1, v1975);
                        let v1977 = C::put_in_reg(ctx, v1971.0);
                        let v2002 = &constructor_aarch64_fpustore64(ctx, v2001, v1969, v1977);
                        let v2003 = constructor_side_effect(ctx, v2002);
                        let v2004 = Some(v2003);
                        // Rule at src/isa/aarch64/lower.isle line 2480.
                        return v2004;
                    }
                    let v2019 = C::ty_vec128(ctx, v1974);
                    if let Some(v2020) = v2019 {
                        let v1975 = C::offset32_to_i32(ctx, v1970);
                        let v2021 = &constructor_amode(ctx, I8X16, v1971.1, v1975);
                        let v1977 = C::put_in_reg(ctx, v1971.0);
                        let v2022 = &constructor_aarch64_fpustore128(ctx, v2021, v1969, v1977);
                        let v2023 = constructor_side_effect(ctx, v2022);
                        let v2024 = Some(v2023);
                        // Rule at src/isa/aarch64/lower.isle line 2476.
                        return v2024;
                    }
                    let v2027 = C::ty_dyn_vec128(ctx, v1974);
                    if let Some(v2028) = v2027 {
                        let v1975 = C::offset32_to_i32(ctx, v1970);
                        let v2021 = &constructor_amode(ctx, I8X16, v1971.1, v1975);
                        let v1977 = C::put_in_reg(ctx, v1971.0);
                        let v2022 = &constructor_aarch64_fpustore128(ctx, v2021, v1969, v1977);
                        let v2023 = constructor_side_effect(ctx, v2022);
                        let v2024 = Some(v2023);
                        // Rule at src/isa/aarch64/lower.isle line 2484.
                        return v2024;
                    }
                }
                &Opcode::Istore8 => {
                    let v1971 = C::unpack_value_array_2(ctx, v1968);
                    let v1975 = C::offset32_to_i32(ctx, v1970);
                    let v1976 = &constructor_amode(ctx, I8, v1971.1, v1975);
                    let v1977 = C::put_in_reg(ctx, v1971.0);
                    let v1978 = &constructor_aarch64_store8(ctx, v1976, v1969, v1977);
                    let v1979 = constructor_side_effect(ctx, v1978);
                    let v1980 = Some(v1979);
                    // Rule at src/isa/aarch64/lower.isle line 2435.
                    return v1980;
                }
                &Opcode::Istore16 => {
                    let v1971 = C::unpack_value_array_2(ctx, v1968);
                    let v1975 = C::offset32_to_i32(ctx, v1970);
                    let v1981 = &constructor_amode(ctx, I16, v1971.1, v1975);
                    let v1977 = C::put_in_reg(ctx, v1971.0);
                    let v1982 = &constructor_aarch64_store16(ctx, v1981, v1969, v1977);
                    let v1983 = constructor_side_effect(ctx, v1982);
                    let v1984 = Some(v1983);
                    // Rule at src/isa/aarch64/lower.isle line 2439.
                    return v1984;
                }
                &Opcode::Istore32 => {
                    let v1971 = C::unpack_value_array_2(ctx, v1968);
                    let v1975 = C::offset32_to_i32(ctx, v1970);
                    let v1985 = &constructor_amode(ctx, I32, v1971.1, v1975);
                    let v1977 = C::put_in_reg(ctx, v1971.0);
                    let v1986 = &constructor_aarch64_store32(ctx, v1985, v1969, v1977);
                    let v1987 = constructor_side_effect(ctx, v1986);
                    let v1988 = Some(v1987);
                    // Rule at src/isa/aarch64/lower.isle line 2443.
                    return v1988;
                }
                _ => {}
            }
        }
        &InstructionData::StoreNoOffset {
            opcode: ref v1630,
            args: ref v1631,
            flags: v1632,
        } => {
            if let &Opcode::AtomicStore = v1630 {
                let v1633 = C::unpack_value_array_2(ctx, v1631);
                let v1636 = C::value_type(ctx, v1633.0);
                let v1637 = C::valid_atomic_transaction(ctx, v1636);
                if let Some(v1638) = v1637 {
                    let v1639 = C::put_in_reg(ctx, v1633.0);
                    let v1640 = C::put_in_reg(ctx, v1633.1);
                    let v1641 = &constructor_store_release(ctx, v1638, v1632, v1639, v1640);
                    let v1642 = constructor_side_effect(ctx, v1641);
                    let v1643 = Some(v1642);
                    // Rule at src/isa/aarch64/lower.isle line 2092.
                    return v1643;
                }
            }
        }
        &InstructionData::Ternary {
            opcode: ref v570,
            args: ref v571,
        } => {
            match v570 {
                &Opcode::Select => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v572 = C::unpack_value_array_3(ctx, v571);
                        let v1501 = C::maybe_uextend(ctx, v572.0);
                        if let Some(v1502) = v1501 {
                            let v1503 = C::def_inst(ctx, v1502);
                            if let Some(v1504) = v1503 {
                                let v1505 = &C::inst_data(ctx, v1504);
                                match v1505 {
                                    &InstructionData::FloatCompare {
                                        opcode: ref v1520,
                                        args: ref v1521,
                                        cond: ref v1522,
                                    } => {
                                        if let &Opcode::Fcmp = v1520 {
                                            let v1527 = &C::fp_cond_code(ctx, v1522);
                                            let v1523 = C::unpack_value_array_2(ctx, v1521);
                                            let v1526 = C::value_type(ctx, v1523.0);
                                            let v1528 = &constructor_scalar_size(ctx, v1526);
                                            let v1529 = C::put_in_reg(ctx, v1523.0);
                                            let v1530 = C::put_in_reg(ctx, v1523.1);
                                            let v1531 =
                                                &constructor_fpu_cmp(ctx, v1528, v1529, v1530);
                                            let v3 = C::value_type(ctx, v2);
                                            let v1532 = constructor_lower_select(
                                                ctx, v1531, v1527, v3, v572.1, v572.2,
                                            );
                                            let v1533 = C::output(ctx, v1532);
                                            let v1534 = Some(v1533);
                                            // Rule at src/isa/aarch64/lower.isle line 1984.
                                            return v1534;
                                        }
                                    }
                                    &InstructionData::IntCompare {
                                        opcode: ref v1506,
                                        args: ref v1507,
                                        cond: ref v1508,
                                    } => {
                                        if let &Opcode::Icmp = v1506 {
                                            let v1509 = C::unpack_value_array_2(ctx, v1507);
                                            let v1512 = C::value_type(ctx, v1509.0);
                                            let v1513 = &constructor_lower_icmp_into_flags(
                                                ctx, v1508, v1509.0, v1509.1, v1512,
                                            );
                                            let v1514 = &constructor_flags_and_cc_flags(ctx, v1513);
                                            let v1515 = &constructor_flags_and_cc_cc(ctx, v1513);
                                            let v1516 = &C::cond_code(ctx, v1515);
                                            let v3 = C::value_type(ctx, v2);
                                            let v1517 = constructor_lower_select(
                                                ctx, v1514, v1516, v3, v572.1, v572.2,
                                            );
                                            let v1518 = C::output(ctx, v1517);
                                            let v1519 = Some(v1518);
                                            // Rule at src/isa/aarch64/lower.isle line 1971.
                                            return v1519;
                                        }
                                    }
                                    _ => {}
                                }
                            }
                        }
                        let v1535 = C::value_type(ctx, v572.0);
                        if v1535 == I8 {
                            let v1396 = C::put_in_reg(ctx, v572.0);
                            let v1537 = C::u64_into_imm_logic(ctx, I32, 0xFF);
                            let v1538 = &constructor_tst_imm(ctx, I32, v1396, v1537);
                            let v3 = C::value_type(ctx, v2);
                            let v1539 =
                                constructor_lower_select(ctx, v1538, &Cond::Ne, v3, v572.1, v572.2);
                            let v1540 = C::output(ctx, v1539);
                            let v1541 = Some(v1540);
                            // Rule at src/isa/aarch64/lower.isle line 1993.
                            return v1541;
                        }
                        let v1542 = C::fits_in_32(ctx, v1535);
                        if let Some(v1543) = v1542 {
                            let v1544 = constructor_put_in_reg_zext32(ctx, v572.0);
                            let v1545 = C::zero_reg(ctx);
                            let v1546 = &constructor_cmp(ctx, &OperandSize::Size32, v1544, v1545);
                            let v3 = C::value_type(ctx, v2);
                            let v1547 =
                                constructor_lower_select(ctx, v1546, &Cond::Ne, v3, v572.1, v572.2);
                            let v1548 = C::output(ctx, v1547);
                            let v1549 = Some(v1548);
                            // Rule at src/isa/aarch64/lower.isle line 1999.
                            return v1549;
                        }
                        let v1550 = C::fits_in_64(ctx, v1535);
                        if let Some(v1551) = v1550 {
                            let v1552 = constructor_put_in_reg_zext64(ctx, v572.0);
                            let v1545 = C::zero_reg(ctx);
                            let v1553 = &constructor_cmp(ctx, &OperandSize::Size64, v1552, v1545);
                            let v3 = C::value_type(ctx, v2);
                            let v1554 =
                                constructor_lower_select(ctx, v1553, &Cond::Ne, v3, v572.1, v572.2);
                            let v1555 = C::output(ctx, v1554);
                            let v1556 = Some(v1555);
                            // Rule at src/isa/aarch64/lower.isle line 2005.
                            return v1556;
                        }
                        if v1535 == I128 {
                            let v1557 = C::put_in_regs(ctx, v572.0);
                            let v1558 = C::value_regs_get(ctx, v1557, 0x0);
                            let v1559 = C::value_regs_get(ctx, v1557, 0x1);
                            let v1560 = constructor_orr(ctx, I64, v1558, v1559);
                            let v1147 = C::zero_reg(ctx);
                            let v1561 = &constructor_cmp(ctx, &OperandSize::Size64, v1560, v1147);
                            let v3 = C::value_type(ctx, v2);
                            let v1562 =
                                constructor_lower_select(ctx, v1561, &Cond::Ne, v3, v572.1, v572.2);
                            let v1563 = C::output(ctx, v1562);
                            let v1564 = Some(v1563);
                            // Rule at src/isa/aarch64/lower.isle line 2011.
                            return v1564;
                        }
                    }
                }
                &Opcode::SelectSpectreGuard => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v572 = C::unpack_value_array_3(ctx, v571);
                        let v1501 = C::maybe_uextend(ctx, v572.0);
                        if let Some(v1502) = v1501 {
                            let v1503 = C::def_inst(ctx, v1502);
                            if let Some(v1504) = v1503 {
                                let v1505 = &C::inst_data(ctx, v1504);
                                if let &InstructionData::IntCompare {
                                    opcode: ref v1506,
                                    args: ref v1507,
                                    cond: ref v1508,
                                } = v1505
                                {
                                    if let &Opcode::Icmp = v1506 {
                                        let v1509 = C::unpack_value_array_2(ctx, v1507);
                                        let v1512 = C::value_type(ctx, v1509.0);
                                        let v1513 = &constructor_lower_icmp_into_flags(
                                            ctx, v1508, v1509.0, v1509.1, v1512,
                                        );
                                        let v1514 = &constructor_flags_and_cc_flags(ctx, v1513);
                                        let v1515 = &constructor_flags_and_cc_cc(ctx, v1513);
                                        let v1516 = &C::cond_code(ctx, v1515);
                                        let v3 = C::value_type(ctx, v2);
                                        let v1517 = constructor_lower_select(
                                            ctx, v1514, v1516, v3, v572.1, v572.2,
                                        );
                                        let v1565 = &constructor_csdb(ctx);
                                        let v1566 = constructor_side_effect(ctx, v1565);
                                        let v1567 = C::output(ctx, v1517);
                                        let v1568 = Some(v1567);
                                        // Rule at src/isa/aarch64/lower.isle line 2022.
                                        return v1568;
                                    }
                                }
                            }
                        }
                        let v1535 = C::value_type(ctx, v572.0);
                        let v1550 = C::fits_in_64(ctx, v1535);
                        if let Some(v1551) = v1550 {
                            let v1552 = constructor_put_in_reg_zext64(ctx, v572.0);
                            let v1545 = C::zero_reg(ctx);
                            let v1553 = &constructor_cmp(ctx, &OperandSize::Size64, v1552, v1545);
                            let v3 = C::value_type(ctx, v2);
                            let v1554 =
                                constructor_lower_select(ctx, v1553, &Cond::Ne, v3, v572.1, v572.2);
                            let v1555 = C::output(ctx, v1554);
                            let v1556 = Some(v1555);
                            // Rule at src/isa/aarch64/lower.isle line 2036.
                            return v1556;
                        }
                        if v1535 == I128 {
                            let v1557 = C::put_in_regs(ctx, v572.0);
                            let v1558 = C::value_regs_get(ctx, v1557, 0x0);
                            let v1559 = C::value_regs_get(ctx, v1557, 0x1);
                            let v1560 = constructor_orr(ctx, I64, v1558, v1559);
                            let v1147 = C::zero_reg(ctx);
                            let v1561 = &constructor_cmp(ctx, &OperandSize::Size64, v1560, v1147);
                            let v3 = C::value_type(ctx, v2);
                            let v1562 =
                                constructor_lower_select(ctx, v1561, &Cond::Ne, v3, v572.1, v572.2);
                            let v1563 = C::output(ctx, v1562);
                            let v1564 = Some(v1563);
                            // Rule at src/isa/aarch64/lower.isle line 2042.
                            return v1564;
                        }
                    }
                }
                &Opcode::Bitselect => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v572 = C::unpack_value_array_3(ctx, v571);
                            let v1396 = C::put_in_reg(ctx, v572.0);
                            let v1397 = C::put_in_reg(ctx, v572.1);
                            let v1398 = C::put_in_reg(ctx, v572.2);
                            let v1399 = constructor_bsl(ctx, v727, v1396, v1397, v1398);
                            let v1400 = constructor_output_reg(ctx, v1399);
                            let v1401 = Some(v1400);
                            // Rule at src/isa/aarch64/lower.isle line 1888.
                            return v1401;
                        }
                        let v1385 = C::ty_int_ref_scalar_64(ctx, v3);
                        if let Some(v1386) = v1385 {
                            let v572 = C::unpack_value_array_3(ctx, v571);
                            let v1387 = C::put_in_reg(ctx, v572.1);
                            let v1388 = C::put_in_reg(ctx, v572.0);
                            let v1389 = constructor_and_reg(ctx, v3, v1387, v1388);
                            let v1390 = C::put_in_reg(ctx, v572.2);
                            let v1391 = C::put_in_reg(ctx, v572.0);
                            let v1392 = constructor_bic(ctx, v3, v1390, v1391);
                            let v1393 = constructor_orr(ctx, v3, v1389, v1392);
                            let v1394 = constructor_output_reg(ctx, v1393);
                            let v1395 = Some(v1394);
                            // Rule at src/isa/aarch64/lower.isle line 1882.
                            return v1395;
                        }
                    }
                }
                &Opcode::Fma => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v589 = &constructor_vector_size(ctx, v3);
                            let v572 = C::unpack_value_array_3(ctx, v571);
                            let v590 = constructor_lower_fmla(
                                ctx,
                                &VecALUModOp::Fmla,
                                v572.0,
                                v572.1,
                                v572.2,
                                v589,
                            );
                            let v591 = constructor_output_reg(ctx, v590);
                            let v592 = Some(v591);
                            // Rule at src/isa/aarch64/lower.isle line 550.
                            return v592;
                        }
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v572 = C::unpack_value_array_3(ctx, v571);
                            let v576 = &constructor_is_fneg(ctx, v572.0);
                            let v579 = constructor_is_fneg_neg(ctx, v576);
                            let v577 = &constructor_is_fneg(ctx, v572.1);
                            let v580 = constructor_is_fneg_neg(ctx, v577);
                            let v581 = C::u64_xor(ctx, v579, v580);
                            let v578 = &constructor_is_fneg(ctx, v572.2);
                            let v582 = constructor_is_fneg_neg(ctx, v578);
                            let v583 = constructor_get_fneg_value(ctx, v576);
                            let v584 = constructor_get_fneg_value(ctx, v577);
                            let v585 = constructor_get_fneg_value(ctx, v578);
                            let v586 =
                                constructor_fmadd_series(ctx, v443, v581, v582, v583, v584, v585);
                            let v587 = Some(v586);
                            // Rule at src/isa/aarch64/lower.isle line 542.
                            return v587;
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::TernaryImm8 {
            opcode: ref v2087,
            args: ref v2088,
            imm: v2089,
        } => {
            if let &Opcode::Insertlane = v2087 {
                let v2090 = C::unpack_value_array_2(ctx, v2088);
                let v2094 = C::value_type(ctx, v2090.1);
                let v2095 = C::ty_int(ctx, v2094);
                if let Some(v2096) = v2095 {
                    let v2098 = C::put_in_reg(ctx, v2090.0);
                    let v2099 = C::put_in_reg(ctx, v2090.1);
                    let v2093 = C::value_type(ctx, v2090.0);
                    let v2100 = &constructor_vector_size(ctx, v2093);
                    let v2097 = C::u8_from_uimm8(ctx, v2089);
                    let v2101 = constructor_mov_to_vec(ctx, v2098, v2099, v2097, v2100);
                    let v2102 = constructor_output_reg(ctx, v2101);
                    let v2103 = Some(v2102);
                    // Rule at src/isa/aarch64/lower.isle line 2547.
                    return v2103;
                }
                let v2104 = C::ty_scalar_float(ctx, v2094);
                if let Some(v2105) = v2104 {
                    let v2098 = C::put_in_reg(ctx, v2090.0);
                    let v2099 = C::put_in_reg(ctx, v2090.1);
                    let v2093 = C::value_type(ctx, v2090.0);
                    let v2100 = &constructor_vector_size(ctx, v2093);
                    let v2097 = C::u8_from_uimm8(ctx, v2089);
                    let v2106 = constructor_mov_vec_elem(ctx, v2098, v2099, v2097, 0x0, v2100);
                    let v2107 = constructor_output_reg(ctx, v2106);
                    let v2108 = Some(v2107);
                    // Rule at src/isa/aarch64/lower.isle line 2552.
                    return v2108;
                }
            }
        }
        &InstructionData::Trap {
            opcode: ref v1496,
            code: ref v1497,
        } => {
            if let &Opcode::Trap = v1496 {
                let v1498 = &constructor_udf(ctx, v1497);
                let v1499 = constructor_side_effect(ctx, v1498);
                let v1500 = Some(v1499);
                // Rule at src/isa/aarch64/lower.isle line 1966.
                return v1500;
            }
        }
        &InstructionData::Unary {
            opcode: ref v291,
            arg: v292,
        } => {
            match v291 {
                &Opcode::Splat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v925 = C::def_inst(ctx, v292);
                        if let Some(v926) = v925 {
                            let v927 = &C::inst_data(ctx, v926);
                            match v927 {
                                &InstructionData::Load {
                                    opcode: ref v960,
                                    arg: v961,
                                    flags: v962,
                                    offset: v963,
                                } => {
                                    if let &Opcode::Load = v960 {
                                        let v941 = C::is_sinkable_inst(ctx, v292);
                                        if let Some(v942) = v941 {
                                            let v3 = C::value_type(ctx, v2);
                                            let v1616 = C::lane_type(ctx, v3);
                                            let v1617 =
                                                constructor_sink_load_into_addr(ctx, v1616, v942);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v1618 = constructor_ld1r(ctx, v1617, v389, v962);
                                            let v1619 = constructor_output_reg(ctx, v1618);
                                            let v1620 = Some(v1619);
                                            // Rule at src/isa/aarch64/lower.isle line 2081.
                                            return v1620;
                                        }
                                    }
                                }
                                &InstructionData::Unary {
                                    opcode: ref v1605,
                                    arg: v1606,
                                } => {
                                    if let &Opcode::Ireduce = v1605 {
                                        let v1607 = C::def_inst(ctx, v1606);
                                        if let Some(v1608) = v1607 {
                                            let v1609 = &C::inst_data(ctx, v1608);
                                            if let &InstructionData::UnaryImm {
                                                opcode: ref v1610,
                                                imm: v1611,
                                            } = v1609
                                            {
                                                if let &Opcode::Iconst = v1610 {
                                                    let v3 = C::value_type(ctx, v2);
                                                    let v589 = &constructor_vector_size(ctx, v3);
                                                    let v1612 = C::u64_from_imm64(ctx, v1611);
                                                    let v1613 =
                                                        constructor_splat_const(ctx, v1612, v589);
                                                    let v1614 = constructor_output_reg(ctx, v1613);
                                                    let v1615 = Some(v1614);
                                                    // Rule at src/isa/aarch64/lower.isle line 2078.
                                                    return v1615;
                                                }
                                            }
                                        }
                                    }
                                }
                                &InstructionData::UnaryIeee32 {
                                    opcode: ref v1586,
                                    imm: v1587,
                                } => {
                                    if let &Opcode::F32const = v1586 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v589 = &constructor_vector_size(ctx, v3);
                                        let v1588 = C::u32_from_ieee32(ctx, v1587);
                                        let v1589 = C::u32_as_u64(ctx, v1588);
                                        let v1590 = constructor_splat_const(ctx, v1589, v589);
                                        let v1591 = constructor_output_reg(ctx, v1590);
                                        let v1592 = Some(v1591);
                                        // Rule at src/isa/aarch64/lower.isle line 2069.
                                        return v1592;
                                    }
                                }
                                &InstructionData::UnaryIeee64 {
                                    opcode: ref v1593,
                                    imm: v1594,
                                } => {
                                    if let &Opcode::F64const = v1593 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v589 = &constructor_vector_size(ctx, v3);
                                        let v1595 = C::u64_from_ieee64(ctx, v1594);
                                        let v1596 = constructor_splat_const(ctx, v1595, v589);
                                        let v1597 = constructor_output_reg(ctx, v1596);
                                        let v1598 = Some(v1597);
                                        // Rule at src/isa/aarch64/lower.isle line 2072.
                                        return v1598;
                                    }
                                }
                                &InstructionData::UnaryImm {
                                    opcode: ref v1599,
                                    imm: v1600,
                                } => {
                                    if let &Opcode::Iconst = v1599 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v589 = &constructor_vector_size(ctx, v3);
                                        let v1601 = C::u64_from_imm64(ctx, v1600);
                                        let v1602 = constructor_splat_const(ctx, v1601, v589);
                                        let v1603 = constructor_output_reg(ctx, v1602);
                                        let v1604 = Some(v1603);
                                        // Rule at src/isa/aarch64/lower.isle line 2075.
                                        return v1604;
                                    }
                                }
                                _ => {}
                            }
                        }
                        let v293 = C::value_type(ctx, v292);
                        let v1576 = C::ty_int_ref_scalar_64(ctx, v293);
                        if let Some(v1577) = v1576 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v3 = C::value_type(ctx, v2);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v1578 = constructor_vec_dup(ctx, v304, v389);
                            let v1579 = constructor_output_reg(ctx, v1578);
                            let v1580 = Some(v1579);
                            // Rule at src/isa/aarch64/lower.isle line 2062.
                            return v1580;
                        }
                        let v1581 = C::ty_scalar_float(ctx, v293);
                        if let Some(v1582) = v1581 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v3 = C::value_type(ctx, v2);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v1583 = constructor_vec_dup_from_fpu(ctx, v304, v389, 0x0);
                            let v1584 = constructor_output_reg(ctx, v1583);
                            let v1585 = Some(v1584);
                            // Rule at src/isa/aarch64/lower.isle line 2066.
                            return v1585;
                        }
                    }
                }
                &Opcode::SetPinnedReg => {
                    let v304 = C::put_in_reg(ctx, v292);
                    let v2033 = &constructor_write_pinned_reg(ctx, v304);
                    let v2034 = constructor_side_effect(ctx, v2033);
                    let v2035 = Some(v2034);
                    // Rule at src/isa/aarch64/lower.isle line 2494.
                    return v2035;
                }
                &Opcode::VanyTrue => {
                    let v304 = C::put_in_reg(ctx, v292);
                    let v293 = C::value_type(ctx, v292);
                    let v364 = &constructor_vanytrue(ctx, v304, v293);
                    let v365 = &constructor_materialize_bool_result(ctx, &Cond::Ne);
                    let v366 = constructor_with_flags(ctx, v364, v365);
                    let v367 = C::output(ctx, v366);
                    let v368 = Some(v367);
                    // Rule at src/isa/aarch64/lower.isle line 319.
                    return v368;
                }
                &Opcode::VallTrue => {
                    let v293 = C::value_type(ctx, v292);
                    let v322 = C::multi_lane(ctx, v293);
                    if let Some(v323) = v322 {
                        match v323.0 {
                            0x20 => {
                                if v323.1 == 0x2 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v335 = constructor_mov_from_vec(
                                        ctx,
                                        v304,
                                        0x0,
                                        &ScalarSize::Size64,
                                    );
                                    let v337 = C::zero_reg(ctx);
                                    let v339 = &constructor_cmp_rr_shift(
                                        ctx,
                                        &OperandSize::Size64,
                                        v337,
                                        v335,
                                        0x20,
                                    );
                                    let v341 = C::u8_into_uimm5(ctx, 0x0);
                                    let v344 = C::nzcv(ctx, false, true, false, false);
                                    let v346 = &constructor_ccmp_imm(
                                        ctx,
                                        &OperandSize::Size32,
                                        v335,
                                        v341,
                                        v344,
                                        &Cond::Ne,
                                    );
                                    let v347 = constructor_with_flags(ctx, v339, v346);
                                    let v348 = C::output(ctx, v347);
                                    let v349 = Some(v348);
                                    // Rule at src/isa/aarch64/lower.isle line 293.
                                    return v349;
                                }
                            }
                            0x40 => {
                                if v323.1 == 0x2 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v326 = constructor_cmeq0(ctx, v304, &VectorSize::Size64x2);
                                    let v327 =
                                        constructor_addp(ctx, v326, v326, &VectorSize::Size64x2);
                                    let v328 =
                                        &constructor_fpu_cmp(ctx, &ScalarSize::Size64, v327, v327);
                                    let v330 = &constructor_materialize_bool_result(ctx, &Cond::Eq);
                                    let v331 = constructor_with_flags(ctx, v328, v330);
                                    let v332 = C::output(ctx, v331);
                                    let v333 = Some(v332);
                                    // Rule at src/isa/aarch64/lower.isle line 287.
                                    return v333;
                                }
                            }
                            _ => {}
                        }
                    }
                    let v350 = C::lane_fits_in_32(ctx, v293);
                    if let Some(v351) = v350 {
                        let v352 = C::not_vec32x2(ctx, v351);
                        if let Some(v353) = v352 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v355 = &constructor_vector_size(ctx, v351);
                            let v356 = constructor_vec_lanes(ctx, &VecLanesOp::Uminv, v304, v355);
                            let v357 =
                                constructor_mov_from_vec(ctx, v356, 0x0, &ScalarSize::Size64);
                            let v358 = C::u8_into_imm12(ctx, 0x0);
                            let v359 = &constructor_cmp_imm(ctx, &OperandSize::Size64, v357, v358);
                            let v360 = &constructor_materialize_bool_result(ctx, &Cond::Ne);
                            let v361 = constructor_with_flags(ctx, v359, v360);
                            let v362 = C::output(ctx, v361);
                            let v363 = Some(v362);
                            // Rule at src/isa/aarch64/lower.isle line 310.
                            return v363;
                        }
                    }
                }
                &Opcode::VhighBits => {
                    let v293 = C::value_type(ctx, v292);
                    match v293 {
                        I8X16 => {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v2116 =
                                constructor_sshr_vec_imm(ctx, v304, 0x7, &VectorSize::Size8x16);
                            let v2118 =
                                constructor_constant_f128(ctx, 0x80402010080402018040201008040201);
                            let v2119 =
                                constructor_and_vec(ctx, v2116, v2118, &VectorSize::Size8x16);
                            let v2121 = constructor_vec_extract(ctx, v2119, v2119, 0x8);
                            let v2122 = constructor_zip1(ctx, v2119, v2121, &VectorSize::Size8x16);
                            let v2123 = constructor_addv(ctx, v2122, &VectorSize::Size16x8);
                            let v2124 =
                                constructor_mov_from_vec(ctx, v2123, 0x0, &ScalarSize::Size16);
                            let v2125 = constructor_output_reg(ctx, v2124);
                            let v2126 = Some(v2125);
                            // Rule at src/isa/aarch64/lower.isle line 2573.
                            return v2126;
                        }
                        I16X8 => {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v2128 =
                                constructor_sshr_vec_imm(ctx, v304, 0xF, &VectorSize::Size16x8);
                            let v2130 =
                                constructor_constant_f128(ctx, 0x800040002000100008000400020001);
                            let v2131 =
                                constructor_and_vec(ctx, v2128, v2130, &VectorSize::Size16x8);
                            let v2132 = constructor_addv(ctx, v2131, &VectorSize::Size16x8);
                            let v2133 =
                                constructor_mov_from_vec(ctx, v2132, 0x0, &ScalarSize::Size16);
                            let v2134 = constructor_output_reg(ctx, v2133);
                            let v2135 = Some(v2134);
                            // Rule at src/isa/aarch64/lower.isle line 2597.
                            return v2135;
                        }
                        I32X4 => {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v2137 =
                                constructor_sshr_vec_imm(ctx, v304, 0x1F, &VectorSize::Size32x4);
                            let v2139 = constructor_constant_f128(ctx, 0x8000000040000000200000001);
                            let v2140 =
                                constructor_and_vec(ctx, v2137, v2139, &VectorSize::Size32x4);
                            let v2141 = constructor_addv(ctx, v2140, &VectorSize::Size32x4);
                            let v2142 =
                                constructor_mov_from_vec(ctx, v2141, 0x0, &ScalarSize::Size32);
                            let v2143 = constructor_output_reg(ctx, v2142);
                            let v2144 = Some(v2143);
                            // Rule at src/isa/aarch64/lower.isle line 2610.
                            return v2144;
                        }
                        I64X2 => {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v2145 =
                                constructor_mov_from_vec(ctx, v304, 0x1, &ScalarSize::Size64);
                            let v2146 = C::put_in_reg(ctx, v292);
                            let v2147 =
                                constructor_mov_from_vec(ctx, v2146, 0x0, &ScalarSize::Size64);
                            let v988 = C::imm_shift_from_u8(ctx, 0x3F);
                            let v2148 = constructor_lsr_imm(ctx, I64, v2145, v988);
                            let v1316 = C::imm_shift_from_u8(ctx, 0x3F);
                            let v2149 = constructor_lsr_imm(ctx, I64, v2147, v1316);
                            let v2150 = C::lshl_from_u64(ctx, I64, 0x1);
                            let v2151 = v2150?;
                            let v2152 = constructor_add_shift(ctx, I64, v2149, v2148, v2151);
                            let v2153 = constructor_output_reg(ctx, v2152);
                            let v2154 = Some(v2153);
                            // Rule at src/isa/aarch64/lower.isle line 2623.
                            return v2154;
                        }
                        _ => {}
                    }
                }
                &Opcode::Ineg => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v746 = constructor_value_regs_zero(ctx);
                            let v747 = C::put_in_regs(ctx, v292);
                            let v748 = constructor_sub_i128(ctx, v746, v747);
                            let v749 = C::output(ctx, v748);
                            let v750 = Some(v749);
                            // Rule at src/isa/aarch64/lower.isle line 781.
                            return v750;
                        }
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v741 = C::zero_reg(ctx);
                            let v742 = C::put_in_reg(ctx, v292);
                            let v743 = constructor_sub(ctx, v42, v741, v742);
                            let v744 = constructor_output_reg(ctx, v743);
                            let v745 = Some(v744);
                            // Rule at src/isa/aarch64/lower.isle line 777.
                            return v745;
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v751 = &constructor_vector_size(ctx, v727);
                            let v752 = constructor_neg(ctx, v304, v751);
                            let v753 = constructor_output_reg(ctx, v752);
                            let v754 = Some(v753);
                            // Rule at src/isa/aarch64/lower.isle line 785.
                            return v754;
                        }
                    }
                }
                &Opcode::Iabs => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I64 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v393 = constructor_abs(ctx, &OperandSize::Size64, v304);
                            let v394 = constructor_output_reg(ctx, v393);
                            let v395 = Some(v394);
                            // Rule at src/isa/aarch64/lower.isle line 349.
                            return v395;
                        }
                        let v396 = C::fits_in_32(ctx, v3);
                        if let Some(v397) = v396 {
                            let v398 = constructor_put_in_reg_sext32(ctx, v292);
                            let v399 = constructor_abs(ctx, &OperandSize::Size32, v398);
                            let v400 = constructor_output_reg(ctx, v399);
                            let v401 = Some(v400);
                            // Rule at src/isa/aarch64/lower.isle line 352.
                            return v401;
                        }
                        if v3 == I128 {
                            let v294 = C::put_in_regs(ctx, v292);
                            let v295 = C::value_regs_get(ctx, v294, 0x0);
                            let v402 = C::value_regs_get(ctx, v294, 0x1);
                            let v404 = C::imm_shift_from_u8(ctx, 0x3F);
                            let v405 = constructor_asr_imm(ctx, I64, v402, v404);
                            let v406 = constructor_eor(ctx, I64, v402, v405);
                            let v407 = constructor_eor(ctx, I64, v295, v405);
                            let v408 = &constructor_sub_with_flags_paired(ctx, I64, v407, v405);
                            let v409 = &constructor_sbc_paired(ctx, I64, v406, v405);
                            let v410 = constructor_with_flags(ctx, v408, v409);
                            let v411 = C::output(ctx, v410);
                            let v412 = Some(v411);
                            // Rule at src/isa/aarch64/lower.isle line 362.
                            return v412;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v390 = constructor_vec_abs(ctx, v304, v389);
                            let v391 = constructor_output_reg(ctx, v390);
                            let v392 = Some(v391);
                            // Rule at src/isa/aarch64/lower.isle line 346.
                            return v392;
                        }
                    }
                }
                &Opcode::Bnot => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v925 = C::def_inst(ctx, v292);
                        if let Some(v926) = v925 {
                            let v927 = &C::inst_data(ctx, v926);
                            if let &InstructionData::Binary {
                                opcode: ref v1005,
                                args: ref v1006,
                            } = v927
                            {
                                match v1005 {
                                    &Opcode::Bxor => {
                                        let v3 = C::value_type(ctx, v2);
                                        if v3 == I128 {
                                            let v1007 = C::unpack_value_array_2(ctx, v1006);
                                            let v1035 = constructor_i128_alu_bitop(
                                                ctx,
                                                &ALUOp::EorNot,
                                                I64,
                                                v1007.0,
                                                v1007.1,
                                            );
                                            let v1036 = C::output(ctx, v1035);
                                            let v1037 = Some(v1036);
                                            // Rule at src/isa/aarch64/lower.isle line 1275.
                                            return v1037;
                                        }
                                        let v41 = C::fits_in_64(ctx, v3);
                                        if let Some(v42) = v41 {
                                            let v1007 = C::unpack_value_array_2(ctx, v1006);
                                            let v1032 = constructor_alu_rs_imm_logic(
                                                ctx,
                                                &ALUOp::EorNot,
                                                v42,
                                                v1007.0,
                                                v1007.1,
                                            );
                                            let v1033 = constructor_output_reg(ctx, v1032);
                                            let v1034 = Some(v1033);
                                            // Rule at src/isa/aarch64/lower.isle line 1273.
                                            return v1034;
                                        }
                                    }
                                    &Opcode::Ishl => {
                                        let v3 = C::value_type(ctx, v2);
                                        let v41 = C::fits_in_64(ctx, v3);
                                        if let Some(v42) = v41 {
                                            let v1007 = C::unpack_value_array_2(ctx, v1006);
                                            let v1010 = C::def_inst(ctx, v1007.1);
                                            if let Some(v1011) = v1010 {
                                                let v1012 = &C::inst_data(ctx, v1011);
                                                if let &InstructionData::UnaryImm {
                                                    opcode: ref v1013,
                                                    imm: v1014,
                                                } = v1012
                                                {
                                                    if let &Opcode::Iconst = v1013 {
                                                        let v1015 =
                                                            C::lshl_from_imm64(ctx, v42, v1014);
                                                        if let Some(v1016) = v1015 {
                                                            let v741 = C::zero_reg(ctx);
                                                            let v1017 = C::put_in_reg(ctx, v1007.0);
                                                            let v1018 = constructor_orr_not_shift(
                                                                ctx, v42, v741, v1017, v1016,
                                                            );
                                                            let v1019 =
                                                                constructor_output_reg(ctx, v1018);
                                                            let v1020 = Some(v1019);
                                                            // Rule at src/isa/aarch64/lower.isle line 1254.
                                                            return v1020;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    _ => {}
                                }
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v294 = C::put_in_regs(ctx, v292);
                            let v295 = C::value_regs_get(ctx, v294, 0x0);
                            let v402 = C::value_regs_get(ctx, v294, 0x1);
                            let v1021 = C::zero_reg(ctx);
                            let v1022 = constructor_orr_not(ctx, I64, v1021, v295);
                            let v1023 = C::zero_reg(ctx);
                            let v1024 = constructor_orr_not(ctx, I64, v1023, v402);
                            let v1025 = C::value_regs(ctx, v1022, v1024);
                            let v1026 = C::output(ctx, v1025);
                            let v1027 = Some(v1026);
                            // Rule at src/isa/aarch64/lower.isle line 1260.
                            return v1027;
                        }
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v741 = C::zero_reg(ctx);
                            let v742 = C::put_in_reg(ctx, v292);
                            let v1002 = constructor_orr_not(ctx, v42, v741, v742);
                            let v1003 = constructor_output_reg(ctx, v1002);
                            let v1004 = Some(v1003);
                            // Rule at src/isa/aarch64/lower.isle line 1249.
                            return v1004;
                        }
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v751 = &constructor_vector_size(ctx, v727);
                            let v1028 = constructor_not(ctx, v304, v751);
                            let v1029 = constructor_output_reg(ctx, v1028);
                            let v1030 = Some(v1029);
                            // Rule at src/isa/aarch64/lower.isle line 1269.
                            return v1030;
                        }
                    }
                }
                &Opcode::Bitrev => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1254 = constructor_rbit(ctx, I32, v304);
                                let v1256 = C::imm_shift_from_u8(ctx, 0x18);
                                let v1257 = constructor_lsr_imm(ctx, I32, v1254, v1256);
                                let v1258 = constructor_output_reg(ctx, v1257);
                                let v1259 = Some(v1258);
                                // Rule at src/isa/aarch64/lower.isle line 1704.
                                return v1259;
                            }
                            I16 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1254 = constructor_rbit(ctx, I32, v304);
                                let v1261 = C::imm_shift_from_u8(ctx, 0x10);
                                let v1262 = constructor_lsr_imm(ctx, I32, v1254, v1261);
                                let v1263 = constructor_output_reg(ctx, v1262);
                                let v1264 = Some(v1263);
                                // Rule at src/isa/aarch64/lower.isle line 1710.
                                return v1264;
                            }
                            I128 => {
                                let v294 = C::put_in_regs(ctx, v292);
                                let v295 = C::value_regs_get(ctx, v294, 0x0);
                                let v1265 = constructor_rbit(ctx, I64, v295);
                                let v297 = C::value_regs_get(ctx, v294, 0x1);
                                let v1266 = constructor_rbit(ctx, I64, v297);
                                let v1267 = C::value_regs(ctx, v1266, v1265);
                                let v1268 = C::output(ctx, v1267);
                                let v1269 = Some(v1268);
                                // Rule at src/isa/aarch64/lower.isle line 1713.
                                return v1269;
                            }
                            _ => {}
                        }
                        let v304 = C::put_in_reg(ctx, v292);
                        let v1270 = constructor_rbit(ctx, v3, v304);
                        let v1271 = constructor_output_reg(ctx, v1270);
                        let v1272 = Some(v1271);
                        // Rule at src/isa/aarch64/lower.isle line 1719.
                        return v1272;
                    }
                }
                &Opcode::Clz => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v318 = constructor_put_in_reg_zext32(ctx, v292);
                                let v1273 = constructor_a64_clz(ctx, I32, v318);
                                let v1274 = C::u8_into_imm12(ctx, 0x18);
                                let v1275 = constructor_sub_imm(ctx, I32, v1273, v1274);
                                let v1276 = constructor_output_reg(ctx, v1275);
                                let v1277 = Some(v1276);
                                // Rule at src/isa/aarch64/lower.isle line 1725.
                                return v1277;
                            }
                            I16 => {
                                let v318 = constructor_put_in_reg_zext32(ctx, v292);
                                let v1273 = constructor_a64_clz(ctx, I32, v318);
                                let v1278 = C::u8_into_imm12(ctx, 0x10);
                                let v1279 = constructor_sub_imm(ctx, I32, v1273, v1278);
                                let v1280 = constructor_output_reg(ctx, v1279);
                                let v1281 = Some(v1280);
                                // Rule at src/isa/aarch64/lower.isle line 1728.
                                return v1281;
                            }
                            I128 => {
                                let v294 = C::put_in_regs(ctx, v292);
                                let v1282 = constructor_lower_clz128(ctx, v294);
                                let v1283 = C::output(ctx, v1282);
                                let v1284 = Some(v1283);
                                // Rule at src/isa/aarch64/lower.isle line 1731.
                                return v1284;
                            }
                            _ => {}
                        }
                        let v304 = C::put_in_reg(ctx, v292);
                        let v1285 = constructor_a64_clz(ctx, v3, v304);
                        let v1286 = constructor_output_reg(ctx, v1285);
                        let v1287 = Some(v1286);
                        // Rule at src/isa/aarch64/lower.isle line 1734.
                        return v1287;
                    }
                }
                &Opcode::Cls => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v398 = constructor_put_in_reg_sext32(ctx, v292);
                                let v1306 = constructor_a64_cls(ctx, I32, v398);
                                let v1274 = C::u8_into_imm12(ctx, 0x18);
                                let v1307 = constructor_sub_imm(ctx, I32, v1306, v1274);
                                let v1308 = constructor_output_reg(ctx, v1307);
                                let v1309 = Some(v1308);
                                // Rule at src/isa/aarch64/lower.isle line 1772.
                                return v1309;
                            }
                            I16 => {
                                let v398 = constructor_put_in_reg_sext32(ctx, v292);
                                let v1306 = constructor_a64_cls(ctx, I32, v398);
                                let v1278 = C::u8_into_imm12(ctx, 0x10);
                                let v1310 = constructor_sub_imm(ctx, I32, v1306, v1278);
                                let v1311 = constructor_output_reg(ctx, v1310);
                                let v1312 = Some(v1311);
                                // Rule at src/isa/aarch64/lower.isle line 1775.
                                return v1312;
                            }
                            I128 => {
                                let v294 = C::put_in_regs(ctx, v292);
                                let v295 = C::value_regs_get(ctx, v294, 0x0);
                                let v402 = C::value_regs_get(ctx, v294, 0x1);
                                let v1313 = constructor_a64_cls(ctx, I64, v295);
                                let v1314 = constructor_a64_cls(ctx, I64, v402);
                                let v1315 = constructor_eon(ctx, I64, v402, v295);
                                let v1316 = C::imm_shift_from_u8(ctx, 0x3F);
                                let v1317 = constructor_lsr_imm(ctx, I64, v1315, v1316);
                                let v1318 = constructor_madd(ctx, I64, v1313, v1317, v1317);
                                let v1319 = C::u8_into_imm12(ctx, 0x3F);
                                let v1320 = &constructor_cmp64_imm(ctx, v1314, v1319);
                                let v1321 = C::zero_reg(ctx);
                                let v1322 = &constructor_csel(ctx, &Cond::Eq, v1318, v1321);
                                let v1323 = constructor_with_flags_reg(ctx, v1320, v1322);
                                let v1324 = constructor_add(ctx, I64, v1323, v1314);
                                let v1325 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x0);
                                let v1326 = C::value_regs(ctx, v1324, v1325);
                                let v1327 = C::output(ctx, v1326);
                                let v1328 = Some(v1327);
                                // Rule at src/isa/aarch64/lower.isle line 1787.
                                return v1328;
                            }
                            _ => {}
                        }
                        let v304 = C::put_in_reg(ctx, v292);
                        let v1329 = constructor_a64_cls(ctx, v3, v304);
                        let v1330 = constructor_output_reg(ctx, v1329);
                        let v1331 = Some(v1330);
                        // Rule at src/isa/aarch64/lower.isle line 1801.
                        return v1331;
                    }
                }
                &Opcode::Ctz => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1254 = constructor_rbit(ctx, I32, v304);
                                let v1289 = C::u64_into_imm_logic(ctx, I32, 0x800000);
                                let v1290 = constructor_orr_imm(ctx, I32, v1254, v1289);
                                let v1291 = constructor_a64_clz(ctx, I32, v1290);
                                let v1292 = constructor_output_reg(ctx, v1291);
                                let v1293 = Some(v1292);
                                // Rule at src/isa/aarch64/lower.isle line 1755.
                                return v1293;
                            }
                            I16 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1254 = constructor_rbit(ctx, I32, v304);
                                let v1295 = C::u64_into_imm_logic(ctx, I32, 0x8000);
                                let v1296 = constructor_orr_imm(ctx, I32, v1254, v1295);
                                let v1297 = constructor_a64_clz(ctx, I32, v1296);
                                let v1298 = constructor_output_reg(ctx, v1297);
                                let v1299 = Some(v1298);
                                // Rule at src/isa/aarch64/lower.isle line 1758.
                                return v1299;
                            }
                            I128 => {
                                let v294 = C::put_in_regs(ctx, v292);
                                let v295 = C::value_regs_get(ctx, v294, 0x0);
                                let v1265 = constructor_rbit(ctx, I64, v295);
                                let v297 = C::value_regs_get(ctx, v294, 0x1);
                                let v1266 = constructor_rbit(ctx, I64, v297);
                                let v1267 = C::value_regs(ctx, v1266, v1265);
                                let v1300 = constructor_lower_clz128(ctx, v1267);
                                let v1301 = C::output(ctx, v1300);
                                let v1302 = Some(v1301);
                                // Rule at src/isa/aarch64/lower.isle line 1761.
                                return v1302;
                            }
                            _ => {}
                        }
                        let v304 = C::put_in_reg(ctx, v292);
                        let v1270 = constructor_rbit(ctx, v3, v304);
                        let v1303 = constructor_a64_clz(ctx, v3, v1270);
                        let v1304 = constructor_output_reg(ctx, v1303);
                        let v1305 = Some(v1304);
                        // Rule at src/isa/aarch64/lower.isle line 1767.
                        return v1305;
                    }
                }
                &Opcode::Bswap => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I16 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1333 = constructor_a64_rev16(ctx, I16, v304);
                                let v1334 = constructor_output_reg(ctx, v1333);
                                let v1335 = Some(v1334);
                                // Rule at src/isa/aarch64/lower.isle line 1806.
                                return v1335;
                            }
                            I32 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1336 = constructor_a64_rev32(ctx, I32, v304);
                                let v1337 = constructor_output_reg(ctx, v1336);
                                let v1338 = Some(v1337);
                                // Rule at src/isa/aarch64/lower.isle line 1809.
                                return v1338;
                            }
                            I64 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1339 = constructor_a64_rev64(ctx, I64, v304);
                                let v1340 = constructor_output_reg(ctx, v1339);
                                let v1341 = Some(v1340);
                                // Rule at src/isa/aarch64/lower.isle line 1812.
                                return v1341;
                            }
                            I128 => {
                                let v294 = C::put_in_regs(ctx, v292);
                                let v1342 = C::value_regs_get(ctx, v294, 0x1);
                                let v1343 = constructor_a64_rev64(ctx, I64, v1342);
                                let v1344 = C::put_in_regs(ctx, v292);
                                let v1345 = C::value_regs_get(ctx, v1344, 0x0);
                                let v1346 = constructor_a64_rev64(ctx, I64, v1345);
                                let v1347 = C::value_regs(ctx, v1343, v1346);
                                let v1348 = C::output(ctx, v1347);
                                let v1349 = Some(v1348);
                                // Rule at src/isa/aarch64/lower.isle line 1815.
                                return v1349;
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::Popcnt => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I8 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1353 = constructor_mov_to_fpu(ctx, v304, &ScalarSize::Size32);
                                let v1355 = constructor_vec_cnt(ctx, v1353, &VectorSize::Size8x8);
                                let v1357 =
                                    constructor_mov_from_vec(ctx, v1355, 0x0, &ScalarSize::Size8);
                                let v1358 = constructor_output_reg(ctx, v1357);
                                let v1359 = Some(v1358);
                                // Rule at src/isa/aarch64/lower.isle line 1845.
                                return v1359;
                            }
                            I16 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1353 = constructor_mov_to_fpu(ctx, v304, &ScalarSize::Size32);
                                let v1355 = constructor_vec_cnt(ctx, v1353, &VectorSize::Size8x8);
                                let v1360 =
                                    constructor_addp(ctx, v1355, v1355, &VectorSize::Size8x8);
                                let v1361 =
                                    constructor_mov_from_vec(ctx, v1360, 0x0, &ScalarSize::Size8);
                                let v1362 = constructor_output_reg(ctx, v1361);
                                let v1363 = Some(v1362);
                                // Rule at src/isa/aarch64/lower.isle line 1851.
                                return v1363;
                            }
                            I32 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1353 = constructor_mov_to_fpu(ctx, v304, &ScalarSize::Size32);
                                let v1355 = constructor_vec_cnt(ctx, v1353, &VectorSize::Size8x8);
                                let v1364 = constructor_addv(ctx, v1355, &VectorSize::Size8x8);
                                let v1365 =
                                    constructor_mov_from_vec(ctx, v1364, 0x0, &ScalarSize::Size8);
                                let v1366 = constructor_output_reg(ctx, v1365);
                                let v1367 = Some(v1366);
                                // Rule at src/isa/aarch64/lower.isle line 1857.
                                return v1367;
                            }
                            I64 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v313 = constructor_mov_to_fpu(ctx, v304, &ScalarSize::Size64);
                                let v1368 = constructor_vec_cnt(ctx, v313, &VectorSize::Size8x8);
                                let v1369 = constructor_addv(ctx, v1368, &VectorSize::Size8x8);
                                let v1370 =
                                    constructor_mov_from_vec(ctx, v1369, 0x0, &ScalarSize::Size8);
                                let v1371 = constructor_output_reg(ctx, v1370);
                                let v1372 = Some(v1371);
                                // Rule at src/isa/aarch64/lower.isle line 1863.
                                return v1372;
                            }
                            I128 => {
                                let v294 = C::put_in_regs(ctx, v292);
                                let v295 = C::value_regs_get(ctx, v294, 0x0);
                                let v1373 = constructor_mov_to_fpu(ctx, v295, &ScalarSize::Size64);
                                let v297 = C::value_regs_get(ctx, v294, 0x1);
                                let v1374 = constructor_mov_to_vec(
                                    ctx,
                                    v1373,
                                    v297,
                                    0x1,
                                    &VectorSize::Size64x2,
                                );
                                let v1375 = constructor_vec_cnt(ctx, v1374, &VectorSize::Size8x16);
                                let v1376 = constructor_addv(ctx, v1375, &VectorSize::Size8x16);
                                let v1377 =
                                    constructor_mov_from_vec(ctx, v1376, 0x0, &ScalarSize::Size8);
                                let v1378 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x0);
                                let v1379 = C::value_regs(ctx, v1377, v1378);
                                let v1380 = C::output(ctx, v1379);
                                let v1381 = Some(v1380);
                                // Rule at src/isa/aarch64/lower.isle line 1869.
                                return v1381;
                            }
                            I8X16 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v1382 = constructor_vec_cnt(ctx, v304, &VectorSize::Size8x16);
                                let v1383 = constructor_output_reg(ctx, v1382);
                                let v1384 = Some(v1383);
                                // Rule at src/isa/aarch64/lower.isle line 1877.
                                return v1384;
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::Sqrt => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v494 = &constructor_scalar_size(ctx, v443);
                            let v495 = constructor_fpu_rr(ctx, &FPUOp1::Sqrt, v304, v494);
                            let v496 = constructor_output_reg(ctx, v495);
                            let v497 = Some(v496);
                            // Rule at src/isa/aarch64/lower.isle line 445.
                            return v497;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v490 = constructor_vec_misc(ctx, &VecMisc2::Fsqrt, v304, v389);
                            let v491 = constructor_output_reg(ctx, v490);
                            let v492 = Some(v491);
                            // Rule at src/isa/aarch64/lower.isle line 442.
                            return v492;
                        }
                    }
                }
                &Opcode::Fneg => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v494 = &constructor_scalar_size(ctx, v443);
                            let v503 = constructor_fpu_rr(ctx, &FPUOp1::Neg, v304, v494);
                            let v504 = constructor_output_reg(ctx, v503);
                            let v505 = Some(v504);
                            // Rule at src/isa/aarch64/lower.isle line 453.
                            return v505;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v499 = constructor_vec_misc(ctx, &VecMisc2::Fneg, v304, v389);
                            let v500 = constructor_output_reg(ctx, v499);
                            let v501 = Some(v500);
                            // Rule at src/isa/aarch64/lower.isle line 450.
                            return v501;
                        }
                    }
                }
                &Opcode::Fabs => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v442 = C::ty_scalar_float(ctx, v3);
                        if let Some(v443) = v442 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v494 = &constructor_scalar_size(ctx, v443);
                            let v511 = constructor_fpu_rr(ctx, &FPUOp1::Abs, v304, v494);
                            let v512 = constructor_output_reg(ctx, v511);
                            let v513 = Some(v512);
                            // Rule at src/isa/aarch64/lower.isle line 461.
                            return v513;
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v507 = constructor_vec_misc(ctx, &VecMisc2::Fabs, v304, v389);
                            let v508 = constructor_output_reg(ctx, v507);
                            let v509 = Some(v508);
                            // Rule at src/isa/aarch64/lower.isle line 458.
                            return v509;
                        }
                    }
                }
                &Opcode::Ceil => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v527 = constructor_fpu_round(ctx, &FpuRoundMode::Plus32, v304);
                                let v528 = constructor_output_reg(ctx, v527);
                                let v529 = Some(v528);
                                // Rule at src/isa/aarch64/lower.isle line 479.
                                return v529;
                            }
                            F64 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v531 = constructor_fpu_round(ctx, &FpuRoundMode::Plus64, v304);
                                let v532 = constructor_output_reg(ctx, v531);
                                let v533 = Some(v532);
                                // Rule at src/isa/aarch64/lower.isle line 482.
                                return v533;
                            }
                            _ => {}
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v523 = constructor_vec_misc(ctx, &VecMisc2::Frintp, v304, v389);
                            let v524 = constructor_output_reg(ctx, v523);
                            let v525 = Some(v524);
                            // Rule at src/isa/aarch64/lower.isle line 476.
                            return v525;
                        }
                    }
                }
                &Opcode::Floor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v539 = constructor_fpu_round(ctx, &FpuRoundMode::Minus32, v304);
                                let v540 = constructor_output_reg(ctx, v539);
                                let v541 = Some(v540);
                                // Rule at src/isa/aarch64/lower.isle line 490.
                                return v541;
                            }
                            F64 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v543 = constructor_fpu_round(ctx, &FpuRoundMode::Minus64, v304);
                                let v544 = constructor_output_reg(ctx, v543);
                                let v545 = Some(v544);
                                // Rule at src/isa/aarch64/lower.isle line 493.
                                return v545;
                            }
                            _ => {}
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v535 = constructor_vec_misc(ctx, &VecMisc2::Frintm, v304, v389);
                            let v536 = constructor_output_reg(ctx, v535);
                            let v537 = Some(v536);
                            // Rule at src/isa/aarch64/lower.isle line 487.
                            return v537;
                        }
                    }
                }
                &Opcode::Trunc => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v551 = constructor_fpu_round(ctx, &FpuRoundMode::Zero32, v304);
                                let v552 = constructor_output_reg(ctx, v551);
                                let v553 = Some(v552);
                                // Rule at src/isa/aarch64/lower.isle line 501.
                                return v553;
                            }
                            F64 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v555 = constructor_fpu_round(ctx, &FpuRoundMode::Zero64, v304);
                                let v556 = constructor_output_reg(ctx, v555);
                                let v557 = Some(v556);
                                // Rule at src/isa/aarch64/lower.isle line 504.
                                return v557;
                            }
                            _ => {}
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v547 = constructor_vec_misc(ctx, &VecMisc2::Frintz, v304, v389);
                            let v548 = constructor_output_reg(ctx, v547);
                            let v549 = Some(v548);
                            // Rule at src/isa/aarch64/lower.isle line 498.
                            return v549;
                        }
                    }
                }
                &Opcode::Nearest => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v563 =
                                    constructor_fpu_round(ctx, &FpuRoundMode::Nearest32, v304);
                                let v564 = constructor_output_reg(ctx, v563);
                                let v565 = Some(v564);
                                // Rule at src/isa/aarch64/lower.isle line 512.
                                return v565;
                            }
                            F64 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v567 =
                                    constructor_fpu_round(ctx, &FpuRoundMode::Nearest64, v304);
                                let v568 = constructor_output_reg(ctx, v567);
                                let v569 = Some(v568);
                                // Rule at src/isa/aarch64/lower.isle line 515.
                                return v569;
                            }
                            _ => {}
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v389 = &constructor_vector_size(ctx, v3);
                            let v559 = constructor_vec_misc(ctx, &VecMisc2::Frintn, v304, v389);
                            let v560 = constructor_output_reg(ctx, v559);
                            let v561 = Some(v560);
                            // Rule at src/isa/aarch64/lower.isle line 509.
                            return v561;
                        }
                    }
                }
                &Opcode::ScalarToVector => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32X4 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v306 = constructor_fpu_extend(ctx, v304, &ScalarSize::Size32);
                                let v307 = constructor_output_reg(ctx, v306);
                                let v308 = Some(v307);
                                // Rule at src/isa/aarch64/lower.isle line 264.
                                return v308;
                            }
                            F64X2 => {
                                let v304 = C::put_in_reg(ctx, v292);
                                let v310 = constructor_fpu_extend(ctx, v304, &ScalarSize::Size64);
                                let v311 = constructor_output_reg(ctx, v310);
                                let v312 = Some(v311);
                                // Rule at src/isa/aarch64/lower.isle line 267.
                                return v312;
                            }
                            _ => {}
                        }
                    }
                    let v293 = C::value_type(ctx, v292);
                    if v293 == I64 {
                        let v304 = C::put_in_reg(ctx, v292);
                        let v313 = constructor_mov_to_fpu(ctx, v304, &ScalarSize::Size64);
                        let v314 = constructor_output_reg(ctx, v313);
                        let v315 = Some(v314);
                        // Rule at src/isa/aarch64/lower.isle line 270.
                        return v315;
                    }
                    let v316 = C::int_fits_in_32(ctx, v293);
                    if let Some(v317) = v316 {
                        let v318 = constructor_put_in_reg_zext32(ctx, v292);
                        let v319 = constructor_mov_to_fpu(ctx, v318, &ScalarSize::Size32);
                        let v320 = constructor_output_reg(ctx, v319);
                        let v321 = Some(v320);
                        // Rule at src/isa/aarch64/lower.isle line 273.
                        return v321;
                    }
                }
                &Opcode::Bmask => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v294 = C::put_in_regs(ctx, v292);
                        let v3 = C::value_type(ctx, v2);
                        let v293 = C::value_type(ctx, v292);
                        let v1350 = constructor_lower_bmask(ctx, v3, v293, v294);
                        let v1351 = C::output(ctx, v1350);
                        let v1352 = Some(v1351);
                        // Rule at src/isa/aarch64/lower.isle line 1823.
                        return v1352;
                    }
                }
                &Opcode::Ireduce => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v1385 = C::ty_int_ref_scalar_64(ctx, v3);
                        if let Some(v1386) = v1385 {
                            let v294 = C::put_in_regs(ctx, v292);
                            let v295 = C::value_regs_get(ctx, v294, 0x0);
                            let v1402 = constructor_output_reg(ctx, v295);
                            let v1403 = Some(v1402);
                            // Rule at src/isa/aarch64/lower.isle line 1896.
                            return v1403;
                        }
                    }
                }
                &Opcode::SwidenLow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v304 = C::put_in_reg(ctx, v292);
                        let v3 = C::value_type(ctx, v2);
                        let v1795 = &constructor_lane_size(ctx, v3);
                        let v1796 =
                            constructor_vec_extend(ctx, &VecExtendOp::Sxtl, v304, false, v1795);
                        let v1797 = constructor_output_reg(ctx, v1796);
                        let v1798 = Some(v1797);
                        // Rule at src/isa/aarch64/lower.isle line 2233.
                        return v1798;
                    }
                }
                &Opcode::SwidenHigh => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v1799 = &constructor_lane_size(ctx, v727);
                            let v1800 =
                                constructor_vec_extend(ctx, &VecExtendOp::Sxtl, v304, true, v1799);
                            let v1801 = constructor_output_reg(ctx, v1800);
                            let v1802 = Some(v1801);
                            // Rule at src/isa/aarch64/lower.isle line 2238.
                            return v1802;
                        }
                        let v1571 = C::ty_vec64_ctor(ctx, v3);
                        if let Some(v1572) = v1571 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v1804 = constructor_fpu_move_from_vec(
                                ctx,
                                v304,
                                0x1,
                                &VectorSize::Size32x2,
                            );
                            let v1805 = &constructor_lane_size(ctx, v3);
                            let v1806 = constructor_vec_extend(
                                ctx,
                                &VecExtendOp::Sxtl,
                                v1804,
                                false,
                                v1805,
                            );
                            let v1807 = constructor_output_reg(ctx, v1806);
                            let v1808 = Some(v1807);
                            // Rule at src/isa/aarch64/lower.isle line 2241.
                            return v1808;
                        }
                        let v304 = C::put_in_reg(ctx, v292);
                        let v1795 = &constructor_lane_size(ctx, v3);
                        let v2355 =
                            constructor_vec_extend(ctx, &VecExtendOp::Sxtl, v304, true, v1795);
                        let v2356 = constructor_output_reg(ctx, v2355);
                        let v2357 = Some(v2356);
                        // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 91.
                        return v2357;
                    }
                }
                &Opcode::UwidenLow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v304 = C::put_in_reg(ctx, v292);
                        let v3 = C::value_type(ctx, v2);
                        let v1795 = &constructor_lane_size(ctx, v3);
                        let v1810 =
                            constructor_vec_extend(ctx, &VecExtendOp::Uxtl, v304, false, v1795);
                        let v1811 = constructor_output_reg(ctx, v1810);
                        let v1812 = Some(v1811);
                        // Rule at src/isa/aarch64/lower.isle line 2248.
                        return v1812;
                    }
                }
                &Opcode::UwidenHigh => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v726 = C::ty_vec128(ctx, v3);
                        if let Some(v727) = v726 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v1799 = &constructor_lane_size(ctx, v727);
                            let v1813 =
                                constructor_vec_extend(ctx, &VecExtendOp::Uxtl, v304, true, v1799);
                            let v1814 = constructor_output_reg(ctx, v1813);
                            let v1815 = Some(v1814);
                            // Rule at src/isa/aarch64/lower.isle line 2253.
                            return v1815;
                        }
                        let v1571 = C::ty_vec64_ctor(ctx, v3);
                        if let Some(v1572) = v1571 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v1804 = constructor_fpu_move_from_vec(
                                ctx,
                                v304,
                                0x1,
                                &VectorSize::Size32x2,
                            );
                            let v1805 = &constructor_lane_size(ctx, v3);
                            let v1816 = constructor_vec_extend(
                                ctx,
                                &VecExtendOp::Uxtl,
                                v1804,
                                false,
                                v1805,
                            );
                            let v1817 = constructor_output_reg(ctx, v1816);
                            let v1818 = Some(v1817);
                            // Rule at src/isa/aarch64/lower.isle line 2256.
                            return v1818;
                        }
                        let v304 = C::put_in_reg(ctx, v292);
                        let v1795 = &constructor_lane_size(ctx, v3);
                        let v2358 =
                            constructor_vec_extend(ctx, &VecExtendOp::Uxtl, v304, true, v1795);
                        let v2359 = constructor_output_reg(ctx, v2358);
                        let v2360 = Some(v2359);
                        // Rule at src/isa/aarch64/lower_dynamic_neon.isle line 96.
                        return v2360;
                    }
                }
                &Opcode::Uextend => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v925 = C::def_inst(ctx, v292);
                        if let Some(v926) = v925 {
                            let v927 = &C::inst_data(ctx, v926);
                            match v927 {
                                &InstructionData::BinaryImm8 {
                                    opcode: ref v928,
                                    arg: v929,
                                    imm: v930,
                                } => {
                                    if let &Opcode::Extractlane = v928 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v41 = C::fits_in_64(ctx, v3);
                                        if let Some(v42) = v41 {
                                            let v933 = C::put_in_reg(ctx, v929);
                                            let v931 = C::value_type(ctx, v929);
                                            let v934 = &constructor_lane_size(ctx, v931);
                                            let v932 = C::u8_from_uimm8(ctx, v930);
                                            let v935 =
                                                constructor_mov_from_vec(ctx, v933, v932, v934);
                                            let v936 = constructor_output_reg(ctx, v935);
                                            let v937 = Some(v936);
                                            // Rule at src/isa/aarch64/lower.isle line 1148.
                                            return v937;
                                        }
                                        if v3 == I128 {
                                            let v933 = C::put_in_reg(ctx, v929);
                                            let v931 = C::value_type(ctx, v929);
                                            let v934 = &constructor_lane_size(ctx, v931);
                                            let v932 = C::u8_from_uimm8(ctx, v930);
                                            let v935 =
                                                constructor_mov_from_vec(ctx, v933, v932, v934);
                                            let v953 =
                                                constructor_imm(ctx, I64, &ImmExtend::Zero, 0x0);
                                            let v954 = C::value_regs(ctx, v935, v953);
                                            let v955 = C::output(ctx, v954);
                                            let v956 = Some(v955);
                                            // Rule at src/isa/aarch64/lower.isle line 1167.
                                            return v956;
                                        }
                                    }
                                }
                                &InstructionData::Load {
                                    opcode: ref v960,
                                    arg: v961,
                                    flags: v962,
                                    offset: v963,
                                } => {
                                    if let &Opcode::Load = v960 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v41 = C::fits_in_64(ctx, v3);
                                        if let Some(v42) = v41 {
                                            let v941 = C::is_sinkable_inst(ctx, v292);
                                            if let Some(v942) = v941 {
                                                let v957 = C::first_result(ctx, v926);
                                                if let Some(v958) = v957 {
                                                    let v964 = C::sink_inst(ctx, v942);
                                                    let v959 = C::value_type(ctx, v958);
                                                    let v965 = C::offset32_to_i32(ctx, v963);
                                                    let v966 =
                                                        &constructor_amode(ctx, v959, v961, v965);
                                                    let v967 = constructor_aarch64_uload(
                                                        ctx, v959, v966, v962,
                                                    );
                                                    let v968 = constructor_output_reg(ctx, v967);
                                                    let v969 = Some(v968);
                                                    // Rule at src/isa/aarch64/lower.isle line 1173.
                                                    return v969;
                                                }
                                            }
                                        }
                                    }
                                }
                                &InstructionData::LoadNoOffset {
                                    opcode: ref v938,
                                    arg: v939,
                                    flags: v940,
                                } => {
                                    if let &Opcode::AtomicLoad = v938 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v41 = C::fits_in_64(ctx, v3);
                                        if let Some(v42) = v41 {
                                            let v941 = C::is_sinkable_inst(ctx, v292);
                                            if let Some(v942) = v941 {
                                                let v943 = constructor_sink_atomic_load(ctx, v942);
                                                let v293 = C::value_type(ctx, v292);
                                                let v944 =
                                                    constructor_load_acquire(ctx, v293, v940, v943);
                                                let v945 = constructor_output_reg(ctx, v944);
                                                let v946 = Some(v945);
                                                // Rule at src/isa/aarch64/lower.isle line 1155.
                                                return v946;
                                            }
                                        }
                                    }
                                }
                                _ => {}
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v947 = constructor_put_in_reg_zext64(ctx, v292);
                            let v949 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x0);
                            let v950 = C::value_regs(ctx, v947, v949);
                            let v951 = C::output(ctx, v950);
                            let v952 = Some(v951);
                            // Rule at src/isa/aarch64/lower.isle line 1162.
                            return v952;
                        }
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v293 = C::value_type(ctx, v292);
                            let v920 = C::ty_bits(ctx, v293);
                            let v921 = C::ty_bits(ctx, v42);
                            let v922 = constructor_extend(ctx, v304, false, v920, v921);
                            let v923 = constructor_output_reg(ctx, v922);
                            let v924 = Some(v923);
                            // Rule at src/isa/aarch64/lower.isle line 1143.
                            return v924;
                        }
                    }
                }
                &Opcode::Sextend => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v925 = C::def_inst(ctx, v292);
                        if let Some(v926) = v925 {
                            let v927 = &C::inst_data(ctx, v926);
                            match v927 {
                                &InstructionData::BinaryImm8 {
                                    opcode: ref v928,
                                    arg: v929,
                                    imm: v930,
                                } => {
                                    if let &Opcode::Extractlane = v928 {
                                        let v3 = C::value_type(ctx, v2);
                                        if v3 == I128 {
                                            let v931 = C::value_type(ctx, v929);
                                            let v984 = C::not_i64x2(ctx, v931);
                                            if let Some(v985) = v984 {
                                                let v933 = C::put_in_reg(ctx, v929);
                                                let v973 = &constructor_vector_size(ctx, v931);
                                                let v986 = &constructor_size_from_ty(ctx, I64);
                                                let v932 = C::u8_from_uimm8(ctx, v930);
                                                let v987 = constructor_mov_from_vec_signed(
                                                    ctx, v933, v932, v973, v986,
                                                );
                                                let v988 = C::imm_shift_from_u8(ctx, 0x3F);
                                                let v989 =
                                                    constructor_asr_imm(ctx, I64, v987, v988);
                                                let v990 = C::value_regs(ctx, v987, v989);
                                                let v991 = C::output(ctx, v990);
                                                let v992 = Some(v991);
                                                // Rule at src/isa/aarch64/lower.isle line 1211.
                                                return v992;
                                            }
                                            if v931 == I64X2 {
                                                let v933 = C::put_in_reg(ctx, v929);
                                                let v932 = C::u8_from_uimm8(ctx, v930);
                                                let v993 = constructor_mov_from_vec(
                                                    ctx,
                                                    v933,
                                                    v932,
                                                    &ScalarSize::Size64,
                                                );
                                                let v994 = C::imm_shift_from_u8(ctx, 0x3F);
                                                let v995 =
                                                    constructor_asr_imm(ctx, I64, v993, v994);
                                                let v996 = C::value_regs(ctx, v993, v995);
                                                let v997 = C::output(ctx, v996);
                                                let v998 = Some(v997);
                                                // Rule at src/isa/aarch64/lower.isle line 1222.
                                                return v998;
                                            }
                                        }
                                    }
                                }
                                &InstructionData::Load {
                                    opcode: ref v960,
                                    arg: v961,
                                    flags: v962,
                                    offset: v963,
                                } => {
                                    if let &Opcode::Load = v960 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v41 = C::fits_in_64(ctx, v3);
                                        if let Some(v42) = v41 {
                                            let v941 = C::is_sinkable_inst(ctx, v292);
                                            if let Some(v942) = v941 {
                                                let v957 = C::first_result(ctx, v926);
                                                if let Some(v958) = v957 {
                                                    let v964 = C::sink_inst(ctx, v942);
                                                    let v959 = C::value_type(ctx, v958);
                                                    let v965 = C::offset32_to_i32(ctx, v963);
                                                    let v966 =
                                                        &constructor_amode(ctx, v959, v961, v965);
                                                    let v999 = constructor_aarch64_sload(
                                                        ctx, v959, v966, v962,
                                                    );
                                                    let v1000 = constructor_output_reg(ctx, v999);
                                                    let v1001 = Some(v1000);
                                                    // Rule at src/isa/aarch64/lower.isle line 1232.
                                                    return v1001;
                                                }
                                            }
                                        }
                                    }
                                }
                                _ => {}
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v978 = constructor_put_in_reg_sext64(ctx, v292);
                            let v979 = C::imm_shift_from_u8(ctx, 0x3F);
                            let v980 = constructor_asr_imm(ctx, I64, v978, v979);
                            let v981 = C::value_regs(ctx, v978, v980);
                            let v982 = C::output(ctx, v981);
                            let v983 = Some(v982);
                            // Rule at src/isa/aarch64/lower.isle line 1201.
                            return v983;
                        }
                        let v41 = C::fits_in_64(ctx, v3);
                        if let Some(v42) = v41 {
                            if let Some(v926) = v925 {
                                let v927 = &C::inst_data(ctx, v926);
                                if let &InstructionData::BinaryImm8 {
                                    opcode: ref v928,
                                    arg: v929,
                                    imm: v930,
                                } = v927
                                {
                                    if let &Opcode::Extractlane = v928 {
                                        let v933 = C::put_in_reg(ctx, v929);
                                        let v931 = C::value_type(ctx, v929);
                                        let v973 = &constructor_vector_size(ctx, v931);
                                        let v974 = &constructor_size_from_ty(ctx, v42);
                                        let v932 = C::u8_from_uimm8(ctx, v930);
                                        let v975 = constructor_mov_from_vec_signed(
                                            ctx, v933, v932, v973, v974,
                                        );
                                        let v976 = constructor_output_reg(ctx, v975);
                                        let v977 = Some(v976);
                                        // Rule at src/isa/aarch64/lower.isle line 1192.
                                        return v977;
                                    }
                                }
                            }
                            let v304 = C::put_in_reg(ctx, v292);
                            let v293 = C::value_type(ctx, v292);
                            let v920 = C::ty_bits(ctx, v293);
                            let v921 = C::ty_bits(ctx, v42);
                            let v970 = constructor_extend(ctx, v304, true, v920, v921);
                            let v971 = constructor_output_reg(ctx, v970);
                            let v972 = Some(v971);
                            // Rule at src/isa/aarch64/lower.isle line 1187.
                            return v972;
                        }
                    }
                }
                &Opcode::Fpromote => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == F64 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v515 = constructor_fpu_rr(
                                ctx,
                                &FPUOp1::Cvt32To64,
                                v304,
                                &ScalarSize::Size32,
                            );
                            let v516 = constructor_output_reg(ctx, v515);
                            let v517 = Some(v516);
                            // Rule at src/isa/aarch64/lower.isle line 466.
                            return v517;
                        }
                    }
                }
                &Opcode::Fdemote => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == F32 {
                            let v304 = C::put_in_reg(ctx, v292);
                            let v519 = constructor_fpu_rr(
                                ctx,
                                &FPUOp1::Cvt64To32,
                                v304,
                                &ScalarSize::Size64,
                            );
                            let v520 = constructor_output_reg(ctx, v519);
                            let v521 = Some(v520);
                            // Rule at src/isa/aarch64/lower.isle line 471.
                            return v521;
                        }
                    }
                }
                &Opcode::Fvdemote => {
                    let v304 = C::put_in_reg(ctx, v292);
                    let v1753 = constructor_fcvtn(ctx, v304, &ScalarSize::Size32);
                    let v1754 = constructor_output_reg(ctx, v1753);
                    let v1755 = Some(v1754);
                    // Rule at src/isa/aarch64/lower.isle line 2182.
                    return v1755;
                }
                &Opcode::FvpromoteLow => {
                    let v304 = C::put_in_reg(ctx, v292);
                    let v2269 = constructor_vec_rr_long(ctx, &VecRRLongOp::Fcvtl32, v304, false);
                    let v2270 = constructor_output_reg(ctx, v2269);
                    let v2271 = Some(v2270);
                    // Rule at src/isa/aarch64/lower.isle line 2894.
                    return v2271;
                }
                &Opcode::FcvtToUint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v293 = C::value_type(ctx, v292);
                        match v293 {
                            F32 => {
                                let v3 = C::value_type(ctx, v2);
                                if v3 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v602 = constructor_fpu_to_int_cvt(
                                        ctx,
                                        &FpuToIntOp::F32ToU64,
                                        v304,
                                        false,
                                        F32,
                                        I64,
                                    );
                                    let v603 = constructor_output_reg(ctx, v602);
                                    let v604 = Some(v603);
                                    // Rule at src/isa/aarch64/lower.isle line 613.
                                    return v604;
                                }
                                let v396 = C::fits_in_32(ctx, v3);
                                if let Some(v397) = v396 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v598 = constructor_fpu_to_int_cvt(
                                        ctx,
                                        &FpuToIntOp::F32ToU32,
                                        v304,
                                        false,
                                        F32,
                                        v397,
                                    );
                                    let v599 = constructor_output_reg(ctx, v598);
                                    let v600 = Some(v599);
                                    // Rule at src/isa/aarch64/lower.isle line 610.
                                    return v600;
                                }
                            }
                            F64 => {
                                let v3 = C::value_type(ctx, v2);
                                if v3 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v611 = constructor_fpu_to_int_cvt(
                                        ctx,
                                        &FpuToIntOp::F64ToU64,
                                        v304,
                                        false,
                                        F64,
                                        I64,
                                    );
                                    let v612 = constructor_output_reg(ctx, v611);
                                    let v613 = Some(v612);
                                    // Rule at src/isa/aarch64/lower.isle line 619.
                                    return v613;
                                }
                                let v396 = C::fits_in_32(ctx, v3);
                                if let Some(v397) = v396 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v607 = constructor_fpu_to_int_cvt(
                                        ctx,
                                        &FpuToIntOp::F64ToU32,
                                        v304,
                                        false,
                                        F64,
                                        v397,
                                    );
                                    let v608 = constructor_output_reg(ctx, v607);
                                    let v609 = Some(v608);
                                    // Rule at src/isa/aarch64/lower.isle line 616.
                                    return v609;
                                }
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::FcvtToSint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v293 = C::value_type(ctx, v292);
                        match v293 {
                            F32 => {
                                let v3 = C::value_type(ctx, v2);
                                if v3 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v619 = constructor_fpu_to_int_cvt(
                                        ctx,
                                        &FpuToIntOp::F32ToI64,
                                        v304,
                                        true,
                                        F32,
                                        I64,
                                    );
                                    let v620 = constructor_output_reg(ctx, v619);
                                    let v621 = Some(v620);
                                    // Rule at src/isa/aarch64/lower.isle line 627.
                                    return v621;
                                }
                                let v396 = C::fits_in_32(ctx, v3);
                                if let Some(v397) = v396 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v615 = constructor_fpu_to_int_cvt(
                                        ctx,
                                        &FpuToIntOp::F32ToI32,
                                        v304,
                                        true,
                                        F32,
                                        v397,
                                    );
                                    let v616 = constructor_output_reg(ctx, v615);
                                    let v617 = Some(v616);
                                    // Rule at src/isa/aarch64/lower.isle line 624.
                                    return v617;
                                }
                            }
                            F64 => {
                                let v3 = C::value_type(ctx, v2);
                                if v3 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v627 = constructor_fpu_to_int_cvt(
                                        ctx,
                                        &FpuToIntOp::F64ToI64,
                                        v304,
                                        true,
                                        F64,
                                        I64,
                                    );
                                    let v628 = constructor_output_reg(ctx, v627);
                                    let v629 = Some(v628);
                                    // Rule at src/isa/aarch64/lower.isle line 633.
                                    return v629;
                                }
                                let v396 = C::fits_in_32(ctx, v3);
                                if let Some(v397) = v396 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v623 = constructor_fpu_to_int_cvt(
                                        ctx,
                                        &FpuToIntOp::F64ToI32,
                                        v304,
                                        true,
                                        F64,
                                        v397,
                                    );
                                    let v624 = constructor_output_reg(ctx, v623);
                                    let v625 = Some(v624);
                                    // Rule at src/isa/aarch64/lower.isle line 630.
                                    return v625;
                                }
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::FcvtToUintSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v293 = C::value_type(ctx, v292);
                        match v293 {
                            F32 => {
                                let v3 = C::value_type(ctx, v2);
                                if v3 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v679 = constructor_fpu_to_int_cvt_sat(
                                        ctx,
                                        &FpuToIntOp::F32ToU64,
                                        v304,
                                        false,
                                        I64,
                                    );
                                    let v680 = constructor_output_reg(ctx, v679);
                                    let v681 = Some(v680);
                                    // Rule at src/isa/aarch64/lower.isle line 687.
                                    return v681;
                                }
                                let v396 = C::fits_in_32(ctx, v3);
                                if let Some(v397) = v396 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v676 = constructor_fpu_to_int_cvt_sat(
                                        ctx,
                                        &FpuToIntOp::F32ToU32,
                                        v304,
                                        false,
                                        v397,
                                    );
                                    let v677 = constructor_output_reg(ctx, v676);
                                    let v678 = Some(v677);
                                    // Rule at src/isa/aarch64/lower.isle line 684.
                                    return v678;
                                }
                            }
                            F64 => {
                                let v3 = C::value_type(ctx, v2);
                                if v3 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v685 = constructor_fpu_to_int_cvt_sat(
                                        ctx,
                                        &FpuToIntOp::F64ToU64,
                                        v304,
                                        false,
                                        I64,
                                    );
                                    let v686 = constructor_output_reg(ctx, v685);
                                    let v687 = Some(v686);
                                    // Rule at src/isa/aarch64/lower.isle line 693.
                                    return v687;
                                }
                                let v396 = C::fits_in_32(ctx, v3);
                                if let Some(v397) = v396 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v682 = constructor_fpu_to_int_cvt_sat(
                                        ctx,
                                        &FpuToIntOp::F64ToU32,
                                        v304,
                                        false,
                                        v397,
                                    );
                                    let v683 = constructor_output_reg(ctx, v682);
                                    let v684 = Some(v683);
                                    // Rule at src/isa/aarch64/lower.isle line 690.
                                    return v684;
                                }
                            }
                            _ => {}
                        }
                        let v3 = C::value_type(ctx, v2);
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            match v144.0 {
                                0x20 => {
                                    let v322 = C::multi_lane(ctx, v293);
                                    if let Some(v323) = v322 {
                                        if v323.0 == 0x20 {
                                            let v304 = C::put_in_reg(ctx, v292);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v673 = constructor_vec_misc(
                                                ctx,
                                                &VecMisc2::Fcvtzu,
                                                v304,
                                                v389,
                                            );
                                            let v674 = constructor_output_reg(ctx, v673);
                                            let v675 = Some(v674);
                                            // Rule at src/isa/aarch64/lower.isle line 678.
                                            return v675;
                                        }
                                    }
                                }
                                0x40 => {
                                    let v322 = C::multi_lane(ctx, v293);
                                    if let Some(v323) = v322 {
                                        if v323.0 == 0x40 {
                                            let v304 = C::put_in_reg(ctx, v292);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v673 = constructor_vec_misc(
                                                ctx,
                                                &VecMisc2::Fcvtzu,
                                                v304,
                                                v389,
                                            );
                                            let v674 = constructor_output_reg(ctx, v673);
                                            let v675 = Some(v674);
                                            // Rule at src/isa/aarch64/lower.isle line 681.
                                            return v675;
                                        }
                                    }
                                }
                                _ => {}
                            }
                        }
                    }
                }
                &Opcode::FcvtToSintSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v293 = C::value_type(ctx, v292);
                        match v293 {
                            F32 => {
                                let v3 = C::value_type(ctx, v2);
                                if v3 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v695 = constructor_fpu_to_int_cvt_sat(
                                        ctx,
                                        &FpuToIntOp::F32ToI64,
                                        v304,
                                        true,
                                        I64,
                                    );
                                    let v696 = constructor_output_reg(ctx, v695);
                                    let v697 = Some(v696);
                                    // Rule at src/isa/aarch64/lower.isle line 707.
                                    return v697;
                                }
                                let v396 = C::fits_in_32(ctx, v3);
                                if let Some(v397) = v396 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v692 = constructor_fpu_to_int_cvt_sat(
                                        ctx,
                                        &FpuToIntOp::F32ToI32,
                                        v304,
                                        true,
                                        v397,
                                    );
                                    let v693 = constructor_output_reg(ctx, v692);
                                    let v694 = Some(v693);
                                    // Rule at src/isa/aarch64/lower.isle line 704.
                                    return v694;
                                }
                            }
                            F64 => {
                                let v3 = C::value_type(ctx, v2);
                                if v3 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v701 = constructor_fpu_to_int_cvt_sat(
                                        ctx,
                                        &FpuToIntOp::F64ToI64,
                                        v304,
                                        true,
                                        I64,
                                    );
                                    let v702 = constructor_output_reg(ctx, v701);
                                    let v703 = Some(v702);
                                    // Rule at src/isa/aarch64/lower.isle line 713.
                                    return v703;
                                }
                                let v396 = C::fits_in_32(ctx, v3);
                                if let Some(v397) = v396 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v698 = constructor_fpu_to_int_cvt_sat(
                                        ctx,
                                        &FpuToIntOp::F64ToI32,
                                        v304,
                                        true,
                                        v397,
                                    );
                                    let v699 = constructor_output_reg(ctx, v698);
                                    let v700 = Some(v699);
                                    // Rule at src/isa/aarch64/lower.isle line 710.
                                    return v700;
                                }
                            }
                            _ => {}
                        }
                        let v3 = C::value_type(ctx, v2);
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            match v144.0 {
                                0x20 => {
                                    let v322 = C::multi_lane(ctx, v293);
                                    if let Some(v323) = v322 {
                                        if v323.0 == 0x20 {
                                            let v304 = C::put_in_reg(ctx, v292);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v689 = constructor_vec_misc(
                                                ctx,
                                                &VecMisc2::Fcvtzs,
                                                v304,
                                                v389,
                                            );
                                            let v690 = constructor_output_reg(ctx, v689);
                                            let v691 = Some(v690);
                                            // Rule at src/isa/aarch64/lower.isle line 698.
                                            return v691;
                                        }
                                    }
                                }
                                0x40 => {
                                    let v322 = C::multi_lane(ctx, v293);
                                    if let Some(v323) = v322 {
                                        if v323.0 == 0x40 {
                                            let v304 = C::put_in_reg(ctx, v292);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v689 = constructor_vec_misc(
                                                ctx,
                                                &VecMisc2::Fcvtzs,
                                                v304,
                                                v389,
                                            );
                                            let v690 = constructor_output_reg(ctx, v689);
                                            let v691 = Some(v690);
                                            // Rule at src/isa/aarch64/lower.isle line 701.
                                            return v691;
                                        }
                                    }
                                }
                                _ => {}
                            }
                        }
                    }
                }
                &Opcode::FcvtFromUint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32 => {
                                let v293 = C::value_type(ctx, v292);
                                if v293 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v645 =
                                        constructor_int_to_fpu(ctx, &IntToFpuOp::U64ToF32, v304);
                                    let v646 = constructor_output_reg(ctx, v645);
                                    let v647 = Some(v646);
                                    // Rule at src/isa/aarch64/lower.isle line 650.
                                    return v647;
                                }
                                let v634 = C::fits_in_32(ctx, v293);
                                if let Some(v635) = v634 {
                                    let v318 = constructor_put_in_reg_zext32(ctx, v292);
                                    let v637 =
                                        constructor_int_to_fpu(ctx, &IntToFpuOp::U32ToF32, v318);
                                    let v638 = constructor_output_reg(ctx, v637);
                                    let v639 = Some(v638);
                                    // Rule at src/isa/aarch64/lower.isle line 644.
                                    return v639;
                                }
                            }
                            F64 => {
                                let v293 = C::value_type(ctx, v292);
                                if v293 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v649 =
                                        constructor_int_to_fpu(ctx, &IntToFpuOp::U64ToF64, v304);
                                    let v650 = constructor_output_reg(ctx, v649);
                                    let v651 = Some(v650);
                                    // Rule at src/isa/aarch64/lower.isle line 653.
                                    return v651;
                                }
                                let v634 = C::fits_in_32(ctx, v293);
                                if let Some(v635) = v634 {
                                    let v318 = constructor_put_in_reg_zext32(ctx, v292);
                                    let v641 =
                                        constructor_int_to_fpu(ctx, &IntToFpuOp::U32ToF64, v318);
                                    let v642 = constructor_output_reg(ctx, v641);
                                    let v643 = Some(v642);
                                    // Rule at src/isa/aarch64/lower.isle line 647.
                                    return v643;
                                }
                            }
                            _ => {}
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            match v144.0 {
                                0x20 => {
                                    let v293 = C::value_type(ctx, v292);
                                    let v322 = C::multi_lane(ctx, v293);
                                    if let Some(v323) = v322 {
                                        if v323.0 == 0x20 {
                                            let v304 = C::put_in_reg(ctx, v292);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v631 = constructor_vec_misc(
                                                ctx,
                                                &VecMisc2::Ucvtf,
                                                v304,
                                                v389,
                                            );
                                            let v632 = constructor_output_reg(ctx, v631);
                                            let v633 = Some(v632);
                                            // Rule at src/isa/aarch64/lower.isle line 638.
                                            return v633;
                                        }
                                    }
                                }
                                0x40 => {
                                    let v293 = C::value_type(ctx, v292);
                                    let v322 = C::multi_lane(ctx, v293);
                                    if let Some(v323) = v322 {
                                        if v323.0 == 0x40 {
                                            let v304 = C::put_in_reg(ctx, v292);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v631 = constructor_vec_misc(
                                                ctx,
                                                &VecMisc2::Ucvtf,
                                                v304,
                                                v389,
                                            );
                                            let v632 = constructor_output_reg(ctx, v631);
                                            let v633 = Some(v632);
                                            // Rule at src/isa/aarch64/lower.isle line 641.
                                            return v633;
                                        }
                                    }
                                }
                                _ => {}
                            }
                        }
                    }
                }
                &Opcode::FcvtFromSint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            F32 => {
                                let v293 = C::value_type(ctx, v292);
                                if v293 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v665 =
                                        constructor_int_to_fpu(ctx, &IntToFpuOp::I64ToF32, v304);
                                    let v666 = constructor_output_reg(ctx, v665);
                                    let v667 = Some(v666);
                                    // Rule at src/isa/aarch64/lower.isle line 670.
                                    return v667;
                                }
                                let v634 = C::fits_in_32(ctx, v293);
                                if let Some(v635) = v634 {
                                    let v398 = constructor_put_in_reg_sext32(ctx, v292);
                                    let v657 =
                                        constructor_int_to_fpu(ctx, &IntToFpuOp::I32ToF32, v398);
                                    let v658 = constructor_output_reg(ctx, v657);
                                    let v659 = Some(v658);
                                    // Rule at src/isa/aarch64/lower.isle line 664.
                                    return v659;
                                }
                            }
                            F64 => {
                                let v293 = C::value_type(ctx, v292);
                                if v293 == I64 {
                                    let v304 = C::put_in_reg(ctx, v292);
                                    let v669 =
                                        constructor_int_to_fpu(ctx, &IntToFpuOp::I64ToF64, v304);
                                    let v670 = constructor_output_reg(ctx, v669);
                                    let v671 = Some(v670);
                                    // Rule at src/isa/aarch64/lower.isle line 673.
                                    return v671;
                                }
                                let v634 = C::fits_in_32(ctx, v293);
                                if let Some(v635) = v634 {
                                    let v398 = constructor_put_in_reg_sext32(ctx, v292);
                                    let v661 =
                                        constructor_int_to_fpu(ctx, &IntToFpuOp::I32ToF64, v398);
                                    let v662 = constructor_output_reg(ctx, v661);
                                    let v663 = Some(v662);
                                    // Rule at src/isa/aarch64/lower.isle line 667.
                                    return v663;
                                }
                            }
                            _ => {}
                        }
                        let v143 = C::multi_lane(ctx, v3);
                        if let Some(v144) = v143 {
                            match v144.0 {
                                0x20 => {
                                    let v293 = C::value_type(ctx, v292);
                                    let v322 = C::multi_lane(ctx, v293);
                                    if let Some(v323) = v322 {
                                        if v323.0 == 0x20 {
                                            let v304 = C::put_in_reg(ctx, v292);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v653 = constructor_vec_misc(
                                                ctx,
                                                &VecMisc2::Scvtf,
                                                v304,
                                                v389,
                                            );
                                            let v654 = constructor_output_reg(ctx, v653);
                                            let v655 = Some(v654);
                                            // Rule at src/isa/aarch64/lower.isle line 658.
                                            return v655;
                                        }
                                    }
                                }
                                0x40 => {
                                    let v293 = C::value_type(ctx, v292);
                                    let v322 = C::multi_lane(ctx, v293);
                                    if let Some(v323) = v322 {
                                        if v323.0 == 0x40 {
                                            let v304 = C::put_in_reg(ctx, v292);
                                            let v389 = &constructor_vector_size(ctx, v3);
                                            let v653 = constructor_vec_misc(
                                                ctx,
                                                &VecMisc2::Scvtf,
                                                v304,
                                                v389,
                                            );
                                            let v654 = constructor_output_reg(ctx, v653);
                                            let v655 = Some(v654);
                                            // Rule at src/isa/aarch64/lower.isle line 661.
                                            return v655;
                                        }
                                    }
                                }
                                _ => {}
                            }
                        }
                    }
                }
                &Opcode::Isplit => {
                    let v293 = C::value_type(ctx, v292);
                    if v293 == I128 {
                        let v294 = C::put_in_regs(ctx, v292);
                        let v295 = C::value_regs_get(ctx, v294, 0x0);
                        let v296 = C::value_reg(ctx, v295);
                        let v297 = C::value_regs_get(ctx, v294, 0x1);
                        let v298 = C::value_reg(ctx, v297);
                        let v299 = C::output_pair(ctx, v296, v298);
                        let v300 = Some(v299);
                        // Rule at src/isa/aarch64/lower.isle line 250.
                        return v300;
                    }
                }
                _ => {}
            }
        }
        &InstructionData::UnaryConst {
            opcode: ref v30,
            constant_handle: v31,
        } => {
            match v30 {
                &Opcode::F128const => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == F128 {
                            let v32 = C::u128_from_constant(ctx, v31);
                            if let Some(v33) = v32 {
                                let v34 = constructor_constant_f128(ctx, v33);
                                let v35 = constructor_output_reg(ctx, v34);
                                let v36 = Some(v35);
                                // Rule at src/isa/aarch64/lower.isle line 38.
                                return v36;
                            }
                        }
                    }
                }
                &Opcode::Vconst => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v1569 = C::u64_from_constant(ctx, v31);
                        if let Some(v1570) = v1569 {
                            let v3 = C::value_type(ctx, v2);
                            let v1571 = C::ty_vec64_ctor(ctx, v3);
                            if let Some(v1572) = v1571 {
                                let v1573 = constructor_constant_f64(ctx, v1570);
                                let v1574 = constructor_output_reg(ctx, v1573);
                                let v1575 = Some(v1574);
                                // Rule at src/isa/aarch64/lower.isle line 2056.
                                return v1575;
                            }
                        }
                        let v32 = C::u128_from_constant(ctx, v31);
                        if let Some(v33) = v32 {
                            let v3 = C::value_type(ctx, v2);
                            let v726 = C::ty_vec128(ctx, v3);
                            if let Some(v727) = v726 {
                                let v34 = constructor_constant_f128(ctx, v33);
                                let v35 = constructor_output_reg(ctx, v34);
                                let v36 = Some(v35);
                                // Rule at src/isa/aarch64/lower.isle line 2053.
                                return v36;
                            }
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::UnaryGlobalValue {
            opcode: ref v1836,
            global_value: v1837,
        } => {
            match v1836 {
                &Opcode::SymbolValue => {
                    let v1838 = C::symbol_value_data(ctx, v1837);
                    if let Some(v1839) = v1838 {
                        let v1843 = C::box_external_name(ctx, v1839.0);
                        let v1844 = constructor_load_ext_name(ctx, v1843, v1839.2);
                        let v1845 = constructor_output_reg(ctx, v1844);
                        let v1846 = Some(v1845);
                        // Rule at src/isa/aarch64/lower.isle line 2278.
                        return v1846;
                    }
                }
                &Opcode::TlsValue => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v1838 = C::symbol_value_data(ctx, v1837);
                        if let Some(v1839) = v1838 {
                            let v3 = C::value_type(ctx, v2);
                            let v2261 = &C::tls_model(ctx, v3);
                            match v2261 {
                                &TlsModel::ElfGd => {
                                    let v2262 = constructor_elf_tls_get_addr(ctx, v1839.0);
                                    let v2263 = constructor_output_reg(ctx, v2262);
                                    let v2264 = Some(v2263);
                                    // Rule at src/isa/aarch64/lower.isle line 2886.
                                    return v2264;
                                }
                                &TlsModel::Macho => {
                                    let v2265 = constructor_macho_tls_get_addr(ctx, v1839.0);
                                    let v2266 = constructor_output_reg(ctx, v2265);
                                    let v2267 = Some(v2266);
                                    // Rule at src/isa/aarch64/lower.isle line 2889.
                                    return v2267;
                                }
                                _ => {}
                            }
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::UnaryIeee16 {
            opcode: ref v12,
            imm: v13,
        } => {
            if let &Opcode::F16const = v12 {
                let v14 = C::u16_from_ieee16(ctx, v13);
                let v15 = constructor_constant_f16(ctx, v14);
                let v16 = constructor_output_reg(ctx, v15);
                let v17 = Some(v16);
                // Rule at src/isa/aarch64/lower.isle line 23.
                return v17;
            }
        }
        &InstructionData::UnaryIeee32 {
            opcode: ref v18,
            imm: v19,
        } => {
            if let &Opcode::F32const = v18 {
                let v20 = C::u32_from_ieee32(ctx, v19);
                let v21 = constructor_constant_f32(ctx, v20);
                let v22 = constructor_output_reg(ctx, v21);
                let v23 = Some(v22);
                // Rule at src/isa/aarch64/lower.isle line 28.
                return v23;
            }
        }
        &InstructionData::UnaryIeee64 {
            opcode: ref v24,
            imm: v25,
        } => {
            if let &Opcode::F64const = v24 {
                let v26 = C::u64_from_ieee64(ctx, v25);
                let v27 = constructor_constant_f64(ctx, v26);
                let v28 = constructor_output_reg(ctx, v27);
                let v29 = Some(v28);
                // Rule at src/isa/aarch64/lower.isle line 33.
                return v29;
            }
        }
        &InstructionData::UnaryImm {
            opcode: ref v5,
            imm: v6,
        } => {
            if let &Opcode::Iconst = v5 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v7 = C::u64_from_imm64(ctx, v6);
                    let v9 = constructor_imm(ctx, v3, &ImmExtend::Zero, v7);
                    let v10 = constructor_output_reg(ctx, v9);
                    let v11 = Some(v10);
                    // Rule at src/isa/aarch64/lower.isle line 18.
                    return v11;
                }
            }
        }
        _ => {}
    }
    None
}

// Generated as internal constructor for term lower_branch.
pub fn constructor_lower_branch<C: Context>(
    ctx: &mut C,
    arg0: Inst,
    arg1: &MachLabelSlice,
) -> Option<Unit> {
    let v1 = &C::inst_data(ctx, arg0);
    match v1 {
        &InstructionData::BranchTable {
            opcode: ref v147,
            arg: v148,
            table: v149,
        } => {
            if let &Opcode::BrTable = v147 {
                let v150 = C::jump_table_targets(ctx, arg1);
                if let Some(v151) = v150 {
                    let v154 = C::jump_table_size(ctx, &v151.1);
                    let v155 = C::targets_jt_space(ctx, &v151.1);
                    let v156 = &constructor_emit_island(ctx, v155);
                    let v157 = constructor_side_effect(ctx, v156);
                    let v158 = constructor_put_in_reg_zext32(ctx, v148);
                    let v159 = C::u32_as_u64(ctx, v154);
                    let v160 = constructor_br_table_impl(ctx, v159, v158, v151.0, &v151.1);
                    let v161 = Some(v160);
                    // Rule at src/isa/aarch64/lower.isle line 2962.
                    return v161;
                }
            }
        }
        &InstructionData::Brif {
            opcode: ref v2,
            arg: v3,
            blocks: ref v4,
        } => {
            if let &Opcode::Brif = v2 {
                let v21 = C::two_targets(ctx, arg1);
                if let Some(v22) = v21 {
                    let v81 = C::def_inst(ctx, v3);
                    if let Some(v82) = v81 {
                        let v83 = &C::inst_data(ctx, v82);
                        match v83 {
                            &InstructionData::Binary {
                                opcode: ref v84,
                                args: ref v85,
                            } => {
                                if let &Opcode::Band = v84 {
                                    let v86 = C::unpack_value_array_2(ctx, v85);
                                    let v90 = C::def_inst(ctx, v86.1);
                                    if let Some(v91) = v90 {
                                        let v92 = &C::inst_data(ctx, v91);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v93,
                                            imm: v94,
                                        } = v92
                                        {
                                            if let &Opcode::Iconst = v93 {
                                                let v89 = C::value_type(ctx, v86.0);
                                                let v95 = C::u64_from_imm64(ctx, v94);
                                                let v96 =
                                                    C::test_and_compare_bit_const(ctx, v89, v95);
                                                if let Some(v97) = v96 {
                                                    let v98 = C::branch_target(ctx, v22.0);
                                                    let v99 = C::branch_target(ctx, v22.1);
                                                    let v100 = C::put_in_reg(ctx, v86.0);
                                                    let v101 =
                                                        &constructor_tbnz(ctx, v98, v99, v100, v97);
                                                    let v102 =
                                                        constructor_emit_side_effect(ctx, v101);
                                                    let v103 = Some(v102);
                                                    // Rule at src/isa/aarch64/lower.isle line 2936.
                                                    return v103;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                            &InstructionData::IntCompare {
                                opcode: ref v104,
                                args: ref v105,
                                cond: ref v106,
                            } => {
                                if let &Opcode::Icmp = v104 {
                                    if let &IntCC::Equal = v106 {
                                        let v107 = C::unpack_value_array_2(ctx, v105);
                                        let v110 = C::def_inst(ctx, v107.0);
                                        if let Some(v111) = v110 {
                                            let v112 = &C::inst_data(ctx, v111);
                                            if let &InstructionData::Binary {
                                                opcode: ref v113,
                                                args: ref v114,
                                            } = v112
                                            {
                                                if let &Opcode::Band = v113 {
                                                    let v115 = C::unpack_value_array_2(ctx, v114);
                                                    let v118 = C::value_type(ctx, v115.0);
                                                    let v119 = C::fits_in_64(ctx, v118);
                                                    if let Some(v120) = v119 {
                                                        let v121 = C::def_inst(ctx, v115.1);
                                                        if let Some(v122) = v121 {
                                                            let v123 = &C::inst_data(ctx, v122);
                                                            if let &InstructionData::UnaryImm {
                                                                opcode: ref v124,
                                                                imm: v125,
                                                            } = v123
                                                            {
                                                                if let &Opcode::Iconst = v124 {
                                                                    let v127 =
                                                                        C::def_inst(ctx, v107.1);
                                                                    if let Some(v128) = v127 {
                                                                        let v129 = &C::inst_data(
                                                                            ctx, v128,
                                                                        );
                                                                        if let &InstructionData::UnaryImm {
                                                                            opcode: ref v130,
                                                                            imm: v131,
                                                                        } = v129 {
                                                                            if let &Opcode::Iconst = v130 {
                                                                                let v132 = C::u64_from_imm64(ctx, v131);
                                                                                if v132 == 0x0 {
                                                                                    let v126 = C::u64_from_imm64(ctx, v125);
                                                                                    let v133 = C::test_and_compare_bit_const(ctx, v120, v126);
                                                                                    if let Some(v134) = v133 {
                                                                                        let v98 = C::branch_target(ctx, v22.0);
                                                                                        let v99 = C::branch_target(ctx, v22.1);
                                                                                        let v135 = C::put_in_reg(ctx, v115.0);
                                                                                        let v136 = &constructor_tbz(ctx, v98, v99, v135, v134);
                                                                                        let v137 = constructor_emit_side_effect(ctx, v136);
                                                                                        let v138 = Some(v137);
                                                                                        // Rule at src/isa/aarch64/lower.isle line 2942.
                                                                                        return v138;
                                                                                    }
                                                                                }
                                                                            }
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                            _ => {}
                        }
                    }
                    let v5 = C::maybe_uextend(ctx, v3);
                    if let Some(v6) = v5 {
                        let v7 = C::def_inst(ctx, v6);
                        if let Some(v8) = v7 {
                            let v9 = &C::inst_data(ctx, v8);
                            match v9 {
                                &InstructionData::FloatCompare {
                                    opcode: ref v36,
                                    args: ref v37,
                                    cond: ref v38,
                                } => {
                                    if let &Opcode::Fcmp = v36 {
                                        let v39 = C::unpack_value_array_2(ctx, v37);
                                        let v42 = C::value_type(ctx, v39.0);
                                        let v43 = C::ty_scalar_float(ctx, v42);
                                        if let Some(v44) = v43 {
                                            let v45 = &C::fp_cond_code(ctx, v38);
                                            let v46 = &constructor_scalar_size(ctx, v44);
                                            let v47 = C::put_in_reg(ctx, v39.0);
                                            let v48 = C::put_in_reg(ctx, v39.1);
                                            let v49 = &constructor_fpu_cmp(ctx, v46, v47, v48);
                                            let v50 = C::branch_target(ctx, v22.0);
                                            let v51 = C::branch_target(ctx, v22.1);
                                            let v52 = C::cond_br_cond(ctx, v45);
                                            let v53 = &constructor_cond_br(ctx, v50, v51, v52);
                                            let v54 =
                                                &constructor_with_flags_side_effect(ctx, v49, v53);
                                            let v55 = constructor_emit_side_effect(ctx, v54);
                                            let v56 = Some(v55);
                                            // Rule at src/isa/aarch64/lower.isle line 2910.
                                            return v56;
                                        }
                                    }
                                }
                                &InstructionData::IntCompare {
                                    opcode: ref v10,
                                    args: ref v11,
                                    cond: ref v12,
                                } => {
                                    if let &Opcode::Icmp = v10 {
                                        let v13 = C::unpack_value_array_2(ctx, v11);
                                        let v16 = C::value_type(ctx, v13.0);
                                        let v25 = &constructor_lower_icmp_into_flags(
                                            ctx, v12, v13.0, v13.1, v16,
                                        );
                                        let v26 = &constructor_flags_and_cc_cc(ctx, v25);
                                        let v27 = &C::cond_code(ctx, v26);
                                        let v28 = &constructor_flags_and_cc_flags(ctx, v25);
                                        let v29 = C::branch_target(ctx, v22.0);
                                        let v30 = C::branch_target(ctx, v22.1);
                                        let v31 = C::cond_br_cond(ctx, v27);
                                        let v32 = &constructor_cond_br(ctx, v29, v30, v31);
                                        let v33 =
                                            &constructor_with_flags_side_effect(ctx, v28, v32);
                                        let v34 = constructor_emit_side_effect(ctx, v33);
                                        let v35 = Some(v34);
                                        // Rule at src/isa/aarch64/lower.isle line 2900.
                                        return v35;
                                    }
                                }
                                _ => {}
                            }
                        }
                    }
                    let v57 = C::value_type(ctx, v3);
                    if v57 == I128 {
                        let v58 = &constructor_flags_to_producesflags(ctx, v3);
                        let v59 = C::put_in_regs(ctx, v3);
                        let v61 = C::value_regs_get(ctx, v59, 0x0);
                        let v63 = C::value_regs_get(ctx, v59, 0x1);
                        let v65 = constructor_orr(ctx, I64, v61, v63);
                        let v50 = C::branch_target(ctx, v22.0);
                        let v51 = C::branch_target(ctx, v22.1);
                        let v66 = C::cond_br_not_zero(ctx, v65);
                        let v67 = &constructor_cond_br(ctx, v50, v51, v66);
                        let v68 = &constructor_with_flags_side_effect(ctx, v58, v67);
                        let v69 = constructor_emit_side_effect(ctx, v68);
                        let v70 = Some(v69);
                        // Rule at src/isa/aarch64/lower.isle line 2918.
                        return v70;
                    }
                    let v71 = C::ty_int_ref_scalar_64(ctx, v57);
                    if let Some(v72) = v71 {
                        let v58 = &constructor_flags_to_producesflags(ctx, v3);
                        let v73 = constructor_put_in_reg_zext64(ctx, v3);
                        let v74 = C::branch_target(ctx, v22.0);
                        let v75 = C::branch_target(ctx, v22.1);
                        let v76 = C::cond_br_not_zero(ctx, v73);
                        let v77 = &constructor_cond_br(ctx, v74, v75, v76);
                        let v78 = &constructor_with_flags_side_effect(ctx, v58, v77);
                        let v79 = constructor_emit_side_effect(ctx, v78);
                        let v80 = Some(v79);
                        // Rule at src/isa/aarch64/lower.isle line 2927.
                        return v80;
                    }
                }
            }
        }
        &InstructionData::Jump {
            opcode: ref v139,
            destination: v140,
        } => {
            if let &Opcode::Jump = v139 {
                let v141 = C::single_target(ctx, arg1);
                if let Some(v142) = v141 {
                    let v143 = C::branch_target(ctx, v142);
                    let v144 = &constructor_aarch64_jump(ctx, v143);
                    let v145 = constructor_emit_side_effect(ctx, v144);
                    let v146 = Some(v145);
                    // Rule at src/isa/aarch64/lower.isle line 2955.
                    return v146;
                }
            }
        }
        _ => {}
    }
    None
}

// Generated as internal constructor for term is_fneg.
pub fn constructor_is_fneg<C: Context>(ctx: &mut C, arg0: Value) -> IsFneg {
    let v1 = C::def_inst(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = &C::inst_data(ctx, v2);
        if let &InstructionData::Unary {
            opcode: ref v4,
            arg: v5,
        } = v3
        {
            if let &Opcode::Fneg = v4 {
                let v7 = IsFneg::Result {
                    negate: 0x1,
                    value: v5,
                };
                // Rule at src/isa/aarch64/lower.isle line 523.
                return v7;
            }
        }
    }
    let v9 = IsFneg::Result {
        negate: 0x0,
        value: arg0,
    };
    // Rule at src/isa/aarch64/lower.isle line 524.
    return v9;
}

// Generated as internal constructor for term is_fneg_neg.
pub fn constructor_is_fneg_neg<C: Context>(ctx: &mut C, arg0: &IsFneg) -> u64 {
    if let &IsFneg::Result {
        negate: v1,
        value: v2,
    } = arg0
    {
        // Rule at src/isa/aarch64/lower.isle line 527.
        return v1;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "is_fneg_neg", "src/isa/aarch64/lower.isle line 526"
    )
}

// Generated as internal constructor for term get_fneg_value.
pub fn constructor_get_fneg_value<C: Context>(ctx: &mut C, arg0: &IsFneg) -> Value {
    if let &IsFneg::Result {
        negate: v1,
        value: v2,
    } = arg0
    {
        // Rule at src/isa/aarch64/lower.isle line 530.
        return v2;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "get_fneg_value", "src/isa/aarch64/lower.isle line 529"
    )
}

// Generated as internal constructor for term fmadd_series.
pub fn constructor_fmadd_series<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: u64,
    arg2: u64,
    arg3: Value,
    arg4: Value,
    arg5: Value,
) -> InstOutput {
    let v1 = C::ty_scalar_float(ctx, arg0);
    if let Some(v2) = v1 {
        match arg1 {
            0x0 => {
                match arg2 {
                    0x0 => {
                        let v9 = &constructor_scalar_size(ctx, v2);
                        let v10 = C::put_in_reg(ctx, arg3);
                        let v11 = C::put_in_reg(ctx, arg4);
                        let v12 = C::put_in_reg(ctx, arg5);
                        let v13 = constructor_fpu_rrrr(ctx, &FPUOp3::MAdd, v9, v10, v11, v12);
                        let v14 = constructor_output_reg(ctx, v13);
                        // Rule at src/isa/aarch64/lower.isle line 534.
                        return v14;
                    }
                    0x1 => {
                        let v9 = &constructor_scalar_size(ctx, v2);
                        let v10 = C::put_in_reg(ctx, arg3);
                        let v11 = C::put_in_reg(ctx, arg4);
                        let v12 = C::put_in_reg(ctx, arg5);
                        let v22 = constructor_fpu_rrrr(ctx, &FPUOp3::NMSub, v9, v10, v11, v12);
                        let v23 = constructor_output_reg(ctx, v22);
                        // Rule at src/isa/aarch64/lower.isle line 540.
                        return v23;
                    }
                    _ => {}
                }
            }
            0x1 => {
                match arg2 {
                    0x0 => {
                        let v9 = &constructor_scalar_size(ctx, v2);
                        let v10 = C::put_in_reg(ctx, arg3);
                        let v11 = C::put_in_reg(ctx, arg4);
                        let v12 = C::put_in_reg(ctx, arg5);
                        let v16 = constructor_fpu_rrrr(ctx, &FPUOp3::MSub, v9, v10, v11, v12);
                        let v17 = constructor_output_reg(ctx, v16);
                        // Rule at src/isa/aarch64/lower.isle line 536.
                        return v17;
                    }
                    0x1 => {
                        let v9 = &constructor_scalar_size(ctx, v2);
                        let v10 = C::put_in_reg(ctx, arg3);
                        let v11 = C::put_in_reg(ctx, arg4);
                        let v12 = C::put_in_reg(ctx, arg5);
                        let v19 = constructor_fpu_rrrr(ctx, &FPUOp3::NMAdd, v9, v10, v11, v12);
                        let v20 = constructor_output_reg(ctx, v19);
                        // Rule at src/isa/aarch64/lower.isle line 538.
                        return v20;
                    }
                    _ => {}
                }
            }
            _ => {}
        }
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "fmadd_series", "src/isa/aarch64/lower.isle line 532"
    )
}

// Generated as internal constructor for term lower_fmla.
pub fn constructor_lower_fmla<C: Context>(
    ctx: &mut C,
    arg0: &VecALUModOp,
    arg1: Value,
    arg2: Value,
    arg3: Value,
    arg4: &VectorSize,
) -> Reg {
    let v18 = C::def_inst(ctx, arg2);
    if let Some(v19) = v18 {
        let v20 = &C::inst_data(ctx, v19);
        if let &InstructionData::Unary {
            opcode: ref v21,
            arg: v22,
        } = v20
        {
            if let &Opcode::Fneg = v21 {
                let v85 = &constructor_neg_fmla(ctx, arg0);
                let v87 = constructor_lower_fmla(ctx, v85, arg1, v22, arg3, arg4);
                // Rule at src/isa/aarch64/lower.isle line 596.
                return v87;
            }
        }
    }
    let v9 = C::def_inst(ctx, arg1);
    if let Some(v10) = v9 {
        let v11 = &C::inst_data(ctx, v10);
        if let &InstructionData::Unary {
            opcode: ref v12,
            arg: v13,
        } = v11
        {
            if let &Opcode::Fneg = v12 {
                let v85 = &constructor_neg_fmla(ctx, arg0);
                let v86 = constructor_lower_fmla(ctx, v85, v13, arg2, arg3, arg4);
                // Rule at src/isa/aarch64/lower.isle line 594.
                return v86;
            }
        }
    }
    match arg4 {
        &VectorSize::Size32x4 => {
            if let Some(v19) = v18 {
                let v20 = &C::inst_data(ctx, v19);
                if let &InstructionData::LoadNoOffset {
                    opcode: ref v48,
                    arg: v49,
                    flags: v50,
                } = v20
                {
                    if let &Opcode::Bitcast = v48 {
                        let v51 = C::def_inst(ctx, v49);
                        if let Some(v52) = v51 {
                            let v53 = &C::inst_data(ctx, v52);
                            if let &InstructionData::Shuffle {
                                opcode: ref v54,
                                args: ref v55,
                                imm: v56,
                            } = v53
                            {
                                if let &Opcode::Shuffle = v54 {
                                    let v60 = C::shuffle32_from_imm(ctx, v56);
                                    if let Some(v61) = v60 {
                                        let v66 = C::u8_as_u64(ctx, v61.0);
                                        let v67 = C::u64_lt(ctx, v66, 0x4);
                                        if v67 == true {
                                            let v57 = C::unpack_value_array_2(ctx, v55);
                                            if v57.0 == v57.1 {
                                                if v61.0 == v61.1 {
                                                    if v61.0 == v61.2 {
                                                        if v61.0 == v61.3 {
                                                            let v5 = C::put_in_reg(ctx, arg3);
                                                            let v6 = C::put_in_reg(ctx, arg1);
                                                            let v68 = C::put_in_reg(ctx, v57.0);
                                                            let v69 = constructor_vec_fmla_elem(
                                                                ctx, arg0, v5, v6, v68, arg4, v61.0,
                                                            );
                                                            // Rule at src/isa/aarch64/lower.isle line 578.
                                                            return v69;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
            if let Some(v10) = v9 {
                let v11 = &C::inst_data(ctx, v10);
                if let &InstructionData::LoadNoOffset {
                    opcode: ref v25,
                    arg: v26,
                    flags: v27,
                } = v11
                {
                    if let &Opcode::Bitcast = v25 {
                        let v28 = C::def_inst(ctx, v26);
                        if let Some(v29) = v28 {
                            let v30 = &C::inst_data(ctx, v29);
                            if let &InstructionData::Shuffle {
                                opcode: ref v31,
                                args: ref v32,
                                imm: v33,
                            } = v30
                            {
                                if let &Opcode::Shuffle = v31 {
                                    let v37 = C::shuffle32_from_imm(ctx, v33);
                                    if let Some(v38) = v37 {
                                        let v43 = C::u8_as_u64(ctx, v38.0);
                                        let v45 = C::u64_lt(ctx, v43, 0x4);
                                        if v45 == true {
                                            let v34 = C::unpack_value_array_2(ctx, v32);
                                            if v34.0 == v34.1 {
                                                if v38.0 == v38.1 {
                                                    if v38.0 == v38.2 {
                                                        if v38.0 == v38.3 {
                                                            let v5 = C::put_in_reg(ctx, arg3);
                                                            let v14 = C::put_in_reg(ctx, arg2);
                                                            let v46 = C::put_in_reg(ctx, v34.0);
                                                            let v47 = constructor_vec_fmla_elem(
                                                                ctx, arg0, v5, v14, v46, arg4,
                                                                v38.0,
                                                            );
                                                            // Rule at src/isa/aarch64/lower.isle line 575.
                                                            return v47;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
        &VectorSize::Size64x2 => {
            if let Some(v19) = v18 {
                let v20 = &C::inst_data(ctx, v19);
                if let &InstructionData::LoadNoOffset {
                    opcode: ref v48,
                    arg: v49,
                    flags: v50,
                } = v20
                {
                    if let &Opcode::Bitcast = v48 {
                        let v51 = C::def_inst(ctx, v49);
                        if let Some(v52) = v51 {
                            let v53 = &C::inst_data(ctx, v52);
                            if let &InstructionData::Shuffle {
                                opcode: ref v54,
                                args: ref v55,
                                imm: v56,
                            } = v53
                            {
                                if let &Opcode::Shuffle = v54 {
                                    let v78 = C::shuffle64_from_imm(ctx, v56);
                                    if let Some(v79) = v78 {
                                        let v82 = C::u8_as_u64(ctx, v79.0);
                                        let v83 = C::u64_lt(ctx, v82, 0x2);
                                        if v83 == true {
                                            let v57 = C::unpack_value_array_2(ctx, v55);
                                            if v57.0 == v57.1 {
                                                if v79.0 == v79.1 {
                                                    let v5 = C::put_in_reg(ctx, arg3);
                                                    let v6 = C::put_in_reg(ctx, arg1);
                                                    let v68 = C::put_in_reg(ctx, v57.0);
                                                    let v84 = constructor_vec_fmla_elem(
                                                        ctx, arg0, v5, v6, v68, arg4, v79.0,
                                                    );
                                                    // Rule at src/isa/aarch64/lower.isle line 584.
                                                    return v84;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
            if let Some(v10) = v9 {
                let v11 = &C::inst_data(ctx, v10);
                if let &InstructionData::LoadNoOffset {
                    opcode: ref v25,
                    arg: v26,
                    flags: v27,
                } = v11
                {
                    if let &Opcode::Bitcast = v25 {
                        let v28 = C::def_inst(ctx, v26);
                        if let Some(v29) = v28 {
                            let v30 = &C::inst_data(ctx, v29);
                            if let &InstructionData::Shuffle {
                                opcode: ref v31,
                                args: ref v32,
                                imm: v33,
                            } = v30
                            {
                                if let &Opcode::Shuffle = v31 {
                                    let v70 = C::shuffle64_from_imm(ctx, v33);
                                    if let Some(v71) = v70 {
                                        let v74 = C::u8_as_u64(ctx, v71.0);
                                        let v76 = C::u64_lt(ctx, v74, 0x2);
                                        if v76 == true {
                                            let v34 = C::unpack_value_array_2(ctx, v32);
                                            if v34.0 == v34.1 {
                                                if v71.0 == v71.1 {
                                                    let v5 = C::put_in_reg(ctx, arg3);
                                                    let v14 = C::put_in_reg(ctx, arg2);
                                                    let v46 = C::put_in_reg(ctx, v34.0);
                                                    let v77 = constructor_vec_fmla_elem(
                                                        ctx, arg0, v5, v14, v46, arg4, v71.0,
                                                    );
                                                    // Rule at src/isa/aarch64/lower.isle line 581.
                                                    return v77;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
        _ => {}
    }
    if let Some(v19) = v18 {
        let v20 = &C::inst_data(ctx, v19);
        if let &InstructionData::Unary {
            opcode: ref v21,
            arg: v22,
        } = v20
        {
            if let &Opcode::Splat = v21 {
                let v5 = C::put_in_reg(ctx, arg3);
                let v6 = C::put_in_reg(ctx, arg1);
                let v23 = C::put_in_reg(ctx, v22);
                let v24 = constructor_vec_fmla_elem(ctx, arg0, v5, v6, v23, arg4, 0x0);
                // Rule at src/isa/aarch64/lower.isle line 565.
                return v24;
            }
        }
    }
    if let Some(v10) = v9 {
        let v11 = &C::inst_data(ctx, v10);
        if let &InstructionData::Unary {
            opcode: ref v12,
            arg: v13,
        } = v11
        {
            if let &Opcode::Splat = v12 {
                let v5 = C::put_in_reg(ctx, arg3);
                let v14 = C::put_in_reg(ctx, arg2);
                let v15 = C::put_in_reg(ctx, v13);
                let v17 = constructor_vec_fmla_elem(ctx, arg0, v5, v14, v15, arg4, 0x0);
                // Rule at src/isa/aarch64/lower.isle line 563.
                return v17;
            }
        }
    }
    let v5 = C::put_in_reg(ctx, arg3);
    let v6 = C::put_in_reg(ctx, arg1);
    let v7 = C::put_in_reg(ctx, arg2);
    let v8 = constructor_vec_rrr_mod(ctx, arg0, v5, v6, v7, arg4);
    // Rule at src/isa/aarch64/lower.isle line 558.
    return v8;
}

// Generated as internal constructor for term neg_fmla.
pub fn constructor_neg_fmla<C: Context>(ctx: &mut C, arg0: &VecALUModOp) -> VecALUModOp {
    match arg0 {
        &VecALUModOp::Fmla => {
            // Rule at src/isa/aarch64/lower.isle line 600.
            return VecALUModOp::Fmls;
        }
        &VecALUModOp::Fmls => {
            // Rule at src/isa/aarch64/lower.isle line 601.
            return VecALUModOp::Fmla;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "neg_fmla", "src/isa/aarch64/lower.isle line 599"
    )
}

// Generated as internal constructor for term put_nonzero_in_reg_zext64.
pub fn constructor_put_nonzero_in_reg_zext64<C: Context>(ctx: &mut C, arg0: Value) -> Reg {
    let v4 = C::def_inst(ctx, arg0);
    if let Some(v5) = v4 {
        let v6 = &C::inst_data(ctx, v5);
        if let &InstructionData::UnaryImm {
            opcode: ref v7,
            imm: v8,
        } = v6
        {
            if let &Opcode::Iconst = v7 {
                let v9 = C::nonzero_u64_from_imm64(ctx, v8);
                if let Some(v10) = v9 {
                    let v3 = C::value_type(ctx, arg0);
                    let v12 = constructor_imm(ctx, v3, &ImmExtend::Zero, v10);
                    // Rule at src/isa/aarch64/lower.isle line 1008.
                    return v12;
                }
            }
        }
    }
    let v1 = constructor_put_in_reg_zext64(ctx, arg0);
    let v2 = constructor_trap_if_zero_divisor(ctx, v1);
    // Rule at src/isa/aarch64/lower.isle line 1003.
    return v2;
}

// Generated as internal constructor for term put_nonzero_in_reg_sext64.
pub fn constructor_put_nonzero_in_reg_sext64<C: Context>(ctx: &mut C, arg0: Value) -> Reg {
    let v4 = C::def_inst(ctx, arg0);
    if let Some(v5) = v4 {
        let v6 = &C::inst_data(ctx, v5);
        if let &InstructionData::UnaryImm {
            opcode: ref v7,
            imm: v8,
        } = v6
        {
            if let &Opcode::Iconst = v7 {
                let v9 = C::nonzero_u64_from_imm64(ctx, v8);
                if let Some(v10) = v9 {
                    let v3 = C::value_type(ctx, arg0);
                    let v12 = constructor_imm(ctx, v3, &ImmExtend::Sign, v10);
                    // Rule at src/isa/aarch64/lower.isle line 1051.
                    return v12;
                }
            }
        }
    }
    let v1 = constructor_put_in_reg_sext64(ctx, arg0);
    let v2 = constructor_trap_if_zero_divisor(ctx, v1);
    // Rule at src/isa/aarch64/lower.isle line 1046.
    return v2;
}

// Generated as internal constructor for term cmp_and_choose.
pub fn constructor_cmp_and_choose<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &Cond,
    arg2: bool,
    arg3: Value,
    arg4: Value,
) -> ValueRegs {
    let v14 = C::fits_in_16(ctx, arg0);
    if let Some(v15) = v14 {
        let v7 = C::put_in_reg(ctx, arg3);
        let v16 = C::ty_bits(ctx, v15);
        let v18 = constructor_extend(ctx, v7, arg2, v16, 0x20);
        let v19 = C::put_in_reg(ctx, arg4);
        let v20 = constructor_extend(ctx, v19, arg2, v16, 0x20);
        let v21 = &constructor_operand_size(ctx, v15);
        let v22 = &constructor_cmp(ctx, v21, v18, v20);
        let v23 = &constructor_csel(ctx, arg1, v18, v20);
        let v24 = constructor_with_flags_reg(ctx, v22, v23);
        let v25 = C::value_reg(ctx, v24);
        // Rule at src/isa/aarch64/lower.isle line 1098.
        return v25;
    }
    let v1 = C::fits_in_64(ctx, arg0);
    if let Some(v2) = v1 {
        let v7 = C::put_in_reg(ctx, arg3);
        let v8 = C::put_in_reg(ctx, arg4);
        let v9 = &constructor_operand_size(ctx, v2);
        let v10 = &constructor_cmp(ctx, v9, v7, v8);
        let v11 = &constructor_csel(ctx, arg1, v7, v8);
        let v12 = constructor_with_flags_reg(ctx, v10, v11);
        let v13 = C::value_reg(ctx, v12);
        // Rule at src/isa/aarch64/lower.isle line 1090.
        return v13;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "cmp_and_choose", "src/isa/aarch64/lower.isle line 1089"
    )
}

// Generated as internal constructor for term aarch64_uload.
pub fn constructor_aarch64_uload<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &AMode,
    arg2: MemFlags,
) -> Reg {
    match arg0 {
        I8 => {
            let v3 = constructor_aarch64_uload8(ctx, arg1, arg2);
            // Rule at src/isa/aarch64/lower.isle line 1179.
            return v3;
        }
        I16 => {
            let v4 = constructor_aarch64_uload16(ctx, arg1, arg2);
            // Rule at src/isa/aarch64/lower.isle line 1180.
            return v4;
        }
        I32 => {
            let v5 = constructor_aarch64_uload32(ctx, arg1, arg2);
            // Rule at src/isa/aarch64/lower.isle line 1181.
            return v5;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "aarch64_uload", "src/isa/aarch64/lower.isle line 1178"
    )
}

// Generated as internal constructor for term aarch64_sload.
pub fn constructor_aarch64_sload<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &AMode,
    arg2: MemFlags,
) -> Reg {
    match arg0 {
        I8 => {
            let v3 = constructor_aarch64_sload8(ctx, arg1, arg2);
            // Rule at src/isa/aarch64/lower.isle line 1238.
            return v3;
        }
        I16 => {
            let v4 = constructor_aarch64_sload16(ctx, arg1, arg2);
            // Rule at src/isa/aarch64/lower.isle line 1239.
            return v4;
        }
        I32 => {
            let v5 = constructor_aarch64_sload32(ctx, arg1, arg2);
            // Rule at src/isa/aarch64/lower.isle line 1240.
            return v5;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "aarch64_sload", "src/isa/aarch64/lower.isle line 1237"
    )
}

// Generated as internal constructor for term lower_shl128.
pub fn constructor_lower_shl128<C: Context>(ctx: &mut C, arg0: ValueRegs, arg1: Reg) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x0);
    let v5 = C::value_regs_get(ctx, arg0, 0x1);
    let v7 = constructor_lsl(ctx, I64, v3, arg1);
    let v8 = constructor_lsl(ctx, I64, v5, arg1);
    let v10 = C::zero_reg(ctx);
    let v11 = constructor_orr_not(ctx, I32, v10, arg1);
    let v13 = C::imm_shift_from_u8(ctx, 0x1);
    let v14 = constructor_lsr_imm(ctx, I64, v3, v13);
    let v15 = constructor_lsr(ctx, I64, v14, v11);
    let v16 = constructor_orr(ctx, I64, v8, v15);
    let v18 = C::u64_into_imm_logic(ctx, I64, 0x40);
    let v19 = &constructor_tst_imm(ctx, I64, arg1, v18);
    let v21 = C::zero_reg(ctx);
    let v22 = &constructor_csel(ctx, &Cond::Ne, v21, v7);
    let v23 = &constructor_csel(ctx, &Cond::Ne, v7, v16);
    let v24 = &constructor_consumes_flags_concat(ctx, v22, v23);
    let v25 = constructor_with_flags(ctx, v19, v24);
    // Rule at src/isa/aarch64/lower.isle line 1372.
    return v25;
}

// Generated as internal constructor for term do_shift.
pub fn constructor_do_shift<C: Context>(
    ctx: &mut C,
    arg0: &ALUOp,
    arg1: Type,
    arg2: Reg,
    arg3: Value,
) -> Reg {
    let v16 = C::def_inst(ctx, arg3);
    if let Some(v17) = v16 {
        let v18 = &C::inst_data(ctx, v17);
        if let &InstructionData::UnaryImm {
            opcode: ref v19,
            imm: v20,
        } = v18
        {
            if let &Opcode::Iconst = v19 {
                let v21 = C::imm_shift_from_imm64(ctx, arg1, v20);
                if let Some(v22) = v21 {
                    let v23 = constructor_alu_rr_imm_shift(ctx, arg0, arg1, arg2, v22);
                    // Rule at src/isa/aarch64/lower.isle line 1435.
                    return v23;
                }
            }
        }
    }
    match arg1 {
        I32 => {
            let v6 = C::put_in_regs(ctx, arg3);
            let v8 = C::value_regs_get(ctx, v6, 0x0);
            let v13 = constructor_alu_rrr(ctx, arg0, I32, arg2, v8);
            // Rule at src/isa/aarch64/lower.isle line 1426.
            return v13;
        }
        I64 => {
            let v6 = C::put_in_regs(ctx, arg3);
            let v8 = C::value_regs_get(ctx, v6, 0x0);
            let v15 = constructor_alu_rrr(ctx, arg0, I64, arg2, v8);
            // Rule at src/isa/aarch64/lower.isle line 1427.
            return v15;
        }
        _ => {}
    }
    let v2 = C::fits_in_16(ctx, arg1);
    if let Some(v3) = v2 {
        let v6 = C::put_in_regs(ctx, arg3);
        let v8 = C::value_regs_get(ctx, v6, 0x0);
        let v10 = C::shift_mask(ctx, v3);
        let v11 = constructor_and_imm(ctx, I32, v8, v10);
        let v12 = constructor_alu_rrr(ctx, arg0, I32, arg2, v11);
        // Rule at src/isa/aarch64/lower.isle line 1417.
        return v12;
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "do_shift", "src/isa/aarch64/lower.isle line 1406"
    )
}

// Generated as internal constructor for term lower_ushr128.
pub fn constructor_lower_ushr128<C: Context>(ctx: &mut C, arg0: ValueRegs, arg1: Reg) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x0);
    let v5 = C::value_regs_get(ctx, arg0, 0x1);
    let v7 = constructor_lsr(ctx, I64, v3, arg1);
    let v8 = constructor_lsr(ctx, I64, v5, arg1);
    let v10 = C::zero_reg(ctx);
    let v11 = constructor_orr_not(ctx, I32, v10, arg1);
    let v13 = C::imm_shift_from_u8(ctx, 0x1);
    let v14 = constructor_lsl_imm(ctx, I64, v5, v13);
    let v15 = constructor_lsl(ctx, I64, v14, v11);
    let v16 = constructor_orr(ctx, I64, v7, v15);
    let v18 = C::u64_into_imm_logic(ctx, I64, 0x40);
    let v19 = &constructor_tst_imm(ctx, I64, arg1, v18);
    let v21 = &constructor_csel(ctx, &Cond::Ne, v8, v16);
    let v22 = C::zero_reg(ctx);
    let v23 = &constructor_csel(ctx, &Cond::Ne, v22, v8);
    let v24 = &constructor_consumes_flags_concat(ctx, v21, v23);
    let v25 = constructor_with_flags(ctx, v19, v24);
    // Rule at src/isa/aarch64/lower.isle line 1479.
    return v25;
}

// Generated as internal constructor for term lower_sshr128.
pub fn constructor_lower_sshr128<C: Context>(ctx: &mut C, arg0: ValueRegs, arg1: Reg) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x0);
    let v5 = C::value_regs_get(ctx, arg0, 0x1);
    let v7 = constructor_lsr(ctx, I64, v3, arg1);
    let v8 = constructor_asr(ctx, I64, v5, arg1);
    let v10 = C::zero_reg(ctx);
    let v11 = constructor_orr_not(ctx, I32, v10, arg1);
    let v13 = C::imm_shift_from_u8(ctx, 0x1);
    let v14 = constructor_lsl_imm(ctx, I64, v5, v13);
    let v15 = constructor_lsl(ctx, I64, v14, v11);
    let v17 = C::imm_shift_from_u8(ctx, 0x3F);
    let v18 = constructor_asr_imm(ctx, I64, v5, v17);
    let v19 = constructor_orr(ctx, I64, v7, v15);
    let v21 = C::u64_into_imm_logic(ctx, I64, 0x40);
    let v22 = &constructor_tst_imm(ctx, I64, arg1, v21);
    let v24 = &constructor_csel(ctx, &Cond::Ne, v8, v19);
    let v25 = &constructor_csel(ctx, &Cond::Ne, v18, v8);
    let v26 = &constructor_consumes_flags_concat(ctx, v24, v25);
    let v27 = constructor_with_flags(ctx, v22, v26);
    // Rule at src/isa/aarch64/lower.isle line 1538.
    return v27;
}

// Generated as internal constructor for term small_rotr.
pub fn constructor_small_rotr<C: Context>(ctx: &mut C, arg0: Type, arg1: Reg, arg2: Reg) -> Reg {
    let v4 = C::rotr_mask(ctx, arg0);
    let v5 = constructor_and_imm(ctx, I32, arg2, v4);
    let v6 = C::ty_bits(ctx, arg0);
    let v7 = C::u8_into_imm12(ctx, v6);
    let v8 = constructor_sub_imm(ctx, I32, v5, v7);
    let v9 = C::zero_reg(ctx);
    let v10 = constructor_sub(ctx, I32, v9, v8);
    let v11 = constructor_lsr(ctx, I32, arg1, v5);
    let v12 = constructor_lsl(ctx, I32, arg1, v10);
    let v13 = constructor_orr(ctx, I32, v12, v11);
    // Rule at src/isa/aarch64/lower.isle line 1657.
    return v13;
}

// Generated as internal constructor for term small_rotr_imm.
pub fn constructor_small_rotr_imm<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
    arg2: ImmShift,
) -> Reg {
    let v4 = constructor_lsr_imm(ctx, I32, arg1, arg2);
    let v5 = C::rotr_opposite_amount(ctx, arg0, arg2);
    let v6 = constructor_lsl_imm(ctx, I32, arg1, v5);
    let v7 = constructor_orr(ctx, I32, v6, v4);
    // Rule at src/isa/aarch64/lower.isle line 1678.
    return v7;
}

// Generated as internal constructor for term lower_clz128.
pub fn constructor_lower_clz128<C: Context>(ctx: &mut C, arg0: ValueRegs) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x1);
    let v4 = constructor_a64_clz(ctx, I64, v3);
    let v6 = C::value_regs_get(ctx, arg0, 0x0);
    let v7 = constructor_a64_clz(ctx, I64, v6);
    let v9 = C::imm_shift_from_u8(ctx, 0x6);
    let v10 = constructor_lsr_imm(ctx, I64, v4, v9);
    let v11 = constructor_madd(ctx, I64, v7, v10, v4);
    let v14 = constructor_imm(ctx, I64, &ImmExtend::Zero, 0x0);
    let v15 = C::value_regs(ctx, v11, v14);
    // Rule at src/isa/aarch64/lower.isle line 1743.
    return v15;
}

// Generated as internal constructor for term put_in_reg_ext32.
pub fn constructor_put_in_reg_ext32<C: Context>(
    ctx: &mut C,
    arg0: Value,
    arg1: &ArgumentExtension,
) -> Reg {
    match arg1 {
        &ArgumentExtension::Uext => {
            let v3 = constructor_put_in_reg_zext32(ctx, arg0);
            // Rule at src/isa/aarch64/lower.isle line 2646.
            return v3;
        }
        &ArgumentExtension::Sext => {
            let v2 = constructor_put_in_reg_sext32(ctx, arg0);
            // Rule at src/isa/aarch64/lower.isle line 2644.
            return v2;
        }
        _ => {}
    }
    unreachable!(
        "no rule matched for term {} at {}; should it be partial?",
        "put_in_reg_ext32", "src/isa/aarch64/lower.isle line 2643"
    )
}

// Generated as internal constructor for term overflow_op_small.
pub fn constructor_overflow_op_small<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Value,
    arg2: Value,
    arg3: &ArgumentExtension,
    arg4: &ALUOp,
) -> InstOutput {
    let v5 = &constructor_lower_extend_op(ctx, arg0, arg3);
    let v6 = constructor_put_in_reg_ext32(ctx, arg1, arg3);
    let v7 = C::put_in_reg(ctx, arg2);
    let v8 = constructor_alu_rrr_extend(ctx, arg4, arg0, v6, v7, v5);
    let v10 = &constructor_cmp_extend(ctx, &OperandSize::Size32, v8, v8, v5);
    let v12 = &constructor_cset(ctx, &Cond::Ne);
    let v13 = constructor_with_flags_reg(ctx, v10, v12);
    let v14 = C::value_reg(ctx, v8);
    let v15 = C::value_reg(ctx, v13);
    let v16 = C::output_pair(ctx, v14, v15);
    // Rule at src/isa/aarch64/lower.isle line 2652.
    return v16;
}

// Generated as internal constructor for term overflow_op_normal.
pub fn constructor_overflow_op_normal<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Value,
    arg2: Value,
    arg3: &ALUOp,
    arg4: &Cond,
) -> InstOutput {
    let v5 = C::put_in_reg(ctx, arg1);
    let v6 = C::put_in_reg(ctx, arg2);
    let v7 = &constructor_alu_rrr_with_flags_paired(ctx, arg0, v5, v6, arg3);
    let v8 = &constructor_cset_paired(ctx, arg4);
    let v9 = constructor_with_flags(ctx, v7, v8);
    let v11 = C::value_regs_get(ctx, v9, 0x0);
    let v12 = C::value_reg(ctx, v11);
    let v14 = C::value_regs_get(ctx, v9, 0x1);
    let v15 = C::value_reg(ctx, v14);
    let v16 = C::output_pair(ctx, v12, v15);
    // Rule at src/isa/aarch64/lower.isle line 2681.
    return v16;
}

// Generated as internal constructor for term overflow_op_128.
pub fn constructor_overflow_op_128<C: Context>(
    ctx: &mut C,
    arg0: Value,
    arg1: Value,
    arg2: &ALUOp,
    arg3: &ALUOp,
    arg4: &Cond,
) -> InstOutput {
    let v5 = C::put_in_regs(ctx, arg0);
    let v7 = C::value_regs_get(ctx, v5, 0x0);
    let v9 = C::value_regs_get(ctx, v5, 0x1);
    let v10 = C::put_in_regs(ctx, arg1);
    let v11 = C::value_regs_get(ctx, v10, 0x0);
    let v12 = C::value_regs_get(ctx, v10, 0x1);
    let v14 = &constructor_alu_rrr_with_flags_paired(ctx, I64, v7, v11, arg2);
    let v15 = &constructor_alu_rrr_with_flags_chained(ctx, I64, v9, v12, arg3);
    let v16 = &constructor_cset_paired(ctx, arg4);
    let v17 = &constructor_with_flags_chained(ctx, v14, v15, v16);
    let v18 = constructor_multi_reg_to_pair_and_single(ctx, v17);
    // Rule at src/isa/aarch64/lower.isle line 2692.
    return v18;
}
