Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 22:44:46 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.312        0.000                      0                 1074        0.035        0.000                      0                 1074        3.750        0.000                       0                   421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.312        0.000                      0                 1070        0.035        0.000                      0                 1070        3.750        0.000                       0                   421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.395        0.000                      0                    4        1.096        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 2.749ns (30.888%)  route 6.151ns (69.112%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.681     9.675    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.799 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=6, routed)           0.518    10.317    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.467 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.487    10.953    alum/DI[2]
    SLICE_X44Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    11.553 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    alum/out_sig0_carry_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.887 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.569    12.457    sm/data0[5]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.303    12.760 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.607    13.366    display/ram_reg_8
    SLICE_X47Y87         LUT5 (Prop_lut5_I2_O)        0.120    13.486 r  display/ram_reg_i_8/O
                         net (fo=1, routed)           0.539    14.026    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769    14.338    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 2.765ns (31.098%)  route 6.126ns (68.902%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.681     9.675    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.799 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=6, routed)           0.518    10.317    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.467 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.487    10.953    alum/DI[2]
    SLICE_X44Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    11.553 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    alum/out_sig0_carry_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.667    alum/out_sig0_carry__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.906 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.541    12.448    sm/data0[10]
    SLICE_X47Y86         LUT6 (Prop_lut6_I5_O)        0.302    12.750 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.462    13.212    sm/out_sig0_carry__1_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.118    13.330 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.687    14.017    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    14.339    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 2.154ns (24.286%)  route 6.715ns (75.714%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.916     9.910    sm/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.034 r  sm/ram_reg_i_40/O
                         net (fo=22, routed)          0.675    10.709    sm/ram_reg_i_35_0[0]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.124    10.833 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.833    alum/S[0]
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.080 r  alum/out_sig0_carry/O[0]
                         net (fo=1, routed)           0.588    11.668    sm/data0[0]
    SLICE_X42Y84         LUT6 (Prop_lut6_I0_O)        0.299    11.967 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.171    12.138    sm/ram_reg_i_77_n_0
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.124    12.262 r  sm/ram_reg_i_41/O
                         net (fo=3, routed)           0.703    12.965    sm/ram_reg_i_41_n_0
    SLICE_X41Y82         LUT5 (Prop_lut5_I3_O)        0.118    13.083 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.912    13.995    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768    14.339    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 2.860ns (32.283%)  route 5.999ns (67.717%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.681     9.675    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.799 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=6, routed)           0.518    10.317    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.467 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.487    10.953    alum/DI[2]
    SLICE_X44Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    11.553 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    alum/out_sig0_carry_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.667    alum/out_sig0_carry__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.781    alum/out_sig0_carry__1_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.003 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.459    12.462    sm/O[0]
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.299    12.761 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.419    13.180    display/ram_reg_6
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.119    13.299 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.686    13.985    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    14.333    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.148ns (22.909%)  route 7.228ns (77.091%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.722     9.716    sm/M_sm_ra1[1]
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.840 r  sm/ram_reg_i_35/O
                         net (fo=14, routed)          1.070    10.910    sm/ram_reg_i_35_0[2]
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.034 r  sm/D_states_q[7]_i_71/O
                         net (fo=7, routed)           0.602    11.636    sm/D_states_q[7]_i_71_n_0
    SLICE_X41Y81         LUT4 (Prop_lut4_I0_O)        0.118    11.754 r  sm/D_states_q[7]_i_39/O
                         net (fo=2, routed)           0.452    12.206    sm/D_states_q[7]_i_39_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I3_O)        0.326    12.532 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.796    13.328    sm/D_states_q[1]_i_8_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.452 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.000    13.452    sm/D_states_q[1]_i_3_n_0
    SLICE_X42Y81         MUXF7 (Prop_muxf7_I1_O)      0.214    13.666 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.836    14.502    sm/D_states_d__0[1]
    SLICE_X42Y81         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)       -0.201    14.853    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 2.744ns (31.044%)  route 6.095ns (68.956%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.681     9.675    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.799 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=6, routed)           0.518    10.317    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.467 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.487    10.953    alum/DI[2]
    SLICE_X44Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    11.553 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    alum/out_sig0_carry_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.667    alum/out_sig0_carry__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.889 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.564    12.453    sm/data0[8]
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.299    12.752 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.423    13.175    sm/out_sig0_carry__1_2
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.117    13.292 r  sm/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.673    13.965    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774    14.333    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -13.965    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 2.875ns (32.508%)  route 5.969ns (67.492%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.681     9.675    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.799 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=6, routed)           0.518    10.317    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.467 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.487    10.953    alum/DI[2]
    SLICE_X44Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    11.553 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    alum/out_sig0_carry_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.667    alum/out_sig0_carry__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.980 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.415    12.396    sm/data0[11]
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.306    12.702 r  sm/ram_reg_i_19/O
                         net (fo=3, routed)           0.445    13.147    sm/out_sig0_carry__1
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.150    13.297 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.673    13.970    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    14.339    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.970    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.753ns (30.485%)  route 6.278ns (69.515%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.681     9.675    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.799 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=6, routed)           0.518    10.317    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.467 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.487    10.953    alum/DI[2]
    SLICE_X44Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    11.553 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    alum/out_sig0_carry_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.887 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.569    12.457    sm/data0[5]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.303    12.760 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.607    13.366    display/ram_reg_8
    SLICE_X47Y87         LUT5 (Prop_lut5_I2_O)        0.124    13.490 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.666    14.157    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 2.771ns (30.722%)  route 6.249ns (69.278%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.681     9.675    L_reg/M_sm_ra1[1]
    SLICE_X42Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.799 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=6, routed)           0.518    10.317    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.150    10.467 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.487    10.953    alum/DI[2]
    SLICE_X44Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    11.553 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.553    alum/out_sig0_carry_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.667    alum/out_sig0_carry__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.906 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.541    12.448    sm/data0[10]
    SLICE_X47Y86         LUT6 (Prop_lut6_I5_O)        0.302    12.750 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.462    13.212    display/ram_reg_1
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.124    13.336 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.810    14.146    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 2.180ns (23.457%)  route 7.114ns (76.543%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y79         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDSE (Prop_fdse_C_Q)         0.518     5.644 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.063     6.707    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X50Y80         LUT2 (Prop_lut2_I0_O)        0.148     6.855 f  sm/D_states_q[7]_i_43/O
                         net (fo=5, routed)           0.859     7.715    sm/D_states_q[7]_i_43_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.328     8.043 r  sm/ram_reg_i_102/O
                         net (fo=1, routed)           0.827     8.870    sm/ram_reg_i_102_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.994 r  sm/ram_reg_i_64/O
                         net (fo=35, routed)          0.916     9.910    sm/M_sm_ra1[1]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124    10.034 r  sm/ram_reg_i_40/O
                         net (fo=22, routed)          0.831    10.865    sm/ram_reg_i_35_0[0]
    SLICE_X46Y80         LUT3 (Prop_lut3_I2_O)        0.150    11.015 f  sm/D_states_q[7]_i_47/O
                         net (fo=9, routed)           0.543    11.557    sm/D_states_q[7]_i_47_n_0
    SLICE_X46Y80         LUT6 (Prop_lut6_I2_O)        0.328    11.885 f  sm/D_states_q[2]_i_22/O
                         net (fo=1, routed)           0.616    12.502    sm/D_states_q[2]_i_22_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.626 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.774    13.400    sm/D_states_q[2]_i_7_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.124    13.524 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.000    13.524    sm/D_states_q[2]_i_2_n_0
    SLICE_X44Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    13.736 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.684    14.420    sm/D_states_d__0[2]
    SLICE_X44Y80         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)       -0.242    14.826    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.859    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.859    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.859    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.859    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.503    sr1/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.940    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.503    sr1/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.940    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.503    sr1/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.940    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.559     1.503    sr1/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.940    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.588%)  route 0.284ns (63.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.948    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.535    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.845    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.588%)  route 0.284ns (63.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.948    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.535    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.845    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y63   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y63   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y63   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y63   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y82   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y86   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y87   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y79   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y79   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y79   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y79   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.934ns (18.062%)  route 4.237ns (81.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=98, routed)          2.156     7.738    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X49Y75         LUT2 (Prop_lut2_I0_O)        0.152     7.890 r  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.145     9.036    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.326     9.362 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.935    10.297    fifo_reset_cond/AS[0]
    SLICE_X42Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.426    14.830    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X42Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.692    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.934ns (18.062%)  route 4.237ns (81.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=98, routed)          2.156     7.738    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X49Y75         LUT2 (Prop_lut2_I0_O)        0.152     7.890 r  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.145     9.036    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.326     9.362 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.935    10.297    fifo_reset_cond/AS[0]
    SLICE_X42Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.426    14.830    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X42Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.692    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.934ns (18.062%)  route 4.237ns (81.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=98, routed)          2.156     7.738    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X49Y75         LUT2 (Prop_lut2_I0_O)        0.152     7.890 r  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.145     9.036    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.326     9.362 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.935    10.297    fifo_reset_cond/AS[0]
    SLICE_X42Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.426    14.830    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X42Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.692    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 0.934ns (18.062%)  route 4.237ns (81.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=98, routed)          2.156     7.738    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X49Y75         LUT2 (Prop_lut2_I0_O)        0.152     7.890 r  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.145     9.036    sm/D_stage_q[3]_i_3_n_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I4_O)        0.326     9.362 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.935    10.297    fifo_reset_cond/AS[0]
    SLICE_X42Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.426    14.830    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X42Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.692    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.508%)  route 0.876ns (82.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.550     1.494    sm/clk_IBUF_BUFG
    SLICE_X45Y76         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  sm/D_states_q_reg[7]/Q
                         net (fo=188, routed)         0.415     2.050    sm/Q[0]
    SLICE_X42Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.095 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.461     2.556    fifo_reset_cond/AS[0]
    SLICE_X42Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.821     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X42Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.508%)  route 0.876ns (82.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.550     1.494    sm/clk_IBUF_BUFG
    SLICE_X45Y76         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  sm/D_states_q_reg[7]/Q
                         net (fo=188, routed)         0.415     2.050    sm/Q[0]
    SLICE_X42Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.095 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.461     2.556    fifo_reset_cond/AS[0]
    SLICE_X42Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.821     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X42Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.508%)  route 0.876ns (82.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.550     1.494    sm/clk_IBUF_BUFG
    SLICE_X45Y76         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  sm/D_states_q_reg[7]/Q
                         net (fo=188, routed)         0.415     2.050    sm/Q[0]
    SLICE_X42Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.095 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.461     2.556    fifo_reset_cond/AS[0]
    SLICE_X42Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.821     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X42Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.508%)  route 0.876ns (82.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.550     1.494    sm/clk_IBUF_BUFG
    SLICE_X45Y76         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  sm/D_states_q_reg[7]/Q
                         net (fo=188, routed)         0.415     2.050    sm/Q[0]
    SLICE_X42Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.095 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.461     2.556    fifo_reset_cond/AS[0]
    SLICE_X42Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.821     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X42Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  1.096    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.792ns  (logic 10.173ns (29.238%)  route 24.619ns (70.762%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=20, routed)          2.537     8.127    L_reg/D_registers_q_reg[4][12]_0[9]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  L_reg/L_7df8efeb_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.676     8.927    L_reg/L_7df8efeb_remainder0__0_carry_i_21_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.051 f  L_reg/L_7df8efeb_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.005    10.056    L_reg/L_7df8efeb_remainder0__0_carry_i_15_n_0
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.152    10.208 r  L_reg/L_7df8efeb_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.877    11.085    L_reg/L_7df8efeb_remainder0__0_carry_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    11.411 r  L_reg/L_7df8efeb_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.203    12.614    L_reg/L_7df8efeb_remainder0__0_carry_i_10_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.738 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.738    bseg_driver/decimal_renderer/i__carry_i_24__0[1]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.288    bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.510 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.801    14.311    L_reg/L_7df8efeb_remainder0[4]
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.299    14.610 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.884    16.494    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.618 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=2, routed)           0.588    17.206    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.330 r  L_reg/i__carry__0_i_13/O
                         net (fo=5, routed)           1.013    18.342    L_reg/i__carry__0_i_13_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I2_O)        0.152    18.494 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.069    19.564    L_reg/i__carry_i_15__0_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.326    19.890 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.293    21.183    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.307 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.307    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.840 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.840    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.957 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.957    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.280 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    23.257    L_reg/bseg_OBUF[10]_inst_i_24[1]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.306    23.563 r  L_reg/i__carry_i_17/O
                         net (fo=13, routed)          1.150    24.713    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    24.837 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=5, routed)           0.830    25.667    L_reg/D_registers_q_reg[4][5]_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    26.803    L_reg/i__carry_i_13_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.124    26.927 r  L_reg/i__carry_i_2__2/O
                         net (fo=1, routed)           0.593    27.520    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[1]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.918 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.918    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.032 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.032    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.345 f  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.973    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.306    29.279 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.666 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.566    30.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.357 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.760    31.117    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.241 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.032    32.273    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.397 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.693    33.090    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y62         LUT3 (Prop_lut3_I0_O)        0.124    33.214 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.169    36.382    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.926 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.926    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.773ns  (logic 10.390ns (29.880%)  route 24.383ns (70.120%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT4=3 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=20, routed)          2.537     8.127    L_reg/D_registers_q_reg[4][12]_0[9]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  L_reg/L_7df8efeb_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.676     8.927    L_reg/L_7df8efeb_remainder0__0_carry_i_21_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.051 f  L_reg/L_7df8efeb_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.005    10.056    L_reg/L_7df8efeb_remainder0__0_carry_i_15_n_0
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.152    10.208 r  L_reg/L_7df8efeb_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.877    11.085    L_reg/L_7df8efeb_remainder0__0_carry_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    11.411 r  L_reg/L_7df8efeb_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.203    12.614    L_reg/L_7df8efeb_remainder0__0_carry_i_10_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.738 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.738    bseg_driver/decimal_renderer/i__carry_i_24__0[1]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.288    bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.510 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.801    14.311    L_reg/L_7df8efeb_remainder0[4]
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.299    14.610 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.884    16.494    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.618 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=2, routed)           0.588    17.206    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.330 r  L_reg/i__carry__0_i_13/O
                         net (fo=5, routed)           1.013    18.342    L_reg/i__carry__0_i_13_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I2_O)        0.152    18.494 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.069    19.564    L_reg/i__carry_i_15__0_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.326    19.890 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.293    21.183    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.307 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.307    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.840 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.840    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.957 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.957    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.280 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    23.257    L_reg/bseg_OBUF[10]_inst_i_24[1]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.306    23.563 r  L_reg/i__carry_i_17/O
                         net (fo=13, routed)          1.150    24.713    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    24.837 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=5, routed)           0.830    25.667    L_reg/D_registers_q_reg[4][5]_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    26.803    L_reg/i__carry_i_13_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.124    26.927 r  L_reg/i__carry_i_2__2/O
                         net (fo=1, routed)           0.593    27.520    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[1]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.918 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.918    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.032 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.032    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.345 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.973    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.306    29.279 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.666 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.566    30.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.357 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.760    31.117    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.241 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.032    32.273    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.397 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.471    32.867    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.117    32.984 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.155    36.139    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.768    39.907 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.907    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.674ns  (logic 10.397ns (29.986%)  route 24.276ns (70.014%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT4=3 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=20, routed)          2.537     8.127    L_reg/D_registers_q_reg[4][12]_0[9]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  L_reg/L_7df8efeb_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.676     8.927    L_reg/L_7df8efeb_remainder0__0_carry_i_21_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.051 f  L_reg/L_7df8efeb_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.005    10.056    L_reg/L_7df8efeb_remainder0__0_carry_i_15_n_0
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.152    10.208 r  L_reg/L_7df8efeb_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.877    11.085    L_reg/L_7df8efeb_remainder0__0_carry_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    11.411 r  L_reg/L_7df8efeb_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.203    12.614    L_reg/L_7df8efeb_remainder0__0_carry_i_10_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.738 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.738    bseg_driver/decimal_renderer/i__carry_i_24__0[1]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.288    bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.510 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.801    14.311    L_reg/L_7df8efeb_remainder0[4]
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.299    14.610 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.884    16.494    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.618 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=2, routed)           0.588    17.206    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.330 r  L_reg/i__carry__0_i_13/O
                         net (fo=5, routed)           1.013    18.342    L_reg/i__carry__0_i_13_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I2_O)        0.152    18.494 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.069    19.564    L_reg/i__carry_i_15__0_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.326    19.890 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.293    21.183    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.307 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.307    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.840 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.840    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.957 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.957    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.280 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    23.257    L_reg/bseg_OBUF[10]_inst_i_24[1]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.306    23.563 r  L_reg/i__carry_i_17/O
                         net (fo=13, routed)          1.150    24.713    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    24.837 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=5, routed)           0.830    25.667    L_reg/D_registers_q_reg[4][5]_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    26.803    L_reg/i__carry_i_13_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.124    26.927 r  L_reg/i__carry_i_2__2/O
                         net (fo=1, routed)           0.593    27.520    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[1]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.918 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.918    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.032 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.032    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.345 f  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.973    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.306    29.279 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.666 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.566    30.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.357 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.760    31.117    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.241 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.675    31.916    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.124    32.040 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.164    33.204    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.153    33.357 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.711    36.068    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.739    39.808 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.808    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.642ns  (logic 10.163ns (29.337%)  route 24.480ns (70.663%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT4=3 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=20, routed)          2.537     8.127    L_reg/D_registers_q_reg[4][12]_0[9]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  L_reg/L_7df8efeb_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.676     8.927    L_reg/L_7df8efeb_remainder0__0_carry_i_21_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.051 f  L_reg/L_7df8efeb_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.005    10.056    L_reg/L_7df8efeb_remainder0__0_carry_i_15_n_0
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.152    10.208 r  L_reg/L_7df8efeb_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.877    11.085    L_reg/L_7df8efeb_remainder0__0_carry_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    11.411 r  L_reg/L_7df8efeb_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.203    12.614    L_reg/L_7df8efeb_remainder0__0_carry_i_10_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.738 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.738    bseg_driver/decimal_renderer/i__carry_i_24__0[1]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.288    bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.510 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.801    14.311    L_reg/L_7df8efeb_remainder0[4]
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.299    14.610 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.884    16.494    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.618 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=2, routed)           0.588    17.206    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.330 r  L_reg/i__carry__0_i_13/O
                         net (fo=5, routed)           1.013    18.342    L_reg/i__carry__0_i_13_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I2_O)        0.152    18.494 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.069    19.564    L_reg/i__carry_i_15__0_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.326    19.890 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.293    21.183    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.307 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.307    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.840 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.840    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.957 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.957    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.280 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    23.257    L_reg/bseg_OBUF[10]_inst_i_24[1]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.306    23.563 r  L_reg/i__carry_i_17/O
                         net (fo=13, routed)          1.150    24.713    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    24.837 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=5, routed)           0.830    25.667    L_reg/D_registers_q_reg[4][5]_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    26.803    L_reg/i__carry_i_13_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.124    26.927 r  L_reg/i__carry_i_2__2/O
                         net (fo=1, routed)           0.593    27.520    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[1]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.918 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.918    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.032 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.032    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.345 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.973    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.306    29.279 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.666 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.566    30.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.357 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.760    31.117    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.241 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.675    31.916    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I1_O)        0.124    32.040 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.164    33.204    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124    33.328 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.914    36.243    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.534    39.776 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.776    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.342ns  (logic 10.174ns (29.626%)  route 24.167ns (70.374%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT4=3 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=20, routed)          2.537     8.127    L_reg/D_registers_q_reg[4][12]_0[9]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  L_reg/L_7df8efeb_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.676     8.927    L_reg/L_7df8efeb_remainder0__0_carry_i_21_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.051 f  L_reg/L_7df8efeb_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.005    10.056    L_reg/L_7df8efeb_remainder0__0_carry_i_15_n_0
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.152    10.208 r  L_reg/L_7df8efeb_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.877    11.085    L_reg/L_7df8efeb_remainder0__0_carry_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    11.411 r  L_reg/L_7df8efeb_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.203    12.614    L_reg/L_7df8efeb_remainder0__0_carry_i_10_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.738 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.738    bseg_driver/decimal_renderer/i__carry_i_24__0[1]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.288    bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.510 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.801    14.311    L_reg/L_7df8efeb_remainder0[4]
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.299    14.610 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.884    16.494    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.618 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=2, routed)           0.588    17.206    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.330 r  L_reg/i__carry__0_i_13/O
                         net (fo=5, routed)           1.013    18.342    L_reg/i__carry__0_i_13_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I2_O)        0.152    18.494 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.069    19.564    L_reg/i__carry_i_15__0_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.326    19.890 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.293    21.183    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.307 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.307    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.840 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.840    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.957 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.957    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.280 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    23.257    L_reg/bseg_OBUF[10]_inst_i_24[1]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.306    23.563 r  L_reg/i__carry_i_17/O
                         net (fo=13, routed)          1.150    24.713    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    24.837 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=5, routed)           0.830    25.667    L_reg/D_registers_q_reg[4][5]_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    26.803    L_reg/i__carry_i_13_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.124    26.927 r  L_reg/i__carry_i_2__2/O
                         net (fo=1, routed)           0.593    27.520    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[1]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.918 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.918    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.032 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.032    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.345 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.973    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.306    29.279 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.666 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.566    30.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.357 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.760    31.117    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.241 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.032    32.273    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.397 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.460    32.856    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I3_O)        0.124    32.980 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.950    35.930    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.476 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.476    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.194ns  (logic 10.361ns (30.302%)  route 23.833ns (69.698%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT4=3 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=20, routed)          2.537     8.127    L_reg/D_registers_q_reg[4][12]_0[9]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  L_reg/L_7df8efeb_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.676     8.927    L_reg/L_7df8efeb_remainder0__0_carry_i_21_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.051 f  L_reg/L_7df8efeb_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.005    10.056    L_reg/L_7df8efeb_remainder0__0_carry_i_15_n_0
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.152    10.208 r  L_reg/L_7df8efeb_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.877    11.085    L_reg/L_7df8efeb_remainder0__0_carry_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    11.411 r  L_reg/L_7df8efeb_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.203    12.614    L_reg/L_7df8efeb_remainder0__0_carry_i_10_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.738 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.738    bseg_driver/decimal_renderer/i__carry_i_24__0[1]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.288    bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.510 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.801    14.311    L_reg/L_7df8efeb_remainder0[4]
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.299    14.610 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.884    16.494    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.618 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=2, routed)           0.588    17.206    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.330 r  L_reg/i__carry__0_i_13/O
                         net (fo=5, routed)           1.013    18.342    L_reg/i__carry__0_i_13_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I2_O)        0.152    18.494 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.069    19.564    L_reg/i__carry_i_15__0_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.326    19.890 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.293    21.183    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.307 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.307    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.840 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.840    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.957 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.957    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.280 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    23.257    L_reg/bseg_OBUF[10]_inst_i_24[1]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.306    23.563 r  L_reg/i__carry_i_17/O
                         net (fo=13, routed)          1.150    24.713    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    24.837 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=5, routed)           0.830    25.667    L_reg/D_registers_q_reg[4][5]_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    26.803    L_reg/i__carry_i_13_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.124    26.927 r  L_reg/i__carry_i_2__2/O
                         net (fo=1, routed)           0.593    27.520    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[1]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.918 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.918    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.032 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.032    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.345 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.973    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.306    29.279 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.666 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.566    30.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.357 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.760    31.117    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.241 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.032    32.273    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.397 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.460    32.856    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I2_O)        0.116    32.972 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.615    35.588    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.740    39.328 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.328    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.085ns  (logic 10.167ns (29.830%)  route 23.918ns (70.170%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT4=3 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  L_reg/D_registers_q_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  L_reg/D_registers_q_reg[4][9]/Q
                         net (fo=20, routed)          2.537     8.127    L_reg/D_registers_q_reg[4][12]_0[9]
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  L_reg/L_7df8efeb_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.676     8.927    L_reg/L_7df8efeb_remainder0__0_carry_i_21_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I5_O)        0.124     9.051 f  L_reg/L_7df8efeb_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           1.005    10.056    L_reg/L_7df8efeb_remainder0__0_carry_i_15_n_0
    SLICE_X49Y69         LUT2 (Prop_lut2_I1_O)        0.152    10.208 r  L_reg/L_7df8efeb_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.877    11.085    L_reg/L_7df8efeb_remainder0__0_carry_i_12_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    11.411 r  L_reg/L_7df8efeb_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.203    12.614    L_reg/L_7df8efeb_remainder0__0_carry_i_10_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I0_O)        0.124    12.738 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.738    bseg_driver/decimal_renderer/i__carry_i_24__0[1]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.288    bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.510 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.801    14.311    L_reg/L_7df8efeb_remainder0[4]
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.299    14.610 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.884    16.494    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.618 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=2, routed)           0.588    17.206    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.330 r  L_reg/i__carry__0_i_13/O
                         net (fo=5, routed)           1.013    18.342    L_reg/i__carry__0_i_13_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I2_O)        0.152    18.494 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           1.069    19.564    L_reg/i__carry_i_15__0_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.326    19.890 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.293    21.183    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    21.307 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    21.307    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.840 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.840    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.957 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.957    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.280 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.977    23.257    L_reg/bseg_OBUF[10]_inst_i_24[1]
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.306    23.563 r  L_reg/i__carry_i_17/O
                         net (fo=13, routed)          1.150    24.713    L_reg/D_registers_q_reg[4][2]_2
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    24.837 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=5, routed)           0.830    25.667    L_reg/D_registers_q_reg[4][5]_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    25.791 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.012    26.803    L_reg/i__carry_i_13_n_0
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.124    26.927 r  L_reg/i__carry_i_2__2/O
                         net (fo=1, routed)           0.593    27.520    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[1]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    27.918 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.918    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.032 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.032    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.345 r  bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    28.973    bseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y65         LUT4 (Prop_lut4_I0_O)        0.306    29.279 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.263    29.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X45Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.666 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.566    30.233    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.357 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.760    31.117    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.241 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.032    32.273    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.397 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.471    32.867    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.991 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.689    35.681    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.219 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.219    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.795ns  (logic 11.503ns (34.036%)  route 22.293ns (65.964%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=16, routed)          1.490     7.078    L_reg/Q[10]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.150     7.228 r  L_reg/L_7df8efeb_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.677     7.905    L_reg/L_7df8efeb_remainder0__0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.332     8.237 f  L_reg/L_7df8efeb_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.794     9.031    L_reg/L_7df8efeb_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.183 r  L_reg/L_7df8efeb_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.852    10.035    L_reg/L_7df8efeb_remainder0__0_carry_i_11_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I2_O)        0.372    10.407 r  L_reg/L_7df8efeb_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.653    11.060    L_reg/L_7df8efeb_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.328    11.388 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.388    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.938 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.938    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.272 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.856    13.128    L_reg/L_7df8efeb_remainder0_1[5]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.331    13.459 r  L_reg/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=8, routed)           1.006    14.465    L_reg/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.326    14.791 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.575    15.366    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X41Y71         LUT5 (Prop_lut5_I0_O)        0.124    15.490 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=7, routed)           0.978    16.468    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.152    16.620 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=2, routed)           0.818    17.437    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.354    17.791 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.448    18.239    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.326    18.565 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.658    19.223    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.347 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    19.347    timerseg_driver/decimal_renderer/i__carry__0_i_9__2_0[3]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.748 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.748    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.082 f  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    21.056    L_reg/timerseg_OBUF[10]_inst_i_26[1]
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.303    21.359 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          1.011    22.370    L_reg/L_7df8efeb_remainder0_inferred__0/i__carry__1
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.494 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.869    23.363    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124    23.487 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    24.312    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.436 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           1.057    25.493    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I4_O)        0.124    25.617 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    26.024    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X37Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.531 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.531    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.645 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.645    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.867 f  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.726    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.299    28.025 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.444    28.469    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.593 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.624    29.217    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    29.341 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.639    29.981    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    30.105 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.641    30.746    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    30.870 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.210    32.080    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y67         LUT4 (Prop_lut4_I0_O)        0.152    32.232 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.927    35.160    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.768    38.927 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.927    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.403ns  (logic 11.254ns (33.692%)  route 22.149ns (66.308%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=16, routed)          1.490     7.078    L_reg/Q[10]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.150     7.228 r  L_reg/L_7df8efeb_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.677     7.905    L_reg/L_7df8efeb_remainder0__0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.332     8.237 f  L_reg/L_7df8efeb_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.794     9.031    L_reg/L_7df8efeb_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.183 r  L_reg/L_7df8efeb_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.852    10.035    L_reg/L_7df8efeb_remainder0__0_carry_i_11_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I2_O)        0.372    10.407 r  L_reg/L_7df8efeb_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.653    11.060    L_reg/L_7df8efeb_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.328    11.388 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.388    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.938 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.938    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.272 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.856    13.128    L_reg/L_7df8efeb_remainder0_1[5]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.331    13.459 r  L_reg/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=8, routed)           1.006    14.465    L_reg/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.326    14.791 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.575    15.366    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X41Y71         LUT5 (Prop_lut5_I0_O)        0.124    15.490 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=7, routed)           0.978    16.468    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.152    16.620 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=2, routed)           0.818    17.437    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.354    17.791 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.448    18.239    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.326    18.565 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.658    19.223    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.347 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    19.347    timerseg_driver/decimal_renderer/i__carry__0_i_9__2_0[3]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.748 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.748    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.082 f  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    21.056    L_reg/timerseg_OBUF[10]_inst_i_26[1]
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.303    21.359 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          1.011    22.370    L_reg/L_7df8efeb_remainder0_inferred__0/i__carry__1
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.494 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.869    23.363    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124    23.487 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    24.312    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.436 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           1.057    25.493    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I4_O)        0.124    25.617 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    26.024    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X37Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.531 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.531    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.645 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.645    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.867 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.726    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.299    28.025 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.444    28.469    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.593 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.624    29.217    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    29.341 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.639    29.981    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    30.105 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.641    30.746    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    30.870 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.360    32.230    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124    32.354 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.633    34.988    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.535 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.535    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.318ns  (logic 11.233ns (33.713%)  route 22.086ns (66.287%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  L_reg/D_registers_q_reg[6][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  L_reg/D_registers_q_reg[6][10]/Q
                         net (fo=16, routed)          1.490     7.078    L_reg/Q[10]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.150     7.228 r  L_reg/L_7df8efeb_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.677     7.905    L_reg/L_7df8efeb_remainder0__0_carry_i_20__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.332     8.237 f  L_reg/L_7df8efeb_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.794     9.031    L_reg/L_7df8efeb_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.183 r  L_reg/L_7df8efeb_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           0.852    10.035    L_reg/L_7df8efeb_remainder0__0_carry_i_11_n_0
    SLICE_X42Y71         LUT4 (Prop_lut4_I2_O)        0.372    10.407 r  L_reg/L_7df8efeb_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.653    11.060    L_reg/L_7df8efeb_remainder0__0_carry_i_9__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.328    11.388 r  L_reg/L_7df8efeb_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.388    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.938 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.938    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.272 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.856    13.128    L_reg/L_7df8efeb_remainder0_1[5]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.331    13.459 r  L_reg/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=8, routed)           1.006    14.465    L_reg/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.326    14.791 r  L_reg/i__carry__0_i_19__0/O
                         net (fo=1, routed)           0.575    15.366    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X41Y71         LUT5 (Prop_lut5_I0_O)        0.124    15.490 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=7, routed)           0.978    16.468    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.152    16.620 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=2, routed)           0.818    17.437    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.354    17.791 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.448    18.239    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I3_O)        0.326    18.565 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.658    19.223    L_reg/D_registers_q_reg[6][8]_0[3]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.347 r  L_reg/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000    19.347    timerseg_driver/decimal_renderer/i__carry__0_i_9__2_0[3]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.748 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.748    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.082 f  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    21.056    L_reg/timerseg_OBUF[10]_inst_i_26[1]
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.303    21.359 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          1.011    22.370    L_reg/L_7df8efeb_remainder0_inferred__0/i__carry__1
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.494 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.869    23.363    L_reg/i__carry_i_15__1_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.124    23.487 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.825    24.312    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    24.436 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           1.057    25.493    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y67         LUT5 (Prop_lut5_I4_O)        0.124    25.617 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.407    26.024    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X37Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.531 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.531    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.645 r  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.645    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.867 f  timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.726    timerseg_driver/decimal_renderer/L_7df8efeb_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.299    28.025 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.444    28.469    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I4_O)        0.124    28.593 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.624    29.217    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124    29.341 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.639    29.981    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    30.105 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.641    30.746    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    30.870 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.159    32.029    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I1_O)        0.124    32.153 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.771    34.925    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.450 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.450    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.363ns (78.666%)  route 0.370ns (21.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.370     2.044    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.266 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.266    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.367ns (76.603%)  route 0.417ns (23.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.417     2.091    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.317 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.317    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.409ns (77.489%)  route 0.409ns (22.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.409     2.070    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.351 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.351    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.404ns (76.554%)  route 0.430ns (23.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.430     2.091    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.367 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.367    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.416ns (70.840%)  route 0.583ns (29.160%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_ctr_q_reg[8]/Q
                         net (fo=5, routed)           0.170     1.847    cond_butt_next_play/D_ctr_q_reg[8]
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.413     2.305    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.535 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.535    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.396ns (66.229%)  route 0.712ns (33.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.581     1.525    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDPE (Prop_fdpe_C_Q)         0.164     1.689 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.712     2.401    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.633 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.633    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2132727452[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.421ns (66.435%)  route 0.718ns (33.565%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.588     1.532    forLoop_idx_0_2132727452[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_2132727452[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_2132727452[0].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.173     1.846    forLoop_idx_0_2132727452[0].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.891 r  forLoop_idx_0_2132727452[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.545     2.435    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.670 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.670    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.392ns (63.539%)  route 0.799ns (36.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.799     2.460    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.688 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.688    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2132727452[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.415ns (65.426%)  route 0.748ns (34.574%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.589     1.533    forLoop_idx_0_2132727452[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_2132727452[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_2132727452[1].cond_butt_sel_desel/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.169     1.843    forLoop_idx_0_2132727452[1].cond_butt_sel_desel/D_ctr_q_reg[10]
    SLICE_X62Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  forLoop_idx_0_2132727452[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.579     2.467    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.696 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.696    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.406ns (63.177%)  route 0.820ns (36.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.820     2.481    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.723 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.723    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.622ns (41.232%)  route 2.313ns (58.768%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.690     3.188    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.312 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.623     3.935    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y61         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.506     4.910    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_252558613[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.775ns  (logic 1.617ns (42.841%)  route 2.158ns (57.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.659     3.152    forLoop_idx_0_252558613[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.276 r  forLoop_idx_0_252558613[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.499     3.775    forLoop_idx_0_252558613[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_252558613[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.492     4.896    forLoop_idx_0_252558613[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_252558613[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_252558613[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 1.625ns (43.427%)  route 2.117ns (56.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.452     2.952    forLoop_idx_0_252558613[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.076 r  forLoop_idx_0_252558613[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.665     3.741    forLoop_idx_0_252558613[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_252558613[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.497     4.901    forLoop_idx_0_252558613[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_252558613[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_252558613[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.710ns  (logic 1.619ns (43.629%)  route 2.091ns (56.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.572     3.067    forLoop_idx_0_252558613[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.191 r  forLoop_idx_0_252558613[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.519     3.710    forLoop_idx_0_252558613[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_252558613[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.497     4.901    forLoop_idx_0_252558613[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_252558613[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.628ns (45.431%)  route 1.955ns (54.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.921    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.045 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.583    reset_cond/M_reset_cond_in
    SLICE_X65Y76         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y76         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.628ns (45.431%)  route 1.955ns (54.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.921    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.045 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.583    reset_cond/M_reset_cond_in
    SLICE_X64Y76         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.628ns (45.431%)  route 1.955ns (54.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.921    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.045 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.583    reset_cond/M_reset_cond_in
    SLICE_X64Y76         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.628ns (45.431%)  route 1.955ns (54.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.921    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.045 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.583    reset_cond/M_reset_cond_in
    SLICE_X64Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.628ns (45.431%)  route 1.955ns (54.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.921    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.045 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.583    reset_cond/M_reset_cond_in
    SLICE_X64Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_252558613[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 1.615ns (45.080%)  route 1.967ns (54.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.469     2.960    forLoop_idx_0_252558613[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.084 r  forLoop_idx_0_252558613[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.498     3.582    forLoop_idx_0_252558613[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_252558613[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.492     4.896    forLoop_idx_0_252558613[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_252558613[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2132727452[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.307ns (38.172%)  route 0.497ns (61.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.334     0.596    forLoop_idx_0_2132727452[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.641 r  forLoop_idx_0_2132727452[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.164     0.804    forLoop_idx_0_2132727452[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_2132727452[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.856     2.046    forLoop_idx_0_2132727452[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_2132727452[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2132727452[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.300ns (32.094%)  route 0.634ns (67.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.471     0.726    forLoop_idx_0_2132727452[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.771 r  forLoop_idx_0_2132727452[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.163     0.934    forLoop_idx_0_2132727452[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_2132727452[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.856     2.046    forLoop_idx_0_2132727452[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_2132727452[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.316ns (30.493%)  route 0.721ns (69.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.538     0.809    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.038    reset_cond/M_reset_cond_in
    SLICE_X65Y76         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y76         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.316ns (30.493%)  route 0.721ns (69.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.538     0.809    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.038    reset_cond/M_reset_cond_in
    SLICE_X64Y76         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.316ns (30.493%)  route 0.721ns (69.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.538     0.809    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.038    reset_cond/M_reset_cond_in
    SLICE_X64Y76         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.316ns (30.493%)  route 0.721ns (69.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.538     0.809    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.038    reset_cond/M_reset_cond_in
    SLICE_X64Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.316ns (30.493%)  route 0.721ns (69.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.538     0.809    reset_cond/butt_reset_IBUF
    SLICE_X64Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.854 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.038    reset_cond/M_reset_cond_in
    SLICE_X64Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_252558613[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.307ns (28.387%)  route 0.775ns (71.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.606     0.868    forLoop_idx_0_252558613[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.913 r  forLoop_idx_0_252558613[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.169     1.083    forLoop_idx_0_252558613[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_252558613[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.850     2.040    forLoop_idx_0_252558613[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y79         SRLC32E                                      r  forLoop_idx_0_252558613[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_252558613[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.304ns (27.960%)  route 0.782ns (72.040%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.592     0.851    forLoop_idx_0_252558613[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.896 r  forLoop_idx_0_252558613[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.190     1.086    forLoop_idx_0_252558613[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_252558613[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.847     2.037    forLoop_idx_0_252558613[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_252558613[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_252558613[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.306ns (26.803%)  route 0.836ns (73.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.645     0.906    forLoop_idx_0_252558613[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.951 r  forLoop_idx_0_252558613[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.191     1.142    forLoop_idx_0_252558613[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_252558613[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.847     2.037    forLoop_idx_0_252558613[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_252558613[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





