library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;


entity TopLevel is
port (
    clk : in std_logic;
    reset : in std_logic;
    -- Sinais para monitoramento (outputs)
    pc_out : out std_logic_vector(31 downto 0);
    instruction_out : out std_logic_vector(31 downto 0);
    ula_result_out : out std_logic_vector(31 downto 0);
    reg_write_data_out : out std_logic_vector(31 downto 0)
);
end entity TopLevel;

architecture Behavioral of TopLevel is
    -- Componentes
    component pc is
        port ( 
            clk : in std_logic;
            input : in std_logic_vector(31 downto 0);
            output : out std_logic_vector(31 downto 0)
        );
    end component;

    component rom is
        port(
            address: in std_logic_vector(9 downto 0);
            dataout: out std_logic_vector(31 downto 0)
        );
    end component;

    component breg is
        port (
            clk : in std_logic;
            writeEnable : in std_logic;
            select_rs1 : in std_logic_vector(4 downto 0);
            select_rs2 : in std_logic_vector(4 downto 0);
            select_rd : in std_logic_vector(4 downto 0);
            write_data : in std_logic_vector(31 downto 0);
            output_rs1 : out std_logic_vector(31 downto 0);
            output_rs2 : out std_logic_vector(31 downto 0)
        );
    end component;

    component ulaRV is
        port (
            opcode : in std_logic_vector(3 downto 0);
            A, B : in std_logic_vector(31 downto 0);
            Z : out std_logic_vector(31 downto 0);
            zero : out std_logic
        );
    end component;

    component ram is
        port (
            clock : in std_logic;
            we : in std_logic;
            address : in std_logic_vector(9 downto 0);
            datain : in std_logic_vector(31 downto 0);
            dataout : out std_logic_vector(31 downto 0)
        );
    end component;

    component bloco_controle is
        port(
            opcode: in std_logic_vector(6 downto 0);
            branch: out std_logic;
            memRead: out std_logic;
            memToReg: out std_logic;
            aluOP: out std_logic_vector(2 downto 0);
            memWrite: out std_logic;
            aluSrc: out std_logic;
            regWrite: out std_logic;
            is_LUI: out std_logic;
            is_AUIPC: out std_logic;
            is_JALX: out std_logic;
            is_JALR: out std_logic
        );
    end component;

    -- Sinais para interconexão
    signal pc_input, pc_output : std_logic_vector(31 downto 0);
    signal instruction : std_logic_vector(31 downto 0);
    signal reg_write_data : std_logic_vector(31 downto 0);
    signal rs1_data, rs2_data : std_logic_vector(31 downto 0);
    signal ula_result : std_logic_vector(31 downto 0);
    signal mem_data : std_logic_vector(31 downto 0);
    signal immediate : std_logic_vector(31 downto 0);
    signal ula_op : std_logic_vector(3 downto 0);
    signal ula_zero : std_logic;
    signal branch_taken : std_logic;
    
    -- Sinais de controle
    signal branch, memRead, memToReg, memWrite, aluSrc, regWrite : std_logic;
    signal aluOP : std_logic_vector(2 downto 0);
    signal is_LUI, is_AUIPC, is_JALX, is_JALR : std_logic;

begin
    -- Instanciação dos componentes
    pc_inst: pc port map (
        clk => clk,
        input => pc_input,
        output => pc_output
    );

    rom_inst: rom port map (
        address => pc_atual(11 downto 2),
        dataout => instruction
    );

    breg_inst: breg port map (
        clk => clk,
        writeEnable => regWrite,
        select_rs1 => instruction(19 downto 15),
        select_rs2 => instruction(24 downto 20),
        select_rd => instruction(11 downto 7),
        write_data => reg_write_data,
        output_rs1 => rs1_data,
        output_rs2 => rs2_data
    );

    ula_inst: ulaRV port map (
        opcode => ula_op,
        A => rs1_data,
        B => immediate,
        Z => ula_result,
        zero => ula_zero
    );

    ram_inst: ram port map (
        clock => clk,
        we => memWrite,
        address => ula_result(11 downto 2),
        datain => rs2_data,
        dataout => mem_data
    );

    control_inst: bloco_controle port map (
        opcode => instruction(6 downto 0),
        branch => branch,
        memRead => memRead,
        memToReg => memToReg,
        aluOP => aluOP,
        memWrite => memWrite,
        aluSrc => aluSrc,
        regWrite => regWrite,
        is_LUI => is_LUI,
        is_AUIPC => is_AUIPC,
        is_JALX => is_JALX,
        is_JALR => is_JALR
    );

    -- Lógica adicional para controle de fluxo
    branch_taken <= branch and ula_zero;
    
    -- Multiplexadores e lógica de controle
    process(clk)
    begin
        if rising_edge(clk) then
            if branch_taken = '1' then
                pc_input <= std_logic_vector(unsigned(pc_output) + unsigned(immediate));
            else
                pc_input <= std_logic_vector(unsigned(pc_output) + 4);
            end if;
        end if;
    end process;

end architecture Behavioral;