Source Block: hdl/library/axi_ad9361/axi_ad9361_rx.v@122:136@HdlIdDef
  input           up_drp_ready,
  input           up_drp_locked);

  // configuration settings

  localparam  CONFIG =  (MODE_1R1T * 16) +
                        (USERPORTS_DISABLE * 8) +
                        (DATAFORMAT_DISABLE * 4) +
                        (DCFILTER_DISABLE * 2) +
                        (IQCORRECTION_DISABLE * 1);

  // internal registers

  reg             up_status_pn_err = 'd0;
  reg             up_status_pn_oos = 'd0;

Diff Content:
- 127   localparam  CONFIG =  (MODE_1R1T * 16) +
+ 127   localparam  CONFIG =  (PPS_RECEIVER_ENABLE * 256) +
+ 127                         (CMOS_OR_LVDS_N * 128) +
+ 127                         (MODE_1R1T * 16) +

Clone Blocks:
