INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3248] data object 'il1_to_mem__valid' is already declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:147]
WARNING: [VRFC 10-3703] second declaration of 'il1_to_mem__valid' ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:147]
WARNING: [VRFC 10-3248] data object 'il1_to_mem__ready' is already declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:148]
WARNING: [VRFC 10-3703] second declaration of 'il1_to_mem__ready' ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:148]
WARNING: [VRFC 10-3248] data object 'il1_to_mem__data' is already declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:149]
WARNING: [VRFC 10-3703] second declaration of 'il1_to_mem__data' ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:149]
WARNING: [VRFC 10-3248] data object 'mem_to_il1__valid' is already declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:151]
WARNING: [VRFC 10-3703] second declaration of 'mem_to_il1__valid' ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:151]
WARNING: [VRFC 10-3248] data object 'mem_to_il1__ready' is already declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:152]
WARNING: [VRFC 10-3703] second declaration of 'mem_to_il1__ready' ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:152]
WARNING: [VRFC 10-3248] data object 'mem_to_il1__data' is already declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:153]
WARNING: [VRFC 10-3703] second declaration of 'mem_to_il1__data' ignored [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:153]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:111]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:112]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:79]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol il1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:128]
INFO: [VRFC 10-2458] undeclared symbol il1_to_mem__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:129]
INFO: [VRFC 10-2458] undeclared symbol il1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:130]
WARNING: [VRFC 10-2938] 'il1_to_mem__valid' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:136]
WARNING: [VRFC 10-2938] 'il1_to_mem__ready' is already implicitly declared on line 129 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:137]
WARNING: [VRFC 10-2938] 'il1_to_mem__data' is already implicitly declared on line 130 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:138]
INFO: [VRFC 10-2458] undeclared symbol mem_to_il1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:148]
INFO: [VRFC 10-2458] undeclared symbol mem_to_il1__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:149]
INFO: [VRFC 10-2458] undeclared symbol mem_to_il1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:150]
WARNING: [VRFC 10-2938] 'mem_to_il1__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:156]
WARNING: [VRFC 10-2938] 'mem_to_il1__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:157]
WARNING: [VRFC 10-2938] 'mem_to_il1__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:158]
WARNING: [VRFC 10-3380] identifier 'il1_to_mem__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:62]
WARNING: [VRFC 10-3380] identifier 'mem_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:65]
WARNING: [VRFC 10-3380] identifier 'mem_to_il1__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:66]
WARNING: [VRFC 10-3380] identifier 'il1_to_mem__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:71]
WARNING: [VRFC 10-3380] identifier 'il1_to_mem__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:77]
WARNING: [VRFC 10-3380] identifier 'il1_to_mem__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:80]
WARNING: [VRFC 10-3380] identifier 'mem_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:88]
WARNING: [VRFC 10-3380] identifier 'mem_to_il1__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:90]
WARNING: [VRFC 10-3380] identifier 'il1_to_mem__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
