#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul 15 16:07:13 2025
# Process ID         : 97836
# Current directory  : /home/nehaal-raj/Downloads/please/adc_characterization_fin/adc_characterization_fin.runs/system_Counter_control_acc_0_0_synth_1
# Command line       : vivado -log system_Counter_control_acc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Counter_control_acc_0_0.tcl
# Log file           : /home/nehaal-raj/Downloads/please/adc_characterization_fin/adc_characterization_fin.runs/system_Counter_control_acc_0_0_synth_1/system_Counter_control_acc_0_0.vds
# Journal file       : /home/nehaal-raj/Downloads/please/adc_characterization_fin/adc_characterization_fin.runs/system_Counter_control_acc_0_0_synth_1/vivado.jou
# Running On         : nehaal-raj-Inspiron-15-5518
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11320H @ 3.20GHz
# CPU Frequency      : 3293.134 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16500 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20795 MB
# Available Virtual  : 12615 MB
#-----------------------------------------------------------
source system_Counter_control_acc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nehaal-raj/Downloads/Vivado+Vitis/redpitaya_guide/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nehaal-raj/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top system_Counter_control_acc_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 97898
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1920.965 ; gain = 421.504 ; free physical = 2494 ; free virtual = 10855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Counter_control_acc_0_0' [/home/nehaal-raj/Downloads/please/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_control_acc_0_0/synth/system_Counter_control_acc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Counter_control_acc' [/home/nehaal-raj/Downloads/please/adc_characterization_fin/adc_characterization_fin.srcs/sources_1/new/Counter_control_acc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Counter_control_acc' (0#1) [/home/nehaal-raj/Downloads/please/adc_characterization_fin/adc_characterization_fin.srcs/sources_1/new/Counter_control_acc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_Counter_control_acc_0_0' (0#1) [/home/nehaal-raj/Downloads/please/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_control_acc_0_0/synth/system_Counter_control_acc_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1992.934 ; gain = 493.473 ; free physical = 2403 ; free virtual = 10760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2010.746 ; gain = 511.285 ; free physical = 2411 ; free virtual = 10768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2010.746 ; gain = 511.285 ; free physical = 2411 ; free virtual = 10768
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.746 ; gain = 0.000 ; free physical = 2411 ; free virtual = 10768
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.484 ; gain = 0.000 ; free physical = 2448 ; free virtual = 10761
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2107.484 ; gain = 0.000 ; free physical = 2448 ; free virtual = 10761
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2107.484 ; gain = 608.023 ; free physical = 2477 ; free virtual = 10800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.488 ; gain = 616.027 ; free physical = 2477 ; free virtual = 10800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.488 ; gain = 616.027 ; free physical = 2477 ; free virtual = 10800
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Counter_control_acc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                               00 |                               00
                   WRITE |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Counter_control_acc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.488 ; gain = 616.027 ; free physical = 2465 ; free virtual = 10806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.488 ; gain = 616.027 ; free physical = 2413 ; free virtual = 10790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2159.488 ; gain = 660.027 ; free physical = 2434 ; free virtual = 10750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2159.488 ; gain = 660.027 ; free physical = 2434 ; free virtual = 10750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2168.504 ; gain = 669.043 ; free physical = 2426 ; free virtual = 10742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.316 ; gain = 830.855 ; free physical = 2309 ; free virtual = 10628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.316 ; gain = 830.855 ; free physical = 2309 ; free virtual = 10628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.316 ; gain = 830.855 ; free physical = 2309 ; free virtual = 10628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.316 ; gain = 830.855 ; free physical = 2309 ; free virtual = 10628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.316 ; gain = 830.855 ; free physical = 2309 ; free virtual = 10628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.316 ; gain = 830.855 ; free physical = 2309 ; free virtual = 10628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     2|
|5     |LUT6 |    13|
|6     |FDCE |    14|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.316 ; gain = 830.855 ; free physical = 2309 ; free virtual = 10628
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2330.316 ; gain = 734.117 ; free physical = 2309 ; free virtual = 10628
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2330.324 ; gain = 830.855 ; free physical = 2309 ; free virtual = 10628
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2330.324 ; gain = 0.000 ; free physical = 2308 ; free virtual = 10627
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.344 ; gain = 0.000 ; free physical = 2480 ; free virtual = 10798
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 76e3fa07
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2386.344 ; gain = 942.910 ; free physical = 2479 ; free virtual = 10799
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1529.742; main = 1529.742; forked = 268.283
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3057.875; main = 2386.348; forked = 942.383
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.355 ; gain = 0.000 ; free physical = 2479 ; free virtual = 10799
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/Downloads/please/adc_characterization_fin/adc_characterization_fin.runs/system_Counter_control_acc_0_0_synth_1/system_Counter_control_acc_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_Counter_control_acc_0_0_utilization_synth.rpt -pb system_Counter_control_acc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 15 16:07:39 2025...
