<stg><name>nnlayer_Pipeline_VITIS_LOOP_16_1</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %numOfOutputNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfOutputNeurons

]]></Node>
<StgValue><ssdm name="numOfOutputNeurons_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i16 0, i16 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i:0 %i = load i16 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i:2 %icmp_ln16 = icmp_eq  i16 %i, i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i:3 %i_8 = add i16 %i, i16 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i:4 %br_ln16 = br i1 %icmp_ln16, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split, void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:1 %zext_ln18 = zext i16 %i

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:2 %output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="7">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:3 %output_V_load = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:10 %store_ln16 = store i16 %i_8, i16 %i_2

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:0 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="7">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:3 %output_V_load = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:4 %trunc_ln1548 = trunc i16 %output_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln1548"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %output_V_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:6 %output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:7 %select_ln18 = select i1 %tmp, i15 0, i15 %trunc_ln1548

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="15">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:8 %zext_ln20 = zext i15 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:9 %store_ln20 = store i16 %zext_ln20, i7 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.split:11 %br_ln0 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="numOfOutputNeurons" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="numOfOutputNeurons"/></StgValue>
</port>
<port id="40" name="output_r" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="output_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="i_2" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="output_r" to="specmemcore_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="55" from="output_r" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="57" from="empty_3" to="specinterface_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i16" to="numOfOutputNeurons_read" fromId="74" toId="8">
</dataflow>
<dataflow id="76" from="numOfOutputNeurons" to="numOfOutputNeurons_read" fromId="39" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_77" to="store_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="79" from="i_2" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="80" from="i_2" to="i" fromId="5" toId="11">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="89" from="p_str" to="specpipeline_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="90" from="i" to="icmp_ln16" fromId="11" toId="13">
</dataflow>
<dataflow id="91" from="numOfOutputNeurons_read" to="icmp_ln16" fromId="8" toId="13">
</dataflow>
<dataflow id="92" from="i" to="i_8" fromId="11" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="i_8" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="icmp_ln16" to="br_ln16" fromId="13" toId="15">
</dataflow>
<dataflow id="96" from="i" to="zext_ln18" fromId="11" toId="16">
</dataflow>
<dataflow id="97" from="output_V" to="output_V_addr" fromId="41" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_98" to="output_V_addr" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="zext_ln18" to="output_V_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="101" from="output_V_addr" to="output_V_load" fromId="17" toId="18">
</dataflow>
<dataflow id="102" from="i_8" to="store_ln16" fromId="14" toId="19">
</dataflow>
<dataflow id="103" from="i_2" to="store_ln16" fromId="5" toId="19">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopName" to="specloopname_ln16" fromId="104" toId="20">
</dataflow>
<dataflow id="107" from="empty_13" to="specloopname_ln16" fromId="106" toId="20">
</dataflow>
<dataflow id="108" from="output_V_addr" to="output_V_load" fromId="17" toId="21">
</dataflow>
<dataflow id="109" from="output_V_load" to="trunc_ln1548" fromId="21" toId="22">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp" fromId="110" toId="23">
</dataflow>
<dataflow id="112" from="output_V_load" to="tmp" fromId="21" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_113" to="tmp" fromId="113" toId="23">
</dataflow>
<dataflow id="115" from="output_r" to="output_r_addr" fromId="40" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_98" to="output_r_addr" fromId="98" toId="24">
</dataflow>
<dataflow id="117" from="zext_ln18" to="output_r_addr" fromId="16" toId="24">
</dataflow>
<dataflow id="118" from="tmp" to="select_ln18" fromId="23" toId="25">
</dataflow>
<dataflow id="120" from="StgValue_119" to="select_ln18" fromId="119" toId="25">
</dataflow>
<dataflow id="121" from="trunc_ln1548" to="select_ln18" fromId="22" toId="25">
</dataflow>
<dataflow id="122" from="select_ln18" to="zext_ln20" fromId="25" toId="26">
</dataflow>
<dataflow id="123" from="zext_ln20" to="store_ln20" fromId="26" toId="27">
</dataflow>
<dataflow id="124" from="output_r_addr" to="store_ln20" fromId="24" toId="27">
</dataflow>
<dataflow id="125" from="icmp_ln16" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
