////////////////////////////////////////////////////////////////////////////////
/// @file     hal_flexcan.c
/// @author   AE TEAM
/// @brief    THIS FILE PROVIDES ALL THE CAN FIRMWARE FUNCTIONS.
////////////////////////////////////////////////////////////////////////////////
/// @attention
///
/// THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE
/// CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE
/// TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR
/// CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH
/// HARDWARE AND/OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN
/// CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.
///
/// <H2><CENTER>&COPY; COPYRIGHT MINDMOTION </CENTER></H2>
////////////////////////////////////////////////////////////////////////////////

// Define to prevent recursive inclusion
#define __HAL_FLEXCAN_C

// Files includes
#include "reg_flexcan.h"
#include "hal_flexcan.h"
#include "hal_rcc.h"

#include "string.h"

////////////////////////////////////////////////////////////////////////////////
/// @addtogroup MM32_Hardware_Abstract_Layer
/// @{

////////////////////////////////////////////////////////////////////////////////
/// @addtogroup CAN_HAL
/// @{

////////////////////////////////////////////////////////////////////////////////
/// @addtogroup CAN_Exported_Functions
/// @{

// Typedef for interrupt handler.
/* According to CiA doc 301 v4.2.0 and previous version. */
#define IDEAL_SP_LOW    (750U)
#define IDEAL_SP_MID    (800U)
#define IDEAL_SP_HIGH   (875U)
#define IDEAL_SP_FACTOR (1000U)

/* Define the max value of bit timing segments when use different timing register. */
#define MAX_PROPSEG           (FLEXCAN_CTRL1_PROPSEG_Msk >> FLEXCAN_CTRL1_PROPSEG_Pos)
#define MAX_PSEG1             (FLEXCAN_CTRL1_PSEG1_Msk >> FLEXCAN_CTRL1_PSEG1_Pos)
#define MAX_PSEG2             (FLEXCAN_CTRL1_PSEG2_Msk >> FLEXCAN_CTRL1_PSEG2_Pos)
#define MAX_RJW               (FLEXCAN_CTRL1_RJW_Msk >> FLEXCAN_CTRL1_RJW_Pos)
#define MAX_PRESDIV           (FLEXCAN_CTRL1_PRESDIV_Msk >> FLEXCAN_CTRL1_PRESDIV_Pos)
#define CTRL1_MAX_TIME_QUANTA (1U + MAX_PROPSEG + 1U + MAX_PSEG1 + 1U + MAX_PSEG2 + 1U)
#define CTRL1_MIN_TIME_QUANTA (8U)

#define MAX_EPROPSEG          (FLEXCAN_CBT_EPROPSEG_Msk >> FLEXCAN_CBT_EPROPSEG_Pos)
#define MAX_EPSEG1            (FLEXCAN_CBT_EPSEG1_Msk >> FLEXCAN_CBT_EPSEG1_Pos)
#define MAX_EPSEG2            (FLEXCAN_CBT_EPSEG2_Msk >> FLEXCAN_CBT_EPSEG2_Pos)
#define MAX_ERJW              (FLEXCAN_CBT_ERJW_Msk >> FLEXCAN_CBT_ERJW_Pos)
#define MAX_EPRESDIV          (FLEXCAN_CBT_EPRESDIV_Msk >> FLEXCAN_CBT_EPRESDIV_Pos)
#define CBT_MAX_TIME_QUANTA   (1U + MAX_EPROPSEG + 1U + MAX_EPSEG1 + 1U + MAX_EPSEG2 + 1U)
#define CBT_MIN_TIME_QUANTA   (8U)

#define MAX_FPROPSEG          (FLEXCAN_FDCBT_FPROPSEG_Msk >> FLEXCAN_FDCBT_FPROPSEG_Pos)
#define MAX_FPSEG1            (FLEXCAN_FDCBT_FPSEG1_Msk >> FLEXCAN_FDCBT_FPSEG1_Pos)
#define MAX_FPSEG2            (FLEXCAN_FDCBT_FPSEG2_Msk >> FLEXCAN_FDCBT_FPSEG2_Pos)
#define MAX_FRJW              (FLEXCAN_FDCBT_FRJW_Msk >> FLEXCAN_FDCBT_FRJW_Pos)
#define MAX_FPRESDIV          (FLEXCAN_FDCBT_FPRESDIV_Msk >> FLEXCAN_FDCBT_FPRESDIV_Pos)

#define MAX_TDCOFF ((uint32_t)FLEXCAN_FDCTRL_TDCOFF_Msk >> FLEXCAN_FDCTRL_TDCOFF_Pos)

/* TSEG1 corresponds to the sum of xPROPSEG and xPSEG1, TSEG2 corresponds to the xPSEG2 value. */
#define MIN_TIME_SEGMENT1 (2U)
#define MIN_TIME_SEGMENT2 (2U)

/* Define maximum CAN bit rate supported by FLEXCAN. */
#define MAX_CAN_BITRATE   (1000000U)

#if (defined(FLEXCAN_HAS_ERRATA_9595) && FLEXCAN_HAS_ERRATA_9595)
#define CAN_ESR1_FLTCONF_BUSOFF (2U << FLEXCAN_ESR1_FLTCONF_Pos)
#endif

/* @brief FlexCAN Internal State. */
enum _flexcan_state
{
    Enum_Flexcan_StateIdle     = 0x0,  /*!< MB/RxFIFO idle. */
    Enum_Flexcan_StateRxData   = 0x1,  /*!< MB receiving. */
    Enum_Flexcan_StateRxRemote = 0x2,  /*!< MB receiving remote reply. */
    Enum_Flexcan_StateTxData   = 0x3,  /*!< MB transmitting. */
    Enum_Flexcan_StateTxRemote = 0x4,  /*!< MB transmitting remote request. */
    Enum_Flexcan_StateRxFifo   = 0x5   /*!< RxFIFO receiving. */
};

/**
  * @brief FlexCAN message buffer CODE for Rx buffers.
  */
enum _flexcan_mb_code_rx
{
    Enum_Flexcan_RxMbInactive = 0x0,   /*!< MB is not active. */
    Enum_Flexcan_RxMbFull     = 0x2,   /*!< MB is full. */
    Enum_Flexcan_RxMbEmpty    = 0x4,   /*!< MB is active and empty. */
    Enum_Flexcan_RxMbOverrun  = 0x6,   /*!< MB is overwritten into a full buffer. */
    Enum_Flexcan_RxMbBusy     = 0x8,   /*!< FlexCAN is updating the contents of the MB. The CPU must not access the MB. */
    Enum_Flexcan_RxMbRanswer  = 0xA,   /*!< A frame was configured to recognize a Remote Request Frame and transmit a Response Frame in return. */
    Enum_Flexcan_RxMbNotUsed  = 0xF    /*!< Not used. */
};

/**
  * @brief FlexCAN message buffer CODE FOR Tx buffers.
  */
enum _flexcan_mb_code_tx
{
    Enum_Flexcan_TxMbInactive     = 0x8, /*!< MB is not active. */
    Enum_Flexcan_TxMbAbort        = 0x9, /*!< MB is aborted. */
    Enum_Flexcan_TxMbDataOrRemote = 0xC, /*!< MB is a TX Data Frame(when MB RTR = 0) or MB is a TX Remote Request Frame (when MB RTR = 1). */
    Enum_Flexcan_TxMbTanswer      = 0xE, /*!< MB is a TX Response Request Frame from an incoming Remote Request Frame. */
    Enum_Flexcan_TxMbNotUsed      = 0xF  /*!< Not used. */
};

/* Typedef for interrupt handler. */
typedef void (*flexcan_isr_t)(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle);

/**
  * @}
  */



/** @defgroup FLEXCAN_Private_Functions
  * @{
  */

/**
  * @brief  Implementation of 32-bit memset
  * @param
  * @retval None.
  */
static void flexcan_memset(void *s, uint32_t c, uint32_t n)
{
    uint32_t m;
    uint32_t *ptr = s;

    m = n / sizeof(*ptr);

    while ((m--) != (uint32_t)0)
    {
        *ptr++ = c;
    }
}

#if (defined (FLEXCAN_HAS_ERRATA_9595) && FLEXCAN_HAS_ERRATA_9595)
void FLEXCAN_EnterFreezeMode(FLEXCAN_TypeDef *flex_can)
{
    uint32_t u32TimeoutCount = 0U;
    uint32_t u32TempMCR      = 0U;
    uint32_t u32TempIMASK1   = 0U;

    /* Step1: set FRZ enable in MCR. */
    flex_can->MCR |= FLEXCAN_MCR_FRZ_Msk;

    /* Step2: to check if MDIS bit set in MCR. if yes, clear it. */
    if (0U != (flex_can->MCR & FLEXCAN_MCR_MDIS_Msk))
    {
        flex_can->MCR &= ~FLEXCAN_MCR_MDIS_Msk;
    }

    /* Step3: polling LPMACK. */
    u32TimeoutCount = (uint32_t)FLEXCAN_WAIT_TIMEOUT;
    while ((0U == (flex_can->MCR & FLEXCAN_MCR_LPMACK_Msk)) && (u32TimeoutCount > 0U))
    {
        u32TimeoutCount--;
    }

    /* Step4: to check FLTCONF in ESR1 register */
    if (0U == (flex_can->ESR1 & CAN_ESR1_FLTCONF_BUSOFF))
    {
        /* Step5B: Set Halt bits. */
        flex_can->MCR |= FLEXCAN_MCR_HALT_Msk;

        /* Step6B: Poll the MCR register until the Freeze Acknowledge (FRZACK) bit is set, timeout need more than 178 */
        /* CAN bit length, so 20 multiply timeout is enough. */
        u32TimeoutCount = (uint32_t)FLEXCAN_WAIT_TIMEOUT * 20U;
        while ((0U == (flex_can->MCR & FLEXCAN_MCR_FRZACK_Msk)) && (u32TimeoutCount > 0U))
        {
            u32TimeoutCount--;
        }
    }
    else
    {
        /* backup MCR and IMASK register. Errata document not descript it, but we need backup for step 8A and 9A. */
        u32TempMCR    = flex_can->MCR;
        u32TempIMASK1 = flex_can->IMASK1;

        /* Step5A: Set the Soft Reset bit ((SOFTRST) in the MCR. */
        flex_can->MCR |= FLEXCAN_MCR_SOFTRST_Msk;

        /* Step6A: Poll the MCR register until the Soft Reset (SOFTRST) bit is cleared. */
        u32TimeoutCount = (uint32_t)FLEXCAN_WAIT_TIMEOUT;
        while ((FLEXCAN_MCR_SOFTRST_Msk == (flex_can->MCR & FLEXCAN_MCR_SOFTRST_Msk)) && (u32TimeoutCount > 0U))
        {
            u32TimeoutCount--;
        }

        /* Step7A: Poll the MCR register until the Freeze Acknowledge (FRZACK) bit is set. */
        u32TimeoutCount = (uint32_t)FLEXCAN_WAIT_TIMEOUT;
        while ((0U == (flex_can->MCR & FLEXCAN_MCR_FRZACK_Msk)) && (u32TimeoutCount > 0U))
        {
            u32TimeoutCount--;
        }

        /* Step8A: reconfig MCR. */
        flex_can->MCR = u32TempMCR;

        /* Step9A: reconfig IMASK. */
        flex_can->IMASK1 = u32TempIMASK1;
    }
}
#else
void FLEXCAN_EnterFreezeMode(FLEXCAN_TypeDef *flex_can)
{
     /* Set Freeze, Halt bits. */
    flex_can->MCR |= FLEXCAN_MCR_FRZ_Msk;
    flex_can->MCR |= FLEXCAN_MCR_HALT_Msk;

    while (0U == (flex_can->MCR & FLEXCAN_MCR_FRZACK_Msk))
    {
    }
}
#endif

void FLEXCAN_ExitFreezeMode(FLEXCAN_TypeDef *flex_can)
{
    /* Clear Freeze, Halt bits. */
    flex_can->MCR &= ~FLEXCAN_MCR_HALT_Msk;
    flex_can->MCR &= ~FLEXCAN_MCR_FRZ_Msk;

    /* Wait until the FlexCAN Module exit freeze mode. */
    while (0U != (flex_can->MCR & FLEXCAN_MCR_FRZACK_Msk))
    {
    }
}

static void FLEXCAN_Reset(FLEXCAN_TypeDef *flex_can)
{
    /* The module must should be first exit from low power */
    /* mode, and then soft reset can be applied. */
    uint8_t i;

    /* Wait until FlexCAN exit from any Low Power Mode. */
    while (0U != (flex_can->MCR & FLEXCAN_MCR_LPMACK_Msk))
    {
    }

    /* assert Soft Reset Signal. */
    flex_can->MCR |= FLEXCAN_MCR_SOFTRST_Msk;

    /* Wait until FlexCAN reset completes. */
    while (0U != (flex_can->MCR & FLEXCAN_MCR_SOFTRST_Msk))
    {
    }

    /* Reset MCR register. */
    flex_can->MCR |= FLEXCAN_MCR_WRNEN_Msk | (((uint32_t)FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(flex_can) - 1U) << FLEXCAN_MCR_MAXMB_Pos);

    /* Reset CTRL1 and CTRL2 register. */
    flex_can->CTRL1 = FLEXCAN_CTRL1_SMP_Msk;
    flex_can->CTRL2 = (0x16 << FLEXCAN_CTRL2_TASD_Pos) | FLEXCAN_CTRL2_RRS_Msk | FLEXCAN_CTRL2_EACEN_Msk;

    /* Only need clean all Message Buffer memory. */
    flexcan_memset((void *)&flex_can->MB[0], 0, sizeof(flex_can->MB));

    /* Clean all individual Rx Mask of Message Buffers. */
    for (i = 0; i < (uint32_t)FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(flex_can); i++)
    {
        flex_can->RXIMR[i] = 0x3FFFFFFF;
    }

     /* Clean Global Mask of Message Buffers. */
    flex_can->RXMGMASK = 0x3FFFFFFF;
     /* Clean Global Mask of Message Buffer 14. */
    flex_can->RX14MASK = 0x3FFFFFFF;
     /* Clean Global Mask of Message Buffer 15. */
    flex_can->RX15MASK = 0x3FFFFFFF;
     /* Clean Global Mask of Rx FIFO. */
    flex_can->RXFGMASK = 0x3FFFFFFF;

    /* Clean all Message Buffer CS fields. */
    for (i = 0; i < (uint32_t)FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(flex_can); i++)
    {
        flex_can->MB[i].CS = 0x0;
    }
}

/**
  * @brief Initializes a FlexCAN instance.
  * This function initializes the FlexCAN module with user-defined settings.
  * This example shows how to set up the flexcan_config_t parameters and how
  * to call the FLEXCAN_Init function by passing in these parameters.
  *  code
  *   flexcan_config_t flexcanConfig;
  *   flexcanConfig.clkSrc               = Enum_Flexcan_ClkSrc0;
  *   flexcanConfig.baudRate             = 1000000U;
  *   flexcanConfig.maxMbNum             = 16;
  *   flexcanConfig.enableLoopBack       = false;
  *   flexcanConfig.enableSelfWakeup     = false;
  *   flexcanConfig.enableIndividMask    = false;
  *   flexcanConfig.disableSelfReception = false;
  *   flexcanConfig.enableListenOnlyMode = false;
  *   flexcanConfig.timingConfig         = timingConfig;
  *   FLEXCAN_Init(FLEXCAN1, &flexcanConfig);
  *   endcode
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param pConfig Pointer to the user-defined configuration structure.
  */
void FLEXCAN_Init(FLEXCAN_TypeDef *flex_can, const flexcan_config_t *pConfig)
{
    uint32_t mcrTemp;
    uint32_t ctrl1Temp;

#if defined (FLEXCAN_CTRL1_CLKSRC_Msk)
    /* Disable FlexCAN Module. */
    FLEXCAN_Cmd(flex_can, DISABLE);
    /* Protocol-Engine clock source selection, This bit must be set */
    /* when FlexCAN Module in Disable Mode. */
    flex_can->CTRL1 = (Enum_Flexcan_ClkSrc0 == pConfig->clkSrc) ? (flex_can->CTRL1 & ~FLEXCAN_CTRL1_CLKSRC_Msk) :
                          (flex_can->CTRL1 | FLEXCAN_CTRL1_CLKSRC_Msk);
#endif /* FLEXCAN_CTRL1_CLKSRC_Msk */

    /* Enable FlexCAN Module for configuration. */
    FLEXCAN_Cmd(flex_can, ENABLE);

    /* Reset to known status. */
    FLEXCAN_Reset(flex_can);

    /* Save current CTRL1 value and enable to enter Freeze mode(enabled by default). */
    ctrl1Temp = flex_can->CTRL1;

    /* Save current MCR value and enable to enter Freeze mode(enabled by default). */
    mcrTemp = flex_can->MCR;

    /* Enable Loop Back Mode? */
    ctrl1Temp = (pConfig->enableLoopBack) ? (ctrl1Temp | FLEXCAN_CTRL1_LPB_Msk) : (ctrl1Temp & ~FLEXCAN_CTRL1_LPB_Msk);

    /* Enable Timer Sync? */
    ctrl1Temp = (pConfig->enableTimerSync) ? (ctrl1Temp | FLEXCAN_CTRL1_TSYN_Msk) : (ctrl1Temp & ~FLEXCAN_CTRL1_TSYN_Msk);

    /* Enable Listen Only Mode? */
    ctrl1Temp = (pConfig->enableListenOnlyMode) ? ctrl1Temp | FLEXCAN_CTRL1_LOM_Msk : ctrl1Temp & ~FLEXCAN_CTRL1_LOM_Msk;

    /* Set the maximum number of Message Buffers */
    mcrTemp = (mcrTemp & ~FLEXCAN_MCR_MAXMB_Msk) | (((uint32_t)pConfig->maxMbNum - 1U) << FLEXCAN_MCR_MAXMB_Pos);


    /* Enable Individual Rx Masking? */
    mcrTemp = (pConfig->enableIndividMask) ? (mcrTemp | FLEXCAN_MCR_IRMQ_Msk) : (mcrTemp & ~FLEXCAN_MCR_IRMQ_Msk);

    /* Disable Self Reception? */
    mcrTemp = (pConfig->disableSelfReception) ? mcrTemp | FLEXCAN_MCR_SRXDIS_Msk : mcrTemp & ~FLEXCAN_MCR_SRXDIS_Msk;

    /* Write back CTRL1 Configuration to register. */
    flex_can->CTRL1 = ctrl1Temp;

    /* Write back MCR Configuration to register. */
    flex_can->MCR = mcrTemp;

    /* Baud Rate Configuration. */
    FLEXCAN_SetBaudRate(flex_can, pConfig->timingConfig);
}

/**
  * @brief De-initializes a FlexCAN instance.
  *
  * This function disables the FlexCAN module clock and sets all register values
  * to the reset value.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  */
void FLEXCAN_Deinit(FLEXCAN_TypeDef *flex_can)
{
    /* Reset all Register Contents. */
    FLEXCAN_Reset(flex_can);

    /* Disable FlexCAN module. */
    FLEXCAN_Cmd(flex_can, DISABLE);
}

/**
  * @brief Gets the default configuration structure.
  *
  * This function initializes the FlexCAN configuration structure to default values. The default
  * values are as follows.
  *   flexcanConfig->clkSrc                  = Enum_Flexcan_ClkSrc0;
  *   flexcanConfig->baudRate                = 1000000U;
  *   flexcanConfig->maxMbNum                = 16;
  *   flexcanConfig->enableLoopBack          = false;
  *   flexcanConfig->enableSelfWakeup        = false;
  *   flexcanConfig->enableIndividMask       = false;
  *   flexcanConfig->disableSelfReception    = false;
  *   flexcanConfig->enableListenOnlyMode    = false;
  *   flexcanConfig.timingConfig             = timingConfig;
  *
  * @param pConfig Pointer to the FlexCAN configuration structure.
  */
void FLEXCAN_GetDefaultConfig(flexcan_config_t *pConfig)
{
    /* Initializes the configure structure to zero. */
    (void)memset(pConfig, 0, sizeof(*pConfig));

     /* Initialize FlexCAN Module config struct with default value. */
    pConfig->clkSrc   = Enum_Flexcan_ClkSrc0;
    pConfig->baudRate = 1000000U;      /* FlexCAN baud rate. */

    pConfig->maxMbNum             = 16;
    pConfig->enableLoopBack       = false;
    pConfig->enableTimerSync      = true;
    pConfig->enableSelfWakeup     = false;
    pConfig->wakeupSrc            = Enum_Flexcan_WakeupSrcFiltered;
    pConfig->enableIndividMask    = true;
    pConfig->disableSelfReception = false;
    pConfig->enableListenOnlyMode = false;

    /* Default protocol timing configuration, time quantum is 10. */
    pConfig->timingConfig.phaseSeg1  = 3;
    pConfig->timingConfig.phaseSeg2  = 2;
    pConfig->timingConfig.propSeg    = 1;
    pConfig->timingConfig.rJumpwidth = 1;

    pConfig->timingConfig.fphaseSeg1  = 3;
    pConfig->timingConfig.fphaseSeg2  = 3;
    pConfig->timingConfig.fpropSeg    = 1;
    pConfig->timingConfig.frJumpwidth = 1;
}

/**
  * @brief Sets the FlexCAN protocol timing characteristic.
  *
  * This function gives user settings to CAN bus timing characteristic.
  * The function is for an experienced user. For less experienced users, call
  * the FLEXCAN_Init() and fill the baud rate field with a desired value.
  * This provides the default timing characteristics to the module.
  *
  * Note that calling FLEXCAN_SetTimingConfig() overrides the baud rate set
  * in FLEXCAN_Init().
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param pConfig Pointer to the timing configuration structure.
  */
void FLEXCAN_SetTimingConfig(FLEXCAN_TypeDef *flex_can, const flexcan_timing_config_t *pConfig)
{
    /* Enter Freeze Mode. */
    FLEXCAN_EnterFreezeMode(flex_can);

    /* Cleaning previous Timing Setting. */
    flex_can->CTRL1 &= ~(FLEXCAN_CTRL1_PRESDIV_Msk | FLEXCAN_CTRL1_RJW_Msk | FLEXCAN_CTRL1_PSEG1_Msk | FLEXCAN_CTRL1_PSEG2_Msk |
                         FLEXCAN_CTRL1_PROPSEG_Msk);

    /* Updating Timing Setting according to configuration structure. */
    flex_can->CTRL1 |= ((pConfig->preDivider << FLEXCAN_CTRL1_PRESDIV_Pos) | (pConfig->rJumpwidth << FLEXCAN_CTRL1_RJW_Pos) |
                        (pConfig->phaseSeg1 << FLEXCAN_CTRL1_PSEG1_Pos) | (pConfig->phaseSeg2 << FLEXCAN_CTRL1_PSEG2_Pos) |
                        (pConfig->propSeg << FLEXCAN_CTRL1_PROPSEG_Pos));

    /* Exit Freeze Mode. */
    FLEXCAN_ExitFreezeMode(flex_can);
}

/**
  * @brief Sets the FlexCAN receive message buffer global mask.
  *
  * This function sets the global mask for the FlexCAN message buffer in a matching process.
  * The configuration is only effective when the Rx individual mask is disabled in the FLEXCAN_Init().
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param mask Rx Message Buffer Global Mask value.
  */
void FLEXCAN_SetRxMbGlobalMask(FLEXCAN_TypeDef *flex_can, uint32_t mask)
{
    /* Enter Freeze Mode. */
    FLEXCAN_EnterFreezeMode(flex_can);

    /* Setting Rx Message Buffer Global Mask value. */
    flex_can->RXMGMASK = mask;
    flex_can->RX14MASK = mask;
    flex_can->RX15MASK = mask;

    /* Exit Freeze Mode. */
    FLEXCAN_ExitFreezeMode(flex_can);
}

/**
  * @brief Sets the FlexCAN receive FIFO global mask.
  *
  * This function sets the global mask for FlexCAN FIFO in a matching process.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param mask Rx Fifo Global Mask value.
  */
void FLEXCAN_SetRxFifoGlobalMask(FLEXCAN_TypeDef *flex_can, uint32_t mask)
{
    /* Enter Freeze Mode. */
    FLEXCAN_EnterFreezeMode(flex_can);

    /* Setting Rx FIFO Global Mask value. */
    flex_can->RXFGMASK = mask;

    /* Exit Freeze Mode. */
    FLEXCAN_ExitFreezeMode(flex_can);
}

/**
  * @brief Sets the FlexCAN receive individual mask.
  *
  * This function sets the individual mask for the FlexCAN matching process.
  * The configuration is only effective when the Rx individual mask is enabled in the FLEXCAN_Init().
  * If the Rx FIFO is disabled, the individual mask is applied to the corresponding Message Buffer.
  * If the Rx FIFO is enabled, the individual mask for Rx FIFO occupied Message Buffer is applied to
  * the Rx Filter with the same index. Note that only the first 32
  * individual masks can be used as the Rx FIFO filter mask.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param maskIdx The Index of individual Mask.
  * @param mask Rx Individual Mask value.
  */
void FLEXCAN_SetRxIndividualMask(FLEXCAN_TypeDef *flex_can, uint8_t maskIdx, uint32_t mask)
{
    /* Enter Freeze Mode. */
    FLEXCAN_EnterFreezeMode(flex_can);

    /* Setting Rx Individual Mask value. */
    flex_can->RXIMR[maskIdx] = mask;

    /* Exit Freeze Mode. */
    FLEXCAN_ExitFreezeMode(flex_can);
}

/**
  * @brief Configures a FlexCAN transmit message buffer.
  *
  * This function aborts the previous transmission, cleans the Message Buffer, and
  * configures it as a Transmit Message Buffer.
  *
  * @param flexcan: FlexCAN peripheral Struct Point.
  * @param mbIdx: The Message Buffer index.
  * @param state:  This parameter can be: ENABLE or DISABLE.
  */
void FLEXCAN_TxMbConfig(FLEXCAN_TypeDef *flex_can, uint8_t mbIdx, FunctionalState state)
{
    /* Inactivate Message Buffer. */
    if (state)
    {
        flex_can->MB[mbIdx].CS = (Enum_Flexcan_TxMbInactive << FLEXCAN_CS_CODE_Pos);
    }
    else
    {
        flex_can->MB[mbIdx].CS = 0;
    }

    /* Clean Message Buffer content. */
    flex_can->MB[mbIdx].ID    = 0x0;
    flex_can->MB[mbIdx].WORD0 = 0x0;
    flex_can->MB[mbIdx].WORD1 = 0x0;
}

/**
  * @brief Calculates the segment values for a single bit time for classical CAN
  *
  * @param baudRate The data speed in bps
  * @param tqNum Number of time quantas per bit
  * @param pTimingConfig Pointer to the FlexCAN timing configuration structure.
  *
  * @return SUCCESS if Calculates the segment success, ERROR if Calculates the segment success
  */
static ErrorStatus FLEXCAN_GetSegments(uint32_t baudRate, uint32_t tqNum, flexcan_timing_config_t *pTimingConfig)
{
    uint32_t ideal_sp;
    uint32_t p1;
    ErrorStatus fgRet = ERROR;

    /* Get ideal sample point. For the Bit field in CTRL1 register can't calculate higher ideal SP, we set it as the */
    /* lowest one(75%). */
    ideal_sp = IDEAL_SP_LOW;

     /* distribute time quanta. */
    p1 = tqNum * (uint32_t)ideal_sp;
    pTimingConfig->propSeg = (uint8_t)(p1 / (uint32_t)IDEAL_SP_FACTOR - 3U);

    if (pTimingConfig->propSeg <= (MAX_PSEG1 + MAX_PROPSEG))
    {
        if (pTimingConfig->propSeg > MAX_PROPSEG)
        {
            pTimingConfig->phaseSeg1 = pTimingConfig->propSeg - MAX_PROPSEG;
            pTimingConfig->propSeg   = MAX_PROPSEG;
        }
        else
        {
            pTimingConfig->phaseSeg1 = 0;
        }

        if (pTimingConfig->phaseSeg1 <= MAX_PSEG1)
        {
             /* The value of prog Seg should be not larger than tqNum -4U. */
            if ((pTimingConfig->propSeg + pTimingConfig->phaseSeg1) < ((uint8_t)tqNum - 4U))
            {
                pTimingConfig->phaseSeg2 = (uint8_t)tqNum - (pTimingConfig->phaseSeg1 + pTimingConfig->propSeg + 4U);

                if (pTimingConfig->phaseSeg2 <= MAX_PSEG2)
                {
                    if ((pTimingConfig->phaseSeg1 < pTimingConfig->phaseSeg2) && (pTimingConfig->propSeg > (pTimingConfig->phaseSeg2 - pTimingConfig->phaseSeg1)))
                    {
                        pTimingConfig->propSeg  -= (pTimingConfig->phaseSeg2 - pTimingConfig->phaseSeg1);
                        pTimingConfig->phaseSeg1 = pTimingConfig->phaseSeg2;
                    }

                     /* subtract one TQ for sync seg. */
                     /* sjw is 20% of total TQ, rounded to nearest int. */
                    pTimingConfig->rJumpwidth = ((uint8_t)tqNum + 4U) / 5U - 1U;

                     /* The max tqNum for CBT will reach to 129, ERJW would not be larger than 26. */
                     /* Considering that max ERJW is 31, rJumpwidth will always be smaller than MAX_ERJW. */
                    if (pTimingConfig->rJumpwidth > MAX_RJW)
                    {
                        pTimingConfig->rJumpwidth = MAX_RJW;
                    }

                    fgRet = SUCCESS;
                }
            }
        }
    }

    return (fgRet);
}

/**
  * @brief Calculates the improved timing values by specific baudrates for classical CAN
  *
  * @param baudRate  The classical CAN speed in bps defined by user
  * @param sourceClock_Hz The Source clock data speed in bps. Zero to disable baudrate switching
  * @param pTimingConfig Pointer to the FlexCAN timing configuration structure.
  *
  * @return SUCCESS if timing configuration found, ERROR if failed to find configuration
  */
ErrorStatus FLEXCAN_CalculateImprovedTimingValues(uint32_t baudRate, uint32_t sourceClock_Hz, flexcan_timing_config_t *pTimingConfig)
{
    uint32_t clk;                      /* the clock is tqNumb x baudRate. */
    uint32_t tqNum;                    /* Numbers of TQ. */
    ErrorStatus fgRet = ERROR;

    /*  Auto Improved Protocal timing for CTRL1. */
    tqNum = CTRL1_MAX_TIME_QUANTA;

    do
    {
        clk = baudRate * tqNum;

        if (clk > sourceClock_Hz)
        {
            continue;                  /* tqNum too large, clk has been exceed sourceClock_Hz. */
        }

        if ((sourceClock_Hz / clk * clk) != sourceClock_Hz)
        {
            continue;                  /* Non-supporting: the frequency of clock source is not divisible by target baud rate, the user */
            /* should change a divisible baud rate. */
        }

        pTimingConfig->preDivider = (uint16_t)(sourceClock_Hz / clk) - 1U;

        if (pTimingConfig->preDivider > MAX_PRESDIV)
        {
            break;                     /* The frequency of source clock is too large or the baud rate is too small, the pre-divider could */
            /* not handle it. */
        }

         /* Try to get the best timing configuration. */
        if (FLEXCAN_GetSegments(baudRate, tqNum, pTimingConfig))
        {
            fgRet = SUCCESS;
            break;
        }
    } while(--tqNum >= CTRL1_MIN_TIME_QUANTA);

    return (fgRet);
}


/**
  * @brief Configures a FlexCAN Receive Message Buffer.
  *
  * This function cleans a FlexCAN build-in Message Buffer and configures it
  * as a Receive Message Buffer.
  *
  * @param flexcan: FlexCAN peripheral Struct Point.
  * @param mbIdx: The Message Buffer index.
  * @param pRxMbConfig: Pointer to the FlexCAN Message Buffer configuration structure.
  * @param state:  This parameter can be: ENABLE or DISABLE.
  */
void FLEXCAN_RxMbConfig(FLEXCAN_TypeDef *flex_can, uint8_t mbIdx, const flexcan_rx_mb_config_t *pRxMbConfig, FunctionalState state)
{
    uint32_t cs_temp = 0;

    /* Inactivate Message Buffer. */
    flex_can->MB[mbIdx].CS = 0;

    /* Clean Message Buffer content. */
    flex_can->MB[mbIdx].ID    = 0x0;
    flex_can->MB[mbIdx].WORD0 = 0x0;
    flex_can->MB[mbIdx].WORD1 = 0x0;

    if (ENABLE)
    {
         /* Setup Message Buffer ID. */
        flex_can->MB[mbIdx].ID = pRxMbConfig->id;

         /* Setup Message Buffer format. */
        if (Enum_Flexcan_FrameFormatExtend == pRxMbConfig->format)
        {
            cs_temp |= FLEXCAN_CS_IDE_Msk;
        }

         /* Setup Message Buffer type. */
        if (Enum_Flexcan_FrameTypeRemote == pRxMbConfig->type)
        {
            cs_temp |= FLEXCAN_CS_RTR_Msk;
        }

         /* Activate Rx Message Buffer. */
        cs_temp |= (Enum_Flexcan_RxMbEmpty << FLEXCAN_CS_CODE_Pos);
        flex_can->MB[mbIdx].CS = cs_temp;
    }
}

/**
  * @brief Configures the FlexCAN Rx FIFO.
  *
  * This function configures the Rx FIFO with given Rx FIFO configuration.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param pRxFifoConfig Pointer to the FlexCAN Rx FIFO configuration structure.
  * @param state Enable/disable Rx FIFO.
  *         - ENABLE: Enable Rx FIFO.
  *         - DISABLE: Disable Rx FIFO.
  */
void FLEXCAN_RxFifoConfig(FLEXCAN_TypeDef *flex_can, const flexcan_rx_fifo_config_t *pRxFifoConfig, FunctionalState state)
{
    volatile uint32_t *mbAddr;
    uint8_t i, j, k, rffn = 0, numMbOccupy;
    uint32_t setup_mb = 0;

    /* Enter Freeze Mode. */
    FLEXCAN_EnterFreezeMode(flex_can);

    if (state)
    {
        /* Get the setup_mb value. */
        setup_mb = (uint8_t)((flex_can->MCR & FLEXCAN_MCR_MAXMB_Msk) >> FLEXCAN_MCR_MAXMB_Pos);
        setup_mb = (setup_mb < (uint32_t)FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(flex_can)) ?
                   setup_mb :
                   (uint32_t)FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(flex_can);

        /* Determine RFFN value. */
        for (i = 0; i <= 0xFU; i++)
        {
            if ((8U * (i + 1U)) >= pRxFifoConfig->idFilterNum)
            {
                rffn = i;
                /*assert(((setup_mb - 8U) - (2U * rffn)) > 0U); */

                flex_can->CTRL2 = (flex_can->CTRL2 & ~FLEXCAN_CTRL2_RFFN_Msk) | (rffn << FLEXCAN_CTRL2_RFFN_Pos);
                break;
            }
        }

        /* caculate the Number of Mailboxes occupied by RX Legacy FIFO and the filter. */
        numMbOccupy = 6U + (rffn + 1U) * 2U;

        /* Copy ID filter table to Message Buffer Region (Fix MISRA_C-2012 Rule 18.1). */
        j = 0U;

        for (i = 6U; i < numMbOccupy; i++)
        {
             /* Get address for current mail box. */
            mbAddr = &(flex_can->MB[i].CS);

             /* One Mail box contain 4U DWORD registers. */
            for (k = 0; k < 4U; k++)
            {
                /* Fill all valid filter in the mail box occupied by filter. */
                /* Disable unused Rx FIFO Filter, the other rest of register in the last Mail box occupied by fiter set */
                /* as 0xffffffff. */

                mbAddr[k] = (j < pRxFifoConfig->idFilterNum) ? (pRxFifoConfig->idFilterTable[j]) : 0xFFFFFFFFU;

                 /* Try to fill next filter in current Mail Box. */
                j++;
            }
        }

        /* Setup ID Fitlter Type. */
        switch (pRxFifoConfig->idFilterType)
        {
            case Enum_Flexcan_RxFifoFilterTypeA:
                flex_can->MCR = (flex_can->MCR & ~FLEXCAN_MCR_IDAM_Msk) | (0x0 << FLEXCAN_MCR_IDAM_Pos);
                break;

            case Enum_Flexcan_RxFifoFilterTypeB:
                flex_can->MCR = (flex_can->MCR & ~FLEXCAN_MCR_IDAM_Msk) | (0x1 << FLEXCAN_MCR_IDAM_Pos);
                break;

            case Enum_Flexcan_RxFifoFilterTypeC:
                flex_can->MCR = (flex_can->MCR & ~FLEXCAN_MCR_IDAM_Msk) | (0x2 << FLEXCAN_MCR_IDAM_Pos);
                break;

            case Enum_Flexcan_RxFifoFilterTypeD:
                /* All frames rejected. */
                flex_can->MCR = (flex_can->MCR & ~FLEXCAN_MCR_IDAM_Msk) | (0x3 << FLEXCAN_MCR_IDAM_Pos);
                break;

            default:
                /* All the cases have been listed above, the default clause should not be reached. */
                break;
        }

        /* Setting Message Reception Priority. */
        flex_can->CTRL2 = (pRxFifoConfig->priority == Enum_Flexcan_RxFifoPrioHigh) ? (flex_can->CTRL2 & ~FLEXCAN_CTRL2_MRP_Msk) :
                          (flex_can->CTRL2 | FLEXCAN_CTRL2_MRP_Msk);

        /* Enable Rx Message FIFO. */
        flex_can->MCR |= FLEXCAN_MCR_RFEN_Msk;
    }
    else
    {
        rffn = (uint8_t)((flex_can->CTRL2 & FLEXCAN_CTRL2_RFFN_Msk) >> FLEXCAN_CTRL2_RFFN_Pos);
        /* caculate the Number of Mailboxes occupied by RX Legacy FIFO and the filter. */
        numMbOccupy = 6U + (rffn + 1U) * 2U;

        /* Disable Rx Message FIFO. */
        flex_can->MCR &= ~FLEXCAN_MCR_RFEN_Msk;

        /* Clean MB0 ~ MB5 and all MB occupied by ID filters (Fix MISRA_C-2012 Rule 18.1). */
        for (i = 0; i < numMbOccupy; i++)
        {
            FLEXCAN_RxMbConfig(flex_can, i, NULL, DISABLE);
        }
    }

    /* Exit Freeze Mode. */
    FLEXCAN_ExitFreezeMode(flex_can);
}

#if (defined (FLEXCAN_HAS_RX_FIFO_DMA) && FLEXCAN_HAS_RX_FIFO_DMA)

/**
  * @brief  Gets the Rx FIFO Head address.
  *
  * This function returns the FlexCAN Rx FIFO Head address, which is mainly used for the DMA use case.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @return FlexCAN Rx FIFO Head address.
  */
__STATIC_INLINE uint32_t FLEXCAN_GetRxFifoHeadAddr(FLEXCAN_TypeDef *flex_can)
{
    return ((uint32_t)&(flex_can->MB[0].CS));
}

/**
  * @brief Enables or disables the FlexCAN Rx FIFO DMA request.
  *
  * This function enables or disables the DMA feature of FlexCAN build-in Rx FIFO.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param ENABLE true to enable, DISABLE to disable.
  */
void FLEXCAN_EnableRxFifoDMA(FLEXCAN_TypeDef *flex_can, FunctionalState state)
{
    if (state)
    {
         /* Enter Freeze Mode. */
        FLEXCAN_EnterFreezeMode(flex_can);

         /* Enable FlexCAN DMA. */
        flex_can->MCR |= FLEXCAN_MCR_DMA_Msk;

         /* Exit Freeze Mode. */
        FLEXCAN_ExitFreezeMode(flex_can);
    }
    else
    {
         /* Enter Freeze Mode. */
        FLEXCAN_EnterFreezeMode(flex_can);

         /* Disable FlexCAN DMA. */
        flex_can->MCR &= ~FLEXCAN_MCR_DMA_Msk;

         /* Exit Freeze Mode. */
        FLEXCAN_ExitFreezeMode(flex_can);
    }
}
#endif /* FLEXCAN_HAS_RX_FIFO_DMA */

#if (defined (FLEXCAN_HAS_ERRATA_5829) && FLEXCAN_HAS_ERRATA_5829)
static uint8_t FLEXCAN_GetFirstValidMb(FLEXCAN_TypeDef *flex_can)
{
    uint8_t firstValidMbNum;

    if (0U != (flex_can->MCR & FLEXCAN_MCR_RFEN_Msk))
    {
        firstValidMbNum = (uint8_t)((flex_can->CTRL2 & FLEXCAN_CTRL2_RFFN_Msk) >> FLEXCAN_CTRL2_RFFN_Pos);
        firstValidMbNum = ((firstValidMbNum + 1U) * 2U) + 6U;
    }
    else
    {
        firstValidMbNum = 0U;
    }

    return (firstValidMbNum);
}
#endif

/**
  * @brief Writes a FlexCAN Message to the Transmit Message Buffer.
  *
  * This function writes a CAN Message to the specified Transmit Message Buffer
  * and changes the Message Buffer state to start CAN Message transmit. After
  * that the function returns immediately.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param mbIdx The FlexCAN Message Buffer index.
  * @param pTxFrame Pointer to CAN message frame to be sent.
  * @retval Status_Flexcan_Success - Write Tx Message Buffer Successfully.
  * @retval Status_Flexcan_Fail    - Tx Message Buffer is currently in use.
  */
int32_t FLEXCAN_WriteTxMb(FLEXCAN_TypeDef *flex_can, uint8_t mbIdx, const flexcan_frame_t *pTxFrame)
{
    uint32_t cs_temp = 0;
    uint32_t status;

    /* Check if Message Buffer is available. */
    if ((Enum_Flexcan_TxMbDataOrRemote << FLEXCAN_CS_CODE_Pos) != (flex_can->MB[mbIdx].CS & FLEXCAN_CS_CODE_Msk))
    {
        /* Inactive Tx Message Buffer. */
        flex_can->MB[mbIdx].CS = (flex_can->MB[mbIdx].CS & ~FLEXCAN_CS_CODE_Msk) | (Enum_Flexcan_TxMbInactive << FLEXCAN_CS_CODE_Pos);

        /* Fill Message ID field. */
        flex_can->MB[mbIdx].ID = pTxFrame->id;

        /* Fill Message Format field. */
        if ((uint32_t)Enum_Flexcan_FrameFormatExtend == pTxFrame->format)
        {
            cs_temp |= FLEXCAN_CS_SRR_Msk | FLEXCAN_CS_IDE_Msk;
        }

        /* Fill Message Type field. */
        if ((uint32_t)Enum_Flexcan_FrameTypeRemote == pTxFrame->type)
        {
            cs_temp |= FLEXCAN_CS_RTR_Msk;
        }

        cs_temp |= (Enum_Flexcan_TxMbDataOrRemote << FLEXCAN_CS_CODE_Pos) | (pTxFrame->length << FLEXCAN_CS_DLC_Pos);

        /* Load Message Payload. */
        flex_can->MB[mbIdx].WORD0 = pTxFrame->dataWord0;
        flex_can->MB[mbIdx].WORD1 = pTxFrame->dataWord1;

        /* Activate Tx Message Buffer. */
        flex_can->MB[mbIdx].CS = cs_temp;

#if (defined (FLEXCAN_HAS_ERRATA_5829) && FLEXCAN_HAS_ERRATA_5829)
        flex_can->MB[FLEXCAN_GetFirstValidMb(flex_can)].CS = (Enum_Flexcan_TxMbInactive << FLEXCAN_CS_CODE_Pos);
        flex_can->MB[FLEXCAN_GetFirstValidMb(flex_can)].CS = (Enum_Flexcan_TxMbInactive << FLEXCAN_CS_CODE_Pos);
#endif

        status = Status_Flexcan_Success;
    }
    else
    {
        /* Tx Message Buffer is activated, return immediately. */
        status = Status_Flexcan_Fail;
    }

    return (status);
}

/**
  * @brief Reads a FlexCAN Message from Receive Message Buffer.
  *
  * This function reads a CAN message from a specified Receive Message Buffer.
  * The function fills a receive CAN message frame structure with
  * just received data and activates the Message Buffer again.
  * The function returns immediately.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param mbIdx The FlexCAN Message Buffer index.
  * @param pRxFrame Pointer to CAN message frame structure for reception.
  * @retval Status_Flexcan_Success            - Rx Message Buffer is full and has been read successfully.
  * @retval Status_Flexcan_RxOverflow - Rx Message Buffer is already overflowed and has been read successfully.
  * @retval Status_Flexcan_Fail               - Rx Message Buffer is empty.
  */
int32_t FLEXCAN_ReadRxMb(FLEXCAN_TypeDef *flex_can, uint8_t mbIdx, flexcan_frame_t *pRxFrame)
{
    uint32_t cs_temp;
    uint32_t rx_code;
    uint32_t status;

    /* Read CS field of Rx Message Buffer to lock Message Buffer. */
    cs_temp = flex_can->MB[mbIdx].CS;
    /* Get Rx Message Buffer Code field. */
    rx_code = (cs_temp & FLEXCAN_CS_CODE_Msk) >> FLEXCAN_CS_CODE_Pos;

    /* Check to see if Rx Message Buffer is full. */
    if (((uint32_t)Enum_Flexcan_RxMbFull == rx_code) || ((uint32_t)Enum_Flexcan_RxMbOverrun == rx_code))
    {
        /* Store Message ID. */
        pRxFrame->id = flex_can->MB[mbIdx].ID & (FLEXCAN_ID_EXT_Msk | FLEXCAN_ID_STD_Msk);

        /* Get the message ID and format. */
        pRxFrame->format = (cs_temp & FLEXCAN_CS_IDE_Msk) != 0U ? (uint8_t)Enum_Flexcan_FrameFormatExtend :
                           (uint8_t)Enum_Flexcan_FrameFormatStandard;

        /* Get the message type. */
        pRxFrame->type =
            (cs_temp & FLEXCAN_CS_RTR_Msk) != 0U ? (uint8_t)Enum_Flexcan_FrameTypeRemote : (uint8_t)Enum_Flexcan_FrameTypeData;

        /* Get the message length. */
        pRxFrame->length = (uint8_t)((cs_temp & FLEXCAN_CS_DLC_Msk) >> FLEXCAN_CS_DLC_Pos);

        /* Get the time stamp. */
        pRxFrame->timestamp = (uint16_t)((cs_temp & FLEXCAN_CS_TIME_STAMP_Msk) >> FLEXCAN_CS_TIME_STAMP_Pos);

        /* Store Message Payload. */
        pRxFrame->dataWord0 = flex_can->MB[mbIdx].WORD0;
        pRxFrame->dataWord1 = flex_can->MB[mbIdx].WORD1;

        /* Read free-running timer to unlock Rx Message Buffer. */
        (void)flex_can->TIMER;

        if ((uint32_t)Enum_Flexcan_RxMbFull == rx_code)
        {
            status = Status_Flexcan_Success;
        }
        else
        {
            status = Status_Flexcan_RxOverflow;
        }
    }
    else
    {
        /* Read free-running timer to unlock Rx Message Buffer. */
        (void)flex_can->TIMER;

        status = Status_Flexcan_Fail;
    }

    return (status);
}

/**
  * @brief Reads a FlexCAN Message from Rx FIFO.
  *
  * This function reads a CAN message from the FlexCAN build-in Rx FIFO.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param pRxFrame Pointer to CAN message frame structure for reception.
  * @retval Status_Flexcan_Success - Read Message from Rx FIFO successfully.
  * @retval Status_Flexcan_Fail    - Rx FIFO is not enabled.
  */
int32_t FLEXCAN_ReadRxFifo(FLEXCAN_TypeDef *flex_can, flexcan_frame_t *pRxFrame)
{
    uint32_t cs_temp;
    uint32_t status;

    /* Check if Rx FIFO is Enabled. */
    if (0U != (flex_can->MCR & FLEXCAN_MCR_RFEN_Msk))
    {
        /* Read CS field of Rx Message Buffer to lock Message Buffer. */
        cs_temp = flex_can->MB[0].CS;

        /* Read data from Rx FIFO output port. */
        /* Store Message ID. */
        pRxFrame->id = flex_can->MB[0].ID & (FLEXCAN_ID_EXT_Msk | FLEXCAN_ID_STD_Msk);

        /* Get the message ID and format. */
        pRxFrame->format = (cs_temp & FLEXCAN_CS_IDE_Msk) != 0U ? (uint8_t)Enum_Flexcan_FrameFormatExtend :
                           (uint8_t)Enum_Flexcan_FrameFormatStandard;

        /* Get the message type. */
        pRxFrame->type =
            (cs_temp & FLEXCAN_CS_RTR_Msk) != 0U ? (uint8_t)Enum_Flexcan_FrameTypeRemote : (uint8_t)Enum_Flexcan_FrameTypeData;

        /* Get the message length. */
        pRxFrame->length = (uint8_t)((cs_temp & FLEXCAN_CS_DLC_Msk) >> FLEXCAN_CS_DLC_Pos);

        /* Get the time stamp. */
        pRxFrame->timestamp = (uint16_t)((cs_temp & FLEXCAN_CS_TIME_STAMP_Msk) >> FLEXCAN_CS_TIME_STAMP_Pos);

        /* Store Message Payload. */
        pRxFrame->dataWord0 = flex_can->MB[0].WORD0;
        pRxFrame->dataWord1 = flex_can->MB[0].WORD1;

        /* Store ID Filter Hit Index. */
        pRxFrame->idhit = (uint16_t)(flex_can->RXFIR & FLEXCAN_RXFIR_IDHIT_Msk);

        /* Read free-running timer to unlock Rx Message Buffer. */
        (void)flex_can->TIMER;

        status = Status_Flexcan_Success;
    }
    else
    {
        status = Status_Flexcan_Fail;
    }

    return (status);
}

/**
  * @brief Performs a polling send transaction on the CAN bus.
  *
  * Note that a transfer handle does not need to be created  before calling this API.
  *
  * @param flex_can FlexCAN peripheral flex_can pointer.
  * @param mbIdx The FlexCAN Message Buffer index.
  * @param pTxFrame Pointer to CAN message frame to be sent.
  * @retval Status_Flexcan_Success - Write Tx Message Buffer Successfully.
  * @retval Status_Flexcan_Fail    - Tx Message Buffer is currently in use.
  */
int32_t FLEXCAN_TransferSendBlocking(FLEXCAN_TypeDef *flex_can, uint8_t mbIdx, flexcan_frame_t *pTxFrame)
{
    uint32_t status;
    uint32_t u32flag = 1;

    /* Write Tx Message Buffer to initiate a data sending. */
    if (Status_Flexcan_Success == FLEXCAN_WriteTxMb(flex_can, mbIdx, (const flexcan_frame_t *)(uint32_t)pTxFrame))
    {
        /* Wait until CAN Message send out. */
        while (0U == FLEXCAN_GetMbStatusFlags(flex_can, u32flag << mbIdx))
        {
        }

        /* Clean Tx Message Buffer Flag. */
        FLEXCAN_ClearMbStatusFlags(flex_can, u32flag << mbIdx);

        /* After TX MB tranfered success, update the Timestamp from MB[mbIdx].CS register */
        pTxFrame->timestamp = (uint16_t)((flex_can->MB[mbIdx].CS & FLEXCAN_CS_TIME_STAMP_Msk) >> FLEXCAN_CS_TIME_STAMP_Pos);

        status = Status_Flexcan_Success;
    }
    else
    {
        status = Status_Flexcan_Fail;
    }

    return (status);
}

/**
  * @brief Performs a polling receive transaction on the CAN bus.
  *
  * Note that a transfer handle does not need to be created  before calling this API.
  *
  * @param flex_can FlexCAN peripheral flex_can pointer.
  * @param mbIdx The FlexCAN Message Buffer index.
  * @param pRxFrame Pointer to CAN message frame structure for reception.
  * @retval Status_Flexcan_Success            - Rx Message Buffer is full and has been read successfully.
  * @retval Status_Flexcan_RxOverflow - Rx Message Buffer is already overflowed and has been read successfully.
  * @retval Status_Flexcan_Fail               - Rx Message Buffer is empty.
  */
int32_t FLEXCAN_TransferReceiveBlocking(FLEXCAN_TypeDef *flex_can, uint8_t mbIdx, flexcan_frame_t *pRxFrame)
{
    uint32_t u32flag = 1;

    /* Wait until Rx Message Buffer non-empty. */
    while (0U == FLEXCAN_GetMbStatusFlags(flex_can, u32flag << mbIdx))
    {
    }

    /* Clean Rx Message Buffer Flag. */
    FLEXCAN_ClearMbStatusFlags(flex_can, u32flag << mbIdx);


    /* Read Received CAN Message. */
    return (FLEXCAN_ReadRxMb(flex_can, mbIdx, pRxFrame));
}

/**
  * @brief Performs a polling receive transaction from Rx FIFO on the CAN bus.
  *
  * Note that a transfer handle does not need to be created  before calling this API.
  *
  * @param flex_can FlexCAN peripheral flex_can pointer.
  * @param pRxFrame Pointer to CAN message frame structure for reception.
  * @retval Status_Flexcan_Success - Read Message from Rx FIFO successfully.
  * @retval Status_Flexcan_Fail    - Rx FIFO is not enabled.
  */
int32_t FLEXCAN_TransferReceiveFifoBlocking(FLEXCAN_TypeDef *flex_can, flexcan_frame_t *pRxFrame)
{
    uint32_t rxFifoStatus;

     /* Wait until Rx FIFO non-empty. */
    while (0U == FLEXCAN_GetMbStatusFlags(flex_can, (uint32_t)Enum_Flexcan_RxFifoFrameAvlFlag))
    {
    }

    rxFifoStatus = FLEXCAN_ReadRxFifo(flex_can, pRxFrame);

     /* Clean Rx Fifo available flag. */
    FLEXCAN_ClearMbStatusFlags(flex_can, (uint32_t)Enum_Flexcan_RxFifoFrameAvlFlag);

    return (rxFifoStatus);
}

/**
  * @brief Initializes the FlexCAN handle.
  *
  * This function initializes the FlexCAN handle, which can be used for other FlexCAN
  * transactional APIs. Usually, for a specified FlexCAN instance,
  * call this API once to get the initialized handle.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param handle FlexCAN handle pointer.
  * @param callback The callback function.
  * @param userData The parameter of the callback function.
  */
void FLEXCAN_TransferCreateHandle(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle, flexcan_transfer_callback_t callback, void *userData)
{
     /* Clean FlexCAN transfer handle. */
    (void)memset(handle, 0, sizeof(*handle));

    /* Save the context in global variables to support the double weak mechanism. */
    /* s_flexcanHandle[instance] = handle; */

     /* Register Callback function. */
    handle->callback = callback;
    handle->userData = userData;

    /* s_flexcanIsr = FLEXCAN_TransferHandleIRQ; */

    /* We Enable Error & Status interrupt here, because this interrupt just */
    /* report current status of FlexCAN module through Callback function. */
    /* It is insignificance without a available callback function. */

    if (handle->callback != NULL)
    {
        FLEXCAN_EnableInterrupts(
            flex_can, (uint32_t)Enum_Flexcan_BusOffInterruptEnable | (uint32_t)Enum_Flexcan_ErrorInterruptEnable |
            (uint32_t)Enum_Flexcan_RxWarningInterruptEnable | (uint32_t)Enum_Flexcan_TxWarningInterruptEnable |
            (uint32_t)Enum_Flexcan_WakeUpInterruptEnable);
    }
    else
    {
        FLEXCAN_DisableInterrupts(
            flex_can, (uint32_t)Enum_Flexcan_BusOffInterruptEnable | (uint32_t)Enum_Flexcan_ErrorInterruptEnable |
            (uint32_t)Enum_Flexcan_RxWarningInterruptEnable | (uint32_t)Enum_Flexcan_TxWarningInterruptEnable |
            (uint32_t)Enum_Flexcan_WakeUpInterruptEnable);
    }
}

/**
  * @brief Sends a message using IRQ.
  *
  * This function sends a message using IRQ. This is a non-blocking function, which returns
  * right away. When messages have been sent out, the send callback function is called.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param handle FlexCAN handle pointer.
  * @param pMbXfer FlexCAN Message Buffer transfer structure. See the #flexcan_mb_transfer_t.
  * @retval Status_Flexcan_Success        Start Tx Message Buffer sending process successfully.
  * @retval Status_Flexcan_Fail           Write Tx Message Buffer failed.
  * @retval Status_Flexcan_TxBusy Tx Message Buffer is in use.
  */
int32_t FLEXCAN_TransferSendNonBlocking(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle, flexcan_mb_transfer_t *pMbXfer)
{
    uint32_t status;
    uint32_t u32mask = 1;

     /* Check if Message Buffer is idle. */
    if ((uint8_t)Enum_Flexcan_StateIdle == handle->mbState[pMbXfer->mbIdx])
    {
         /* Distinguish transmit type. */
        if ((uint32_t)Enum_Flexcan_FrameTypeRemote == pMbXfer->frame->type)
        {
            handle->mbState[pMbXfer->mbIdx] = (uint8_t)Enum_Flexcan_StateTxRemote;
        }
        else
        {
            handle->mbState[pMbXfer->mbIdx] = (uint8_t)Enum_Flexcan_StateTxData;
        }

        if (Status_Flexcan_Success == FLEXCAN_WriteTxMb(flex_can, pMbXfer->mbIdx, (const flexcan_frame_t *)(uint32_t)pMbXfer->frame))
        {
            /* Enable Message Buffer Interrupt. */
            FLEXCAN_EnableMbInterrupts(flex_can, u32mask << pMbXfer->mbIdx);

            status = Status_Flexcan_Success;
        }
        else
        {
            handle->mbState[pMbXfer->mbIdx] = (uint8_t)Enum_Flexcan_StateIdle;
            status                          = Status_Flexcan_Fail;
        }
    }
    else
    {
        status = Status_Flexcan_TxBusy;
    }

    return (status);
}

/**
  * @brief Receives a message using IRQ.
  *
  * This function receives a message using IRQ. This is non-blocking function, which returns
  * right away. When the message has been received, the receive callback function is called.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param handle FlexCAN handle pointer.
  * @param pMbXfer FlexCAN Message Buffer transfer structure. See the #flexcan_mb_transfer_t.
  * @retval Status_Flexcan_Success        - Start Rx Message Buffer receiving process successfully.
  * @retval Status_Flexcan_RxBusy - Rx Message Buffer is in use.
  */
int32_t FLEXCAN_TransferReceiveNonBlocking(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle, flexcan_mb_transfer_t *pMbXfer)
{
    uint32_t status;
    uint32_t u32mask = 1;

     /* Check if Message Buffer is idle. */
    if ((uint8_t)Enum_Flexcan_StateIdle == handle->mbState[pMbXfer->mbIdx])
    {
        handle->mbState[pMbXfer->mbIdx] = (uint8_t)Enum_Flexcan_StateRxData;

         /* Register Message Buffer. */
        handle->mbFrameBuf[pMbXfer->mbIdx] = pMbXfer->frame;

        /* Enable Message Buffer Interrupt. */
        FLEXCAN_EnableMbInterrupts(flex_can, u32mask << pMbXfer->mbIdx);


        status = Status_Flexcan_Success;
    }
    else
    {
        status = Status_Flexcan_RxBusy;
    }

    return (status);
}

/**
  * @brief Receives a message from Rx FIFO using IRQ.
  *
  * This function receives a message using IRQ. This is a non-blocking function, which returns
  * right away. When all messages have been received, the receive callback function is called.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param handle FlexCAN handle pointer.
  * @param pFifoXfer FlexCAN Rx FIFO transfer structure. See the ref flexcan_fifo_transfer_t.
  * @retval Status_Flexcan_Success            - Start Rx FIFO receiving process successfully.
  * @retval Status_Flexcan_RxFifoBusy - Rx FIFO is currently in use.
  */
int32_t FLEXCAN_TransferReceiveFifoNonBlocking(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle, flexcan_fifo_transfer_t *pFifoXfer)
{
    uint32_t status;

     /* Check if Message Buffer is idle. */
    if ((uint8_t)Enum_Flexcan_StateIdle == handle->rxFifoState)
    {
        handle->rxFifoState = (uint8_t)Enum_Flexcan_StateRxFifo;

         /* Register Message Buffer. */
        handle->rxFifoFrameBuf = pFifoXfer->frame;

         /* Enable Message Buffer Interrupt. */
        FLEXCAN_EnableMbInterrupts(flex_can, (uint32_t)Enum_Flexcan_RxFifoOverflowFlag | (uint32_t)Enum_Flexcan_RxFifoWarningFlag |
                                   (uint32_t)Enum_Flexcan_RxFifoFrameAvlFlag);

        status = Status_Flexcan_Success;
    }
    else
    {
        status = Status_Flexcan_RxFifoBusy;
    }

    return (status);
}

/**
  * @brief Aborts the interrupt driven message send process.
  *
  * This function aborts the interrupt driven message send process.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param handle FlexCAN handle pointer.
  * @param mbIdx The FlexCAN Message Buffer index.
  */
void FLEXCAN_TransferAbortSend(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle, uint8_t mbIdx)
{
    uint16_t timestamp;
    uint32_t u32mask = 1;

    /* Disable Message Buffer Interrupt. */
    FLEXCAN_DisableMbInterrupts(flex_can, u32mask << mbIdx);

     /* Update the TX frame 's time stamp by MB[mbIdx].cs. */
    timestamp                = (uint16_t)((flex_can->MB[mbIdx].CS & FLEXCAN_CS_TIME_STAMP_Msk) >> FLEXCAN_CS_TIME_STAMP_Pos);
    handle->timestamp[mbIdx] = timestamp;

     /* Clean Message Buffer. */
    FLEXCAN_TxMbConfig(flex_can, mbIdx, ENABLE);

    handle->mbState[mbIdx] = (uint8_t)Enum_Flexcan_StateIdle;
}

/**
  * @brief Aborts the interrupt driven message receive process.
  *
  * This function aborts the interrupt driven message receive process.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param handle FlexCAN handle pointer.
  * @param mbIdx The FlexCAN Message Buffer index.
  */
void FLEXCAN_TransferAbortReceive(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle, uint8_t mbIdx)
{
    uint32_t u32mask = 1;

    /* Disable Message Buffer Interrupt. */
    FLEXCAN_DisableMbInterrupts(flex_can, (u32mask << mbIdx));

    /* Un-register handle. */
    handle->mbFrameBuf[mbIdx] = NULL;
    handle->mbState[mbIdx]    = (uint8_t)Enum_Flexcan_StateIdle;
}

/**
  * @brief Aborts the interrupt driven message receive from Rx FIFO process.
  *
  * This function aborts the interrupt driven message receive from Rx FIFO process.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param handle FlexCAN handle pointer.
  */
void FLEXCAN_TransferAbortReceiveFifo(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle)
{
     /* Check if Rx FIFO is enabled. */
    if (0U != (flex_can->MCR & FLEXCAN_MCR_RFEN_Msk))
    {
         /* Disable Rx Message FIFO Interrupts. */
        FLEXCAN_DisableMbInterrupts(flex_can, (uint32_t)Enum_Flexcan_RxFifoOverflowFlag | (uint32_t)Enum_Flexcan_RxFifoWarningFlag |
                                    (uint32_t)Enum_Flexcan_RxFifoFrameAvlFlag);

         /* Un-register handle. */
        handle->rxFifoFrameBuf = NULL;
    }

    handle->rxFifoState = (uint8_t)Enum_Flexcan_StateIdle;
}

/**
  * @brief Gets the detail index of Mailbox's Timestamp by handle.
  *
  * Then function can only be used when calling non-blocking Data transfer (TX/RX) API,
  * After TX/RX data transfer done (User can get the status by handler's callback function),
  * we can get the detail index of Mailbox's timestamp by handle,
  * Detail non-blocking data transfer API (TX/RX) contain.
  *   -FLEXCAN_TransferSendNonBlocking
  *   -FLEXCAN_TransferFDSendNonBlocking
  *   -FLEXCAN_TransferReceiveNonBlocking
  *   -FLEXCAN_TransferFDReceiveNonBlocking
  *   -FLEXCAN_TransferReceiveFifoNonBlocking
  *
  * @param handle FlexCAN handle pointer.
  * @param mbIdx The FlexCAN FD Message Buffer index.
  * @return the index of mailbox 's timestamp stored in the handle.
  */
uint32_t FLEXCAN_GetTimeStamp(flexcan_handle_t *handle, uint8_t mbIdx)
{
    return ((uint32_t)(handle->timestamp[mbIdx]));
}

static bool FLEXCAN_CheckUnhandleInterruptEvents(FLEXCAN_TypeDef *flex_can)
{
    uint64_t tempmask;
    uint64_t tempflag;
    bool fgRet = false;

     /* Checking exist error flag. */
    if (0U == (FLEXCAN_GetStatusFlags(flex_can) &
               ((uint32_t)Enum_Flexcan_TxWarningIntFlag | (uint32_t)Enum_Flexcan_RxWarningIntFlag |
                (uint32_t)Enum_Flexcan_BusOffIntFlag | (uint32_t)Enum_Flexcan_ErrorIntFlag )))
    {
        tempmask = (uint64_t)flex_can->IMASK1;
        tempflag = (uint64_t)flex_can->IFLAG1;

        fgRet = (0U != (tempmask & tempflag));
    }
    else
    {
        fgRet = true;
    }

    return (fgRet);
}


static ErrorStatus FLEXCAN_IsMbIntEnabled(FLEXCAN_TypeDef *flex_can, uint8_t mbIdx)
{
    uint32_t flag = 1U;
    ErrorStatus fgRet    = ERROR;

    fgRet = (ErrorStatus)(0U != (flex_can->IMASK1 & (flag << mbIdx)));

    return (fgRet);
}

static uint32_t FLEXCAN_SubHandlerForDataTransfered(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle, uint32_t *pResult)
{
    uint32_t status  = Status_Flexcan_UnHandled;
    uint32_t result  = 0xFFU;
    uint32_t u32flag = 1;

     /* For this implementation, we solve the Message with lowest MB index first. */
    for (result = 0U; result < (uint32_t)FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(flex_can); result++)

    {
        /* Get the lowest unhandled Message Buffer */
        if (0U != FLEXCAN_GetMbStatusFlags(flex_can, u32flag << result))
        {
            if (FLEXCAN_IsMbIntEnabled(flex_can, (uint8_t)result))
            {
                break;
            }
        }
    }

     /* find Message to deal with. */
    if (result < (uint32_t)FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(flex_can))
    {
         /* Solve Legacy Rx FIFO interrupt. */
        if (((uint8_t)Enum_Flexcan_StateIdle != handle->rxFifoState) && (result <= (uint32_t)FLEXCAN_IFLAG1_BUF7I_Pos))
        {
            uint32_t u32mask = 1;

            switch (u32mask << result)
            {
                case Enum_Flexcan_RxFifoOverflowFlag:
                    status = Status_Flexcan_RxFifoOverflow;
                    break;

                case Enum_Flexcan_RxFifoWarningFlag:
                    status = Status_Flexcan_RxFifoWarning;
                    break;

                case Enum_Flexcan_RxFifoFrameAvlFlag:
                    status = FLEXCAN_ReadRxFifo(flex_can, handle->rxFifoFrameBuf);

                    if (Status_Flexcan_Success == status)
                    {
                         /* Align the current (index 0) rxfifo timestamp to the timestamp array by handle. */
                        handle->timestamp[0] = handle->rxFifoFrameBuf->timestamp;
                        status               = Status_Flexcan_RxFifoIdle;
                    }

                    FLEXCAN_TransferAbortReceiveFifo(flex_can, handle);
                    break;

                default:
                    status = Status_Flexcan_UnHandled;
                    break;
            }
        }
        else
        {
             /* Get current State of Message Buffer. */
            switch (handle->mbState[result])
            {
                /* Solve Rx Data Frame. */
                case (uint8_t)Enum_Flexcan_StateRxData:
                    
                    status = FLEXCAN_ReadRxMb(flex_can, (u8)result, handle->mbFrameBuf[result]);
                    if (Status_Flexcan_Success == status) {
                        // Align the current index of RX MB timestamp to the timestamp array by handle.
                        handle->timestamp[result] = handle->mbFrameBuf[result]->timestamp;
                        status = Status_Flexcan_RxIdle;
                    }
                    FLEXCAN_TransferAbortReceive(flex_can, handle, (u8)result);
                    break;

                /* Sove Rx Remote Frame.  User need to Read the frame in Mail box in time by Read from MB API. */
                case (uint8_t)Enum_Flexcan_StateRxRemote:
                    status = Status_Flexcan_RxRemote;
                    FLEXCAN_TransferAbortReceive(flex_can, handle, (u8)result);
                    break;

                /* Solve Tx Data Frame. */
                case (uint8_t)Enum_Flexcan_StateTxData:
                    status = Status_Flexcan_TxIdle;
                    FLEXCAN_TransferAbortSend(flex_can, handle, (u8)result);
                    break;

                /* Solve Tx Remote Frame. */
                case (uint8_t)Enum_Flexcan_StateTxRemote:
                     handle->mbState[result] = (u8)Enum_Flexcan_StateRxRemote;
                    status = Status_Flexcan_TxSwitchToRx;
                    {
                        FLEXCAN_TransferAbortSend(flex_can, handle, (uint8_t)result);
                    }
                    break;

                default:
                    status = Status_Flexcan_UnHandled;
                    break;
            }
        }

         /* Clear resolved Message Buffer IRQ. */

        uint32_t u32flag = 1;

        FLEXCAN_ClearMbStatusFlags(flex_can, u32flag << result);
    }

    *pResult = result;

    return (status);
}

/**
  * @brief FlexCAN IRQ handle function.
  *
  * This function handles the FlexCAN Error, the Message Buffer, and the Rx FIFO IRQ request.
  *
  * @param flex_can FlexCAN peripheral Struct Point.
  * @param handle FlexCAN handle pointer.
  */
void FLEXCAN_TransferHandleIRQ(FLEXCAN_TypeDef *flex_can, flexcan_handle_t *handle)
{
    uint32_t status;
    uint32_t result    = 0xFFU;
    uint32_t EsrStatus = 0U;

    do
    {
         /* Get Current FlexCAN Module Error and Status. */
        EsrStatus = FLEXCAN_GetStatusFlags(flex_can);

         /* To handle FlexCAN Error and Status Interrupt first. */
        if (0U != (EsrStatus & ((uint32_t)Enum_Flexcan_TxWarningIntFlag | (uint32_t)Enum_Flexcan_RxWarningIntFlag |
                                (uint32_t)Enum_Flexcan_BusOffIntFlag | (uint32_t)Enum_Flexcan_ErrorIntFlag)))
        {
            status = Status_Flexcan_ErrorStatus;
             /* Clear FlexCAN Error and Status Interrupt. */
            FLEXCAN_ClearStatusFlags(flex_can, (uint32_t)Enum_Flexcan_TxWarningIntFlag | (uint32_t)Enum_Flexcan_RxWarningIntFlag |
                                     (uint32_t)Enum_Flexcan_BusOffIntFlag | (uint32_t)Enum_Flexcan_ErrorIntFlag);
            result = EsrStatus;
        }
        else
        {
             /* to handle real data transfer. */
            status = FLEXCAN_SubHandlerForDataTransfered(flex_can, handle, &result);
        }

         /* Calling Callback Function if has one. */
        if (handle->callback != NULL)
        {
            handle->callback(flex_can, handle, status, result, handle->userData);
        }
    }
    while(FLEXCAN_CheckUnhandleInterruptEvents(flex_can));
}

void FLEXCAN_SetBaudRate(FLEXCAN_TypeDef *flex_can, flexcan_timing_config_t timingConfig)
{
     /* Update actual timing characteristic. */
    FLEXCAN_SetTimingConfig(flex_can, (const flexcan_timing_config_t *)(uint32_t)&timingConfig);
}


/// @}

/// @}

/// @}



