<?xml version="1.0"?>
<testlist version="2.0">
  <test name="ERI" grid="f09_g17" compset="B1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 01:00:00 </option>
    </options>
  </test>
  <test name="SMS_Ld2" grid="f09_g17" compset="B1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_cime_baselines"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="SMS_Ld2" grid="f09_g17" compset="BHIST" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="gnu" category="aux_cime_baselines"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="MCC" grid="f19_g17" compset="B1850" testmods="allactive/defaultiomi">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 02:00:00 </option>
    </options>
  </test>
  <test name="ERS_D" grid="f09_g17" compset="B1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 06:00:00 </option>
    </options>
  </test>
  <test name="ERS_D_Vmct" grid="f09_g17" compset="B1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 06:00:00 </option>
    </options>
  </test>
  <test name="IRT_Ld7" grid="f09_g17" compset="BHIST" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="IRT_Ld7_Vmct" grid="f09_g17" compset="BHIST" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="SMS_Ld1" grid="f09_g17" compset="BW1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
      <machine name="cheyenne" compiler="intel" category="bwaccm"/>
    </machines>
    <options>
      <option name="wallclock"> 01:00:00 </option>
    </options>
  </test>
  <test name="SMS_Ld5" grid="f19_g17" compset="BWma1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
      <machine name="cheyenne" compiler="intel" category="bwaccm"/>
    </machines>
    <options>
      <option name="wallclock"> 01:00:00 </option>
    </options>
  </test>
  <test name="SMS_Ld1" grid="f09_g17" compset="BWma1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
      <machine name="cheyenne" compiler="intel" category="bwaccm"/>
    </machines>
    <options>
      <option name="wallclock"> 01:00:00 </option>
    </options>
  </test>
  <test name="IRT_Ld7" grid="f09_g17" compset="BHIST" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 01:00:00 </option>
    </options>
  </test>
  <test name="ERS_Ld5" grid="f19_g17" compset="E1850TEST" testmods="cice/default">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="ERS_Ld7" grid="f19_g17" compset="B1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne"   compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="IRT_C3_Ld7" grid="f19_g17" compset="BHIST" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="gnu" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock"> 02:00:00 </option>
    </options>
  </test>
  <test name="MCC_Ld5" grid="f19_g17" compset="B1850G" testmods="allactive/cism/test_coupling">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock"> 01:30:00 </option>
    </options>
  </test>
  <test name="PET_PM" grid="f19_g17" compset="B1850" testmods="allactive/defaultiomi">
    <machines>
      <machine name="cheyenne" compiler="gnu" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 01:30:00 </option>
    </options>
  </test>
  <test name="PET_PM_Vmct" grid="f19_g17" compset="B1850" testmods="allactive/defaultiomi">
    <machines>
      <machine name="cheyenne" compiler="gnu" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 01:30:00 </option>
    </options>
  </test>
  <test name="PFS" grid="f09_g17" compset="B1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock"> 00:40:00 </option>
    </options>
  </test>
  <test name="PFS" grid="f09_g17" compset="B1850" testmods="allactive/maxthroughputb">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_perf"/>
    </machines>
    <options>
      <option name="wallclock"> 00:40:00 </option>
    </options>
  </test>
  <test compset="FW1850" grid="f09_f09_mg17" name="PFS" testmods="allactive/maxthroughputfw">
    <machines>
      <machine name="cheyenne" compiler="intel" category="aux_perf"/>
    </machines>
  </test>
  <test name="SMS_Ld5" grid="f19_g17" compset="B1850G" testmods="allactive/cism/test_coupling">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="SMS_Ld5" grid="f09_g17" compset="B1850G" testmods="allactive/cism/test_coupling">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="SMS_Ld5" grid="f09_g17_gl4" compset="J1850G" testmods="allactive/cism/test_coupling">
    <machines>
      <machine name="cheyenne" compiler="gnu" category="prebeta"/>
    </machines>
    <options>
      <option name="wallclock"> 00:30:00 </option>
    </options>
  </test>
  <test name="SMS_Ld7" grid="f09_g17" compset="B1850" testmods="allactive/defaultio">
    <machines>
      <machine name="cheyenne" compiler="intel" category="prealpha"/>
    </machines>
    <options>
      <option name="wallclock">  00:30:00 </option>
    </options>
  </test>
</testlist>
