#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  5 16:57:31 2021
# Process ID: 20904
# Current directory: C:/Users/lacze/Desktop/AGH-FPGA-S8/EBAZ4205
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21404 C:\Users\lacze\Desktop\AGH-FPGA-S8\EBAZ4205\TEST_PROJ.xpr
# Log file: C:/Users/lacze/Desktop/AGH-FPGA-S8/EBAZ4205/vivado.log
# Journal file: C:/Users/lacze/Desktop/AGH-FPGA-S8/EBAZ4205\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lacze/Desktop/AGH-FPGA-S8/EBAZ4205/TEST_PROJ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lacze/Desktop/AGH-FPGA-S8/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lacze/Desktop/AGH-FPGA-S8/EBAZ4205/TEST_PROJ.srcs/sources_1/bd/TEST_BD/TEST_BD.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <TEST_BD> from BD file <C:/Users/lacze/Desktop/AGH-FPGA-S8/EBAZ4205/TEST_PROJ.srcs/sources_1/bd/TEST_BD/TEST_BD.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  5 17:04:07 2021...
