# Quick Build Guide - top_v2 v·ªõi Motor Controller

## üöÄ Build & Program Workflow

### **1. M·ªü Project trong Vivado**
```tcl
cd C:/Users/Acer/Documents/Do_an/GestureReceiverCode/arty-z7-gesture-receiver
start vivado arty-z7-gesture-receiver.xpr
```

### **2. Set top_v2 l√†m Top Module**
```tcl
# Trong Vivado TCL Console
set_property top top_v2 [current_fileset]
update_compile_order -fileset sources_1
```

### **3. Ki·ªÉm tra Design Sources**
ƒê·∫£m b·∫£o c√°c file sau c√≥ trong project:
- ‚úÖ `top_v2.v` (top module)
- ‚úÖ `motor_controller.v` (NEW)
- ‚úÖ `payload_assembler.v`
- ‚úÖ `nrf24l01_rx_controller.v`
- ‚úÖ `Arty-Z7-20-Master.xdc` (constraints)

### **4. Run Simulation (Optional)**
```tcl
# Test motor controller ri√™ng
set_property top tb_motor_controller [get_filesets sim_1]
launch_simulation
run 10ms

# Test to√†n b·ªô h·ªá th·ªëng
set_property top tb_top_v2_motor [get_filesets sim_1]
relaunch_sim
run 5ms
```

### **5. Synthesize**
```tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1

# Check k·∫øt qu·∫£
open_run synth_1
report_utilization -file utilization_synth.txt
```

**Expected Utilization:**
```
+-------------------------+--------+--------+
| Resource                | Used   | %      |
+-------------------------+--------+--------+
| Slice LUTs              | ~1500  | ~2.8%  |
| Slice Registers         | ~800   | ~0.75% |
| Block RAM               | 0      | 0%     |
| DSPs                    | 0      | 0%     |
+-------------------------+--------+--------+
```

### **6. Implementation**
```tcl
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1

# Check timing
open_run impl_1
report_timing_summary -file timing_summary.txt
```

**Expected Timing:**
- WNS (Worst Negative Slack): > 0 ns ‚úÖ
- TNS (Total Negative Slack): 0 ns ‚úÖ
- WHS (Worst Hold Slack): > 0 ns ‚úÖ

### **7. Generate Bitstream**
```tcl
# N·∫øu ch∆∞a c√≥ bitstream
open_run impl_1
write_bitstream -force top_v2.bit
```

### **8. Program FPGA**
```tcl
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target

# Program
set_property PROGRAM.FILE {./arty-z7-gesture-receiver.runs/impl_1/top_v2.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
```

---

## üîç Debug v·ªõi ILA (Integrated Logic Analyzer)

### **Th√™m ILA ƒë·ªÉ b·∫Øt t√≠n hi·ªáu motor**
```tcl
# T·∫°o ILA core
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]

# Th√™m probes
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets {assembler_inst/x_axis_out[*]}]

set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets {assembler_inst/y_axis_out[*]}]

set_property port_width 6 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets {motor_a1 motor_a2 motor_b1 motor_b2 pwm_ena pwm_enb}]

# Implement l·∫°i
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
```

---

## üìä Pin Mapping Check

Verify pin assignments trong Vivado:
```tcl
# Xem t·∫•t c·∫£ motor pins
get_ports motor_*
get_ports pwm_*

# Check constraints
report_io -file io_report.txt
```

**Expected Output:**
```
Port         | Package Pin | I/O Standard | Direction
-------------|-------------|--------------|----------
pwm_ena      | T14         | LVCMOS33     | OUTPUT
motor_a1     | U12         | LVCMOS33     | OUTPUT
motor_a2     | U13         | LVCMOS33     | OUTPUT
pwm_enb      | V13         | LVCMOS33     | OUTPUT
motor_b1     | V15         | LVCMOS33     | OUTPUT
motor_b2     | T15         | LVCMOS33     | OUTPUT
```

---

## ‚ö†Ô∏è Common Issues & Solutions

### **Issue 1: "Cannot find top_v2.v"**
```tcl
# Solution: Add file to project
add_files -norecurse ./arty-z7-gesture-receiver.srcs/sources_1/new/top_v2.v
add_files -norecurse ./arty-z7-gesture-receiver.srcs/sources_1/new/motor_controller.v
update_compile_order -fileset sources_1
```

### **Issue 2: "Undefined reference to motor_controller"**
```tcl
# Solution: Check file is in design sources
get_files -of_objects [get_filesets sources_1]
# N·∫øu thi·∫øu, add file nh∆∞ tr√™n
```

### **Issue 3: Timing kh√¥ng ƒë√°p ·ª©ng (WNS < 0)**
```tcl
# Solution: Th√™m timing exceptions trong XDC
set_false_path -from [get_clocks clk] -to [get_ports {motor_* pwm_*}]
```

### **Issue 4: Pin conflicts**
```
ERROR: [Place 30-574] Poor placement for routing between an IO pin and BUFG.
```
```tcl
# Solution: Check clock constraints
report_clock_networks -file clock_networks.txt
# Verify BUFG is used for main clock
```

---

## üß™ Hardware Test Checklist

### **Tr∆∞·ªõc khi power on:**
- [ ] Ki·ªÉm tra k·∫øt n·ªëi Arty Z7 ‚Üí L298N (6 pins motor)
- [ ] Ki·ªÉm tra k·∫øt n·ªëi Arty Z7 ‚Üí NRF24 (6 pins SPI)
- [ ] L298N c√≥ ngu·ªìn 12V ri√™ng cho motor
- [ ] L298N VCC logic n·ªëi 5V
- [ ] GND chung gi·ªØa Arty Z7, L298N, NRF24
- [ ] Motor n·ªëi ƒë√∫ng OUT1/OUT2 (Motor A), OUT3/OUT4 (Motor B)

### **Sau khi program FPGA:**
- [ ] LED[2] s√°ng ‚Üí RX ready
- [ ] Upload code l√™n Arduino transmitter
- [ ] LED[0] nh·∫•p nh√°y khi transmitter g·ª≠i ‚Üí Nh·∫≠n payload OK
- [ ] Motor ph·∫£n ·ª©ng theo gesture trong 500ms
- [ ] Motor d·ª´ng sau 2s n·∫øu t·∫Øt transmitter

### **Test sequence:**
1. **Neutral** (X‚âà350, Y‚âà350) ‚Üí Motor STOP
2. **Forward** (nghi√™ng tay l√™n, Y>390) ‚Üí Motor ti·∫øn
3. **Backward** (nghi√™ng tay xu·ªëng, X<310) ‚Üí Motor l√πi
4. **Left** (nghi√™ng tay tr√°i, X<320) ‚Üí Motor tr√°i
5. **Right** (nghi√™ng tay ph·∫£i, X>400) ‚Üí Motor ph·∫£i

---

## üìà Performance Monitoring

### **Trong Vivado Hardware Manager:**
```tcl
# ƒê·ªçc gi√° tr·ªã real-time t·ª´ ILA
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
```

### **Tr√™n hardware:**
- D√πng oscilloscope ƒëo PWM_ENA, PWM_ENB
  - Frequency: ‚âà1 kHz
  - Duty cycle: 0-100% (0V-3.3V)
- D√πng logic analyzer b·∫Øt SPI (MOSI, MISO, SCK, CSN)
  - SCK frequency: < 10 MHz
  - Payload: 6 bytes m·ªói packet

---

## üìù Build Log Template

```
================================
Build: top_v2 v·ªõi Motor Controller
Date: December 5, 2025
================================

1. Synthesis:
   - Duration: ~2 minutes
   - LUTs Used: 1500 / 53200 (2.8%)
   - Status: ‚úÖ PASS

2. Implementation:
   - Duration: ~3 minutes
   - WNS: +2.5ns
   - Status: ‚úÖ PASS

3. Bitstream:
   - File: top_v2.bit
   - Size: ~400KB
   - Status: ‚úÖ Generated

4. Programming:
   - Device: xc7z020clg400-1
   - Status: ‚úÖ SUCCESS

5. Hardware Test:
   - NRF24 RX: ‚úÖ OK
   - Payload Parse: ‚úÖ OK
   - Motor Control: ‚úÖ OK
   - Timeout: ‚úÖ OK

================================
Result: READY FOR DEPLOYMENT
================================
```

---

**Last Updated**: December 5, 2025  
**Module Version**: top_v2 with integrated motor controller
