# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 641 \
    name Selected_A \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A \
    op interface \
    ports { Selected_A_address0 { O 3 vector } Selected_A_ce0 { O 1 bit } Selected_A_q0 { I 32 vector } Selected_A_address1 { O 3 vector } Selected_A_ce1 { O 1 bit } Selected_A_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 642 \
    name Selected_A_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_1 \
    op interface \
    ports { Selected_A_1_address0 { O 3 vector } Selected_A_1_ce0 { O 1 bit } Selected_A_1_q0 { I 32 vector } Selected_A_1_address1 { O 3 vector } Selected_A_1_ce1 { O 1 bit } Selected_A_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 643 \
    name Selected_A_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_2 \
    op interface \
    ports { Selected_A_2_address0 { O 3 vector } Selected_A_2_ce0 { O 1 bit } Selected_A_2_q0 { I 32 vector } Selected_A_2_address1 { O 3 vector } Selected_A_2_ce1 { O 1 bit } Selected_A_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 644 \
    name Selected_A_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_3 \
    op interface \
    ports { Selected_A_3_address0 { O 3 vector } Selected_A_3_ce0 { O 1 bit } Selected_A_3_q0 { I 32 vector } Selected_A_3_address1 { O 3 vector } Selected_A_3_ce1 { O 1 bit } Selected_A_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 645 \
    name Selected_A_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_4 \
    op interface \
    ports { Selected_A_4_address0 { O 3 vector } Selected_A_4_ce0 { O 1 bit } Selected_A_4_q0 { I 32 vector } Selected_A_4_address1 { O 3 vector } Selected_A_4_ce1 { O 1 bit } Selected_A_4_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 646 \
    name Selected_A_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_5 \
    op interface \
    ports { Selected_A_5_address0 { O 3 vector } Selected_A_5_ce0 { O 1 bit } Selected_A_5_q0 { I 32 vector } Selected_A_5_address1 { O 3 vector } Selected_A_5_ce1 { O 1 bit } Selected_A_5_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 647 \
    name Selected_A_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_6 \
    op interface \
    ports { Selected_A_6_address0 { O 3 vector } Selected_A_6_ce0 { O 1 bit } Selected_A_6_q0 { I 32 vector } Selected_A_6_address1 { O 3 vector } Selected_A_6_ce1 { O 1 bit } Selected_A_6_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 648 \
    name Selected_A_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_7 \
    op interface \
    ports { Selected_A_7_address0 { O 3 vector } Selected_A_7_ce0 { O 1 bit } Selected_A_7_q0 { I 32 vector } Selected_A_7_address1 { O 3 vector } Selected_A_7_ce1 { O 1 bit } Selected_A_7_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 649 \
    name Selected_A_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_8 \
    op interface \
    ports { Selected_A_8_address0 { O 3 vector } Selected_A_8_ce0 { O 1 bit } Selected_A_8_q0 { I 32 vector } Selected_A_8_address1 { O 3 vector } Selected_A_8_ce1 { O 1 bit } Selected_A_8_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 650 \
    name Selected_A_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_9 \
    op interface \
    ports { Selected_A_9_address0 { O 3 vector } Selected_A_9_ce0 { O 1 bit } Selected_A_9_q0 { I 32 vector } Selected_A_9_address1 { O 3 vector } Selected_A_9_ce1 { O 1 bit } Selected_A_9_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 651 \
    name Selected_A_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_10 \
    op interface \
    ports { Selected_A_10_address0 { O 3 vector } Selected_A_10_ce0 { O 1 bit } Selected_A_10_q0 { I 32 vector } Selected_A_10_address1 { O 3 vector } Selected_A_10_ce1 { O 1 bit } Selected_A_10_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 652 \
    name Selected_A_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_11 \
    op interface \
    ports { Selected_A_11_address0 { O 3 vector } Selected_A_11_ce0 { O 1 bit } Selected_A_11_q0 { I 32 vector } Selected_A_11_address1 { O 3 vector } Selected_A_11_ce1 { O 1 bit } Selected_A_11_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 653 \
    name Selected_A_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_12 \
    op interface \
    ports { Selected_A_12_address0 { O 3 vector } Selected_A_12_ce0 { O 1 bit } Selected_A_12_q0 { I 32 vector } Selected_A_12_address1 { O 3 vector } Selected_A_12_ce1 { O 1 bit } Selected_A_12_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 654 \
    name Selected_A_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_13 \
    op interface \
    ports { Selected_A_13_address0 { O 3 vector } Selected_A_13_ce0 { O 1 bit } Selected_A_13_q0 { I 32 vector } Selected_A_13_address1 { O 3 vector } Selected_A_13_ce1 { O 1 bit } Selected_A_13_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 655 \
    name Selected_A_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_14 \
    op interface \
    ports { Selected_A_14_address0 { O 3 vector } Selected_A_14_ce0 { O 1 bit } Selected_A_14_q0 { I 32 vector } Selected_A_14_address1 { O 3 vector } Selected_A_14_ce1 { O 1 bit } Selected_A_14_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 656 \
    name Selected_A_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_15 \
    op interface \
    ports { Selected_A_15_address0 { O 3 vector } Selected_A_15_ce0 { O 1 bit } Selected_A_15_q0 { I 32 vector } Selected_A_15_address1 { O 3 vector } Selected_A_15_ce1 { O 1 bit } Selected_A_15_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 657 \
    name Selected_A_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_16 \
    op interface \
    ports { Selected_A_16_address0 { O 3 vector } Selected_A_16_ce0 { O 1 bit } Selected_A_16_q0 { I 32 vector } Selected_A_16_address1 { O 3 vector } Selected_A_16_ce1 { O 1 bit } Selected_A_16_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 658 \
    name Selected_A_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_17 \
    op interface \
    ports { Selected_A_17_address0 { O 3 vector } Selected_A_17_ce0 { O 1 bit } Selected_A_17_q0 { I 32 vector } Selected_A_17_address1 { O 3 vector } Selected_A_17_ce1 { O 1 bit } Selected_A_17_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 659 \
    name Selected_A_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_18 \
    op interface \
    ports { Selected_A_18_address0 { O 3 vector } Selected_A_18_ce0 { O 1 bit } Selected_A_18_q0 { I 32 vector } Selected_A_18_address1 { O 3 vector } Selected_A_18_ce1 { O 1 bit } Selected_A_18_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 660 \
    name Selected_A_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_19 \
    op interface \
    ports { Selected_A_19_address0 { O 3 vector } Selected_A_19_ce0 { O 1 bit } Selected_A_19_q0 { I 32 vector } Selected_A_19_address1 { O 3 vector } Selected_A_19_ce1 { O 1 bit } Selected_A_19_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 661 \
    name Selected_A_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_20 \
    op interface \
    ports { Selected_A_20_address0 { O 3 vector } Selected_A_20_ce0 { O 1 bit } Selected_A_20_q0 { I 32 vector } Selected_A_20_address1 { O 3 vector } Selected_A_20_ce1 { O 1 bit } Selected_A_20_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 662 \
    name Selected_A_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_21 \
    op interface \
    ports { Selected_A_21_address0 { O 3 vector } Selected_A_21_ce0 { O 1 bit } Selected_A_21_q0 { I 32 vector } Selected_A_21_address1 { O 3 vector } Selected_A_21_ce1 { O 1 bit } Selected_A_21_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 663 \
    name Selected_A_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_22 \
    op interface \
    ports { Selected_A_22_address0 { O 3 vector } Selected_A_22_ce0 { O 1 bit } Selected_A_22_q0 { I 32 vector } Selected_A_22_address1 { O 3 vector } Selected_A_22_ce1 { O 1 bit } Selected_A_22_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 664 \
    name Selected_A_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_23 \
    op interface \
    ports { Selected_A_23_address0 { O 3 vector } Selected_A_23_ce0 { O 1 bit } Selected_A_23_q0 { I 32 vector } Selected_A_23_address1 { O 3 vector } Selected_A_23_ce1 { O 1 bit } Selected_A_23_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 665 \
    name Selected_A_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_24 \
    op interface \
    ports { Selected_A_24_address0 { O 3 vector } Selected_A_24_ce0 { O 1 bit } Selected_A_24_q0 { I 32 vector } Selected_A_24_address1 { O 3 vector } Selected_A_24_ce1 { O 1 bit } Selected_A_24_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 666 \
    name Selected_A_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_25 \
    op interface \
    ports { Selected_A_25_address0 { O 3 vector } Selected_A_25_ce0 { O 1 bit } Selected_A_25_q0 { I 32 vector } Selected_A_25_address1 { O 3 vector } Selected_A_25_ce1 { O 1 bit } Selected_A_25_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 667 \
    name Selected_A_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_26 \
    op interface \
    ports { Selected_A_26_address0 { O 3 vector } Selected_A_26_ce0 { O 1 bit } Selected_A_26_q0 { I 32 vector } Selected_A_26_address1 { O 3 vector } Selected_A_26_ce1 { O 1 bit } Selected_A_26_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 668 \
    name Selected_A_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_27 \
    op interface \
    ports { Selected_A_27_address0 { O 3 vector } Selected_A_27_ce0 { O 1 bit } Selected_A_27_q0 { I 32 vector } Selected_A_27_address1 { O 3 vector } Selected_A_27_ce1 { O 1 bit } Selected_A_27_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 669 \
    name Selected_A_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_28 \
    op interface \
    ports { Selected_A_28_address0 { O 3 vector } Selected_A_28_ce0 { O 1 bit } Selected_A_28_q0 { I 32 vector } Selected_A_28_address1 { O 3 vector } Selected_A_28_ce1 { O 1 bit } Selected_A_28_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 670 \
    name Selected_A_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_29 \
    op interface \
    ports { Selected_A_29_address0 { O 3 vector } Selected_A_29_ce0 { O 1 bit } Selected_A_29_q0 { I 32 vector } Selected_A_29_address1 { O 3 vector } Selected_A_29_ce1 { O 1 bit } Selected_A_29_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 671 \
    name Selected_A_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_30 \
    op interface \
    ports { Selected_A_30_address0 { O 3 vector } Selected_A_30_ce0 { O 1 bit } Selected_A_30_q0 { I 32 vector } Selected_A_30_address1 { O 3 vector } Selected_A_30_ce1 { O 1 bit } Selected_A_30_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 672 \
    name Selected_A_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_31 \
    op interface \
    ports { Selected_A_31_address0 { O 3 vector } Selected_A_31_ce0 { O 1 bit } Selected_A_31_q0 { I 32 vector } Selected_A_31_address1 { O 3 vector } Selected_A_31_ce1 { O 1 bit } Selected_A_31_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 673 \
    name Selected_A_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_32 \
    op interface \
    ports { Selected_A_32_address0 { O 3 vector } Selected_A_32_ce0 { O 1 bit } Selected_A_32_q0 { I 32 vector } Selected_A_32_address1 { O 3 vector } Selected_A_32_ce1 { O 1 bit } Selected_A_32_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 674 \
    name Selected_A_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_33 \
    op interface \
    ports { Selected_A_33_address0 { O 3 vector } Selected_A_33_ce0 { O 1 bit } Selected_A_33_q0 { I 32 vector } Selected_A_33_address1 { O 3 vector } Selected_A_33_ce1 { O 1 bit } Selected_A_33_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 675 \
    name Selected_A_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_34 \
    op interface \
    ports { Selected_A_34_address0 { O 3 vector } Selected_A_34_ce0 { O 1 bit } Selected_A_34_q0 { I 32 vector } Selected_A_34_address1 { O 3 vector } Selected_A_34_ce1 { O 1 bit } Selected_A_34_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 676 \
    name Selected_A_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_35 \
    op interface \
    ports { Selected_A_35_address0 { O 3 vector } Selected_A_35_ce0 { O 1 bit } Selected_A_35_q0 { I 32 vector } Selected_A_35_address1 { O 3 vector } Selected_A_35_ce1 { O 1 bit } Selected_A_35_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 677 \
    name Selected_A_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_36 \
    op interface \
    ports { Selected_A_36_address0 { O 3 vector } Selected_A_36_ce0 { O 1 bit } Selected_A_36_q0 { I 32 vector } Selected_A_36_address1 { O 3 vector } Selected_A_36_ce1 { O 1 bit } Selected_A_36_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 678 \
    name Selected_A_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_37 \
    op interface \
    ports { Selected_A_37_address0 { O 3 vector } Selected_A_37_ce0 { O 1 bit } Selected_A_37_q0 { I 32 vector } Selected_A_37_address1 { O 3 vector } Selected_A_37_ce1 { O 1 bit } Selected_A_37_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 679 \
    name Selected_A_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_38 \
    op interface \
    ports { Selected_A_38_address0 { O 3 vector } Selected_A_38_ce0 { O 1 bit } Selected_A_38_q0 { I 32 vector } Selected_A_38_address1 { O 3 vector } Selected_A_38_ce1 { O 1 bit } Selected_A_38_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 680 \
    name Selected_A_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_39 \
    op interface \
    ports { Selected_A_39_address0 { O 3 vector } Selected_A_39_ce0 { O 1 bit } Selected_A_39_q0 { I 32 vector } Selected_A_39_address1 { O 3 vector } Selected_A_39_ce1 { O 1 bit } Selected_A_39_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 681 \
    name Selected_A_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_40 \
    op interface \
    ports { Selected_A_40_address0 { O 3 vector } Selected_A_40_ce0 { O 1 bit } Selected_A_40_q0 { I 32 vector } Selected_A_40_address1 { O 3 vector } Selected_A_40_ce1 { O 1 bit } Selected_A_40_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 682 \
    name Selected_A_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_41 \
    op interface \
    ports { Selected_A_41_address0 { O 3 vector } Selected_A_41_ce0 { O 1 bit } Selected_A_41_q0 { I 32 vector } Selected_A_41_address1 { O 3 vector } Selected_A_41_ce1 { O 1 bit } Selected_A_41_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 683 \
    name Selected_A_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_42 \
    op interface \
    ports { Selected_A_42_address0 { O 3 vector } Selected_A_42_ce0 { O 1 bit } Selected_A_42_q0 { I 32 vector } Selected_A_42_address1 { O 3 vector } Selected_A_42_ce1 { O 1 bit } Selected_A_42_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 684 \
    name Selected_A_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_43 \
    op interface \
    ports { Selected_A_43_address0 { O 3 vector } Selected_A_43_ce0 { O 1 bit } Selected_A_43_q0 { I 32 vector } Selected_A_43_address1 { O 3 vector } Selected_A_43_ce1 { O 1 bit } Selected_A_43_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 685 \
    name Selected_A_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_44 \
    op interface \
    ports { Selected_A_44_address0 { O 3 vector } Selected_A_44_ce0 { O 1 bit } Selected_A_44_q0 { I 32 vector } Selected_A_44_address1 { O 3 vector } Selected_A_44_ce1 { O 1 bit } Selected_A_44_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 686 \
    name Selected_A_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_45 \
    op interface \
    ports { Selected_A_45_address0 { O 3 vector } Selected_A_45_ce0 { O 1 bit } Selected_A_45_q0 { I 32 vector } Selected_A_45_address1 { O 3 vector } Selected_A_45_ce1 { O 1 bit } Selected_A_45_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 687 \
    name Selected_A_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_46 \
    op interface \
    ports { Selected_A_46_address0 { O 3 vector } Selected_A_46_ce0 { O 1 bit } Selected_A_46_q0 { I 32 vector } Selected_A_46_address1 { O 3 vector } Selected_A_46_ce1 { O 1 bit } Selected_A_46_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 688 \
    name Selected_A_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename Selected_A_47 \
    op interface \
    ports { Selected_A_47_address0 { O 3 vector } Selected_A_47_ce0 { O 1 bit } Selected_A_47_q0 { I 32 vector } Selected_A_47_address1 { O 3 vector } Selected_A_47_ce1 { O 1 bit } Selected_A_47_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Selected_A_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 689 \
    name G_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename G_7 \
    op interface \
    ports { G_7_address0 { O 3 vector } G_7_ce0 { O 1 bit } G_7_we0 { O 1 bit } G_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'G_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 690 \
    name G_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename G_6 \
    op interface \
    ports { G_6_address0 { O 3 vector } G_6_ce0 { O 1 bit } G_6_we0 { O 1 bit } G_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'G_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 691 \
    name G_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename G_5 \
    op interface \
    ports { G_5_address0 { O 3 vector } G_5_ce0 { O 1 bit } G_5_we0 { O 1 bit } G_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'G_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 692 \
    name G_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename G_4 \
    op interface \
    ports { G_4_address0 { O 3 vector } G_4_ce0 { O 1 bit } G_4_we0 { O 1 bit } G_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'G_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 693 \
    name G_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename G_3 \
    op interface \
    ports { G_3_address0 { O 3 vector } G_3_ce0 { O 1 bit } G_3_we0 { O 1 bit } G_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'G_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 694 \
    name G_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename G_2 \
    op interface \
    ports { G_2_address0 { O 3 vector } G_2_ce0 { O 1 bit } G_2_we0 { O 1 bit } G_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'G_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 695 \
    name G_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename G_1 \
    op interface \
    ports { G_1_address0 { O 3 vector } G_1_ce0 { O 1 bit } G_1_we0 { O 1 bit } G_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'G_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 696 \
    name G \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename G \
    op interface \
    ports { G_address0 { O 3 vector } G_ce0 { O 1 bit } G_we0 { O 1 bit } G_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'G'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName omp_reconstruction_flow_control_loop_pipe_sequential_init_U
set CompName omp_reconstruction_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix omp_reconstruction_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


