Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/bcheng/workspace/tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab -incr -debug typical -relax -mt 8 -maxdelay -L xil_defaultlib -L uvm -L secureip -L unisims_ver -L simprims_ver -transport_int_delays -log elaborate.log -pulse_r 0 -pulse_int_r 0 -pulse_int_e 0 -snapshot tb_counter_time_impl -top tb_counter -sdfroot /home/bcheng/workspace/dev/place-and-route/outputs/simulation/tb_counter_time_impl.sdf glbl 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.pps_gen
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2(INIT=4'b0110)
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3(INIT=8'b01111000)
Compiling module unisims_ver.LUT4(INIT=16'b0111111110000000)
Compiling module xil_defaultlib.counter
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top_level
Compiling module work.tb_counter
Compiling module work.glbl
Built simulation snapshot tb_counter_time_impl
