{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd " "Source file: C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1555517785728 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1555517785728 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd " "Source file: C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1555517785748 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1555517785748 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd " "Source file: C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1555517785764 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1555517785764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555517786668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555517786669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:16:26 2019 " "Processing started: Wed Apr 17 18:16:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555517786669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555517786669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_core -c cpu_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_core -c cpu_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555517786669 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555517786998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/memory_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/memory_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY_CONTROL-Behavioral " "Found design unit 1: MEMORY_CONTROL-Behavioral" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787367 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_CONTROL " "Found entity 1: MEMORY_CONTROL" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/data_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-behaviour " "Found design unit 1: data_bus-behaviour" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787371 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Found entity 1: data_bus" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/b_imm_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/b_imm_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_imm_multiplexer-Behavioral " "Found design unit 1: B_imm_multiplexer-Behavioral" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787374 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_imm_multiplexer " "Found entity 1: B_imm_multiplexer" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/register32x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/register32x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32x8-behaviour " "Found design unit 1: register32x8-behaviour" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787377 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32x8 " "Found entity 1: register32x8" {  } { { "../../src/Register32x8.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/program_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/program_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_MEMORY-Behavioral " "Found design unit 1: PROGRAM_MEMORY-Behavioral" {  } { { "../../src/PROGRAM_MEMORY.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/PROGRAM_MEMORY.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787381 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_MEMORY " "Found entity 1: PROGRAM_MEMORY" {  } { { "../../src/PROGRAM_MEMORY.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/PROGRAM_MEMORY.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_counter-Behavioral " "Found design unit 1: Program_counter-Behavioral" {  } { { "../../src/Program_counter.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Program_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_counter " "Found entity 1: Program_counter" {  } { { "../../src/Program_counter.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Program_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/multiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/multiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex-RTL " "Found design unit 1: multiplex-RTL" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787387 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/instruction_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-Behavioral " "Found design unit 1: instruction_decoder-Behavioral" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787391 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/instrucreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/instrucreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrucReg-behaviour " "Found design unit 1: InstrucReg-behaviour" {  } { { "../../src/InstrucReg.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/InstrucReg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787395 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrucReg " "Found entity 1: InstrucReg" {  } { { "../../src/InstrucReg.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/InstrucReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_RAM-Behavioral " "Found design unit 1: DATA_RAM-Behavioral" {  } { { "../../src/DATA_RAM.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787398 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_RAM " "Found entity 1: DATA_RAM" {  } { { "../../src/DATA_RAM.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behavioral " "Found design unit 1: control_unit-Behavioral" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787402 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/constants.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787406 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants-body " "Found design unit 2: constants-body" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/constants.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_control-Behavioral " "Found design unit 1: branch_control-Behavioral" {  } { { "../../src/branch_control.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/branch_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787410 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "../../src/branch_control.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/branch_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787414 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../src/ALU.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/cpu_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/cpu_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_core-behavior " "Found design unit 1: cpu_core-behavior" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787419 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_core " "Found entity 1: cpu_core" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/test_benches/cpu_core_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/test_benches/cpu_core_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_core_tb-behavior " "Found design unit 1: cpu_core_tb-behavior" {  } { { "../../test_benches/cpu_core_tb.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/test_benches/cpu_core_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787423 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_core_tb " "Found entity 1: cpu_core_tb" {  } { { "../../test_benches/cpu_core_tb.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/test_benches/cpu_core_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517787423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517787423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_core " "Elaborating entity \"cpu_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555517787507 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MC_GPIO_address cpu_core.vhd(231) " "Verilog HDL or VHDL warning at cpu_core.vhd(231): object \"w_MC_GPIO_address\" assigned a value but never read" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555517787508 "|cpu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MC_GPIO_data cpu_core.vhd(232) " "Verilog HDL or VHDL warning at cpu_core.vhd(232): object \"w_MC_GPIO_data\" assigned a value but never read" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555517787508 "|cpu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MC_GPIO_write_enable cpu_core.vhd(233) " "Verilog HDL or VHDL warning at cpu_core.vhd(233): object \"w_MC_GPIO_write_enable\" assigned a value but never read" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555517787508 "|cpu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MC_I2C_address cpu_core.vhd(235) " "Verilog HDL or VHDL warning at cpu_core.vhd(235): object \"w_MC_I2C_address\" assigned a value but never read" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555517787508 "|cpu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MC_I2C_data cpu_core.vhd(236) " "Verilog HDL or VHDL warning at cpu_core.vhd(236): object \"w_MC_I2C_data\" assigned a value but never read" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555517787508 "|cpu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MC_I2c_write_enable cpu_core.vhd(237) " "Verilog HDL or VHDL warning at cpu_core.vhd(237): object \"w_MC_I2c_write_enable\" assigned a value but never read" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555517787508 "|cpu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_enable_stall cpu_core.vhd(257) " "Verilog HDL or VHDL warning at cpu_core.vhd(257): object \"r_enable_stall\" assigned a value but never read" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555517787508 "|cpu_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_MEMORY PROGRAM_MEMORY:INST_PROGRAM_MEMORY " "Elaborating entity \"PROGRAM_MEMORY\" for hierarchy \"PROGRAM_MEMORY:INST_PROGRAM_MEMORY\"" {  } { { "../../src/cpu_core.vhd" "INST_PROGRAM_MEMORY" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrucReg InstrucReg:INST_InstrucReg " "Elaborating entity \"InstrucReg\" for hierarchy \"InstrucReg:INST_InstrucReg\"" {  } { { "../../src/cpu_core.vhd" "INST_InstrucReg" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:INST_instruction_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:INST_instruction_decoder\"" {  } { { "../../src/cpu_core.vhd" "INST_instruction_decoder" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:INST_control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:INST_control_unit\"" {  } { { "../../src/cpu_core.vhd" "INST_control_unit" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32x8 register32x8:INST_GPR " "Elaborating entity \"register32x8\" for hierarchy \"register32x8:INST_GPR\"" {  } { { "../../src/cpu_core.vhd" "INST_GPR" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_imm_multiplexer B_imm_multiplexer:INST_B_imm_multiplexer " "Elaborating entity \"B_imm_multiplexer\" for hierarchy \"B_imm_multiplexer:INST_B_imm_multiplexer\"" {  } { { "../../src/cpu_core.vhd" "INST_B_imm_multiplexer" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:INST_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:INST_ALU\"" {  } { { "../../src/cpu_core.vhd" "INST_ALU" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bus data_bus:INST_data_bus " "Elaborating entity \"data_bus\" for hierarchy \"data_bus:INST_data_bus\"" {  } { { "../../src/cpu_core.vhd" "INST_data_bus" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787527 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_REGISTER data_bus.vhd(18) " "VHDL Process Statement warning at data_bus.vhd(18): inferring latch(es) for signal or variable \"o_REGISTER\", which holds its previous value in one or more paths through the process" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_MEMORY data_bus.vhd(18) " "VHDL Process Statement warning at data_bus.vhd(18): inferring latch(es) for signal or variable \"o_MEMORY\", which holds its previous value in one or more paths through the process" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEMORY\[0\] data_bus.vhd(18) " "Inferred latch for \"o_MEMORY\[0\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEMORY\[1\] data_bus.vhd(18) " "Inferred latch for \"o_MEMORY\[1\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEMORY\[2\] data_bus.vhd(18) " "Inferred latch for \"o_MEMORY\[2\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEMORY\[3\] data_bus.vhd(18) " "Inferred latch for \"o_MEMORY\[3\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEMORY\[4\] data_bus.vhd(18) " "Inferred latch for \"o_MEMORY\[4\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEMORY\[5\] data_bus.vhd(18) " "Inferred latch for \"o_MEMORY\[5\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEMORY\[6\] data_bus.vhd(18) " "Inferred latch for \"o_MEMORY\[6\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MEMORY\[7\] data_bus.vhd(18) " "Inferred latch for \"o_MEMORY\[7\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_REGISTER\[0\] data_bus.vhd(18) " "Inferred latch for \"o_REGISTER\[0\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_REGISTER\[1\] data_bus.vhd(18) " "Inferred latch for \"o_REGISTER\[1\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_REGISTER\[2\] data_bus.vhd(18) " "Inferred latch for \"o_REGISTER\[2\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_REGISTER\[3\] data_bus.vhd(18) " "Inferred latch for \"o_REGISTER\[3\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_REGISTER\[4\] data_bus.vhd(18) " "Inferred latch for \"o_REGISTER\[4\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_REGISTER\[5\] data_bus.vhd(18) " "Inferred latch for \"o_REGISTER\[5\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_REGISTER\[6\] data_bus.vhd(18) " "Inferred latch for \"o_REGISTER\[6\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_REGISTER\[7\] data_bus.vhd(18) " "Inferred latch for \"o_REGISTER\[7\]\" at data_bus.vhd(18)" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555517787528 "|cpu_core|data_bus:INST_data_bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY_CONTROL MEMORY_CONTROL:INST_MEMORY_CONTROL " "Elaborating entity \"MEMORY_CONTROL\" for hierarchy \"MEMORY_CONTROL:INST_MEMORY_CONTROL\"" {  } { { "../../src/cpu_core.vhd" "INST_MEMORY_CONTROL" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:INST_branch_control " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:INST_branch_control\"" {  } { { "../../src/cpu_core.vhd" "INST_branch_control" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_counter Program_counter:INST_Program_counter " "Elaborating entity \"Program_counter\" for hierarchy \"Program_counter:INST_Program_counter\"" {  } { { "../../src/cpu_core.vhd" "INST_Program_counter" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_RAM DATA_RAM:INST_DATA_RAM " "Elaborating entity \"DATA_RAM\" for hierarchy \"DATA_RAM:INST_DATA_RAM\"" {  } { { "../../src/cpu_core.vhd" "INST_DATA_RAM" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517787537 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "register32x8:INST_GPR\|r_REGISTER_rtl_0 " "Inferred RAM node \"register32x8:INST_GPR\|r_REGISTER_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1555517787964 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "register32x8:INST_GPR\|r_REGISTER_rtl_1 " "Inferred RAM node \"register32x8:INST_GPR\|r_REGISTER_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1555517787965 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "DATA_RAM:INST_DATA_RAM\|MEMORY_rtl_0 " "Inferred RAM node \"DATA_RAM:INST_DATA_RAM\|MEMORY_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1555517788092 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register32x8:INST_GPR\|r_REGISTER_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register32x8:INST_GPR\|r_REGISTER_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_core.ram0_register32x8_e16f5a94.hdl.mif " "Parameter INIT_FILE set to db/cpu_core.ram0_register32x8_e16f5a94.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register32x8:INST_GPR\|r_REGISTER_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"register32x8:INST_GPR\|r_REGISTER_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_core.ram0_register32x8_e16f5a94.hdl.mif " "Parameter INIT_FILE set to db/cpu_core.ram0_register32x8_e16f5a94.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROGRAM_MEMORY:INST_PROGRAM_MEMORY\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROGRAM_MEMORY:INST_PROGRAM_MEMORY\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_core.ram0_PROGRAM_MEMORY_7409f867.hdl.mif " "Parameter INIT_FILE set to db/cpu_core.ram0_PROGRAM_MEMORY_7409f867.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DATA_RAM:INST_DATA_RAM\|MEMORY_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DATA_RAM:INST_DATA_RAM\|MEMORY_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_core.ram0_DATA_RAM_24acaa6a.hdl.mif " "Parameter INIT_FILE set to db/cpu_core.ram0_DATA_RAM_24acaa6a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555517788204 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555517788204 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1555517788204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register32x8:INST_GPR\|altsyncram:r_REGISTER_rtl_0 " "Elaborated megafunction instantiation \"register32x8:INST_GPR\|altsyncram:r_REGISTER_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555517788259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register32x8:INST_GPR\|altsyncram:r_REGISTER_rtl_0 " "Instantiated megafunction \"register32x8:INST_GPR\|altsyncram:r_REGISTER_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu_core.ram0_register32x8_e16f5a94.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu_core.ram0_register32x8_e16f5a94.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788260 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555517788260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bn1 " "Found entity 1: altsyncram_6bn1" {  } { { "db/altsyncram_6bn1.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/altsyncram_6bn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517788321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517788321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM_MEMORY:INST_PROGRAM_MEMORY\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"PROGRAM_MEMORY:INST_PROGRAM_MEMORY\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM_MEMORY:INST_PROGRAM_MEMORY\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"PROGRAM_MEMORY:INST_PROGRAM_MEMORY\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu_core.ram0_PROGRAM_MEMORY_7409f867.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu_core.ram0_PROGRAM_MEMORY_7409f867.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555517788339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp71 " "Found entity 1: altsyncram_sp71" {  } { { "db/altsyncram_sp71.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/altsyncram_sp71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517788409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517788409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA_RAM:INST_DATA_RAM\|altsyncram:MEMORY_rtl_0 " "Elaborated megafunction instantiation \"DATA_RAM:INST_DATA_RAM\|altsyncram:MEMORY_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA_RAM:INST_DATA_RAM\|altsyncram:MEMORY_rtl_0 " "Instantiated megafunction \"DATA_RAM:INST_DATA_RAM\|altsyncram:MEMORY_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu_core.ram0_DATA_RAM_24acaa6a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu_core.ram0_DATA_RAM_24acaa6a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517788558 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555517788558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgn1 " "Found entity 1: altsyncram_lgn1" {  } { { "db/altsyncram_lgn1.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/altsyncram_lgn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517788642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517788642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517788762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517788762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qlb " "Found entity 1: mux_qlb" {  } { { "db/mux_qlb.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/mux_qlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555517788821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555517788821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_STATE\[6\] GND " "Pin \"o_STATE\[6\]\" is stuck at GND" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555517789386 "|cpu_core|o_STATE[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1555517789386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555517789500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555517790659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555517790659 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CORE_HALT " "No output dependent on input pin \"i_CORE_HALT\"" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555517790874 "|cpu_core|i_CORE_HALT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1555517790874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "639 " "Implemented 639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555517790875 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555517790875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "557 " "Implemented 557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555517790875 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1555517790875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555517790875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555517790942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:16:30 2019 " "Processing ended: Wed Apr 17 18:16:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555517790942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555517790942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555517790942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555517790942 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555517792667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555517792667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:16:32 2019 " "Processing started: Wed Apr 17 18:16:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555517792667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555517792667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555517792668 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555517792755 ""}
{ "Info" "0" "" "Project  = cpu_core" {  } {  } 0 0 "Project  = cpu_core" 0 0 "Fitter" 0 0 1555517792756 ""}
{ "Info" "0" "" "Revision = cpu_core" {  } {  } 0 0 "Revision = cpu_core" 0 0 "Fitter" 0 0 1555517792756 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1555517792861 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_core EP3C16F256C6 " "Selected device EP3C16F256C6 for design \"cpu_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555517792873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555517792927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555517792927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555517792927 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555517793020 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555517793029 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C6 " "Device EP3C5F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555517793249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555517793249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555517793249 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555517793249 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2040 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555517793251 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2042 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555517793251 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2044 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555517793251 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2046 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555517793251 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2048 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555517793251 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555517793251 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555517793253 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555517793256 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CORE_HALT " "Pin i_CORE_HALT not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_CORE_HALT } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CORE_HALT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[0\] " "Pin o_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[0] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[1\] " "Pin o_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[1] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[2\] " "Pin o_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[2] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[3\] " "Pin o_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[3] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[4\] " "Pin o_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[4] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[5\] " "Pin o_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[5] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[6\] " "Pin o_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[6] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[7\] " "Pin o_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[7] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_STATE\[0\] " "Pin o_STATE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_STATE[0] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_STATE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_STATE\[1\] " "Pin o_STATE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_STATE[1] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_STATE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_STATE\[2\] " "Pin o_STATE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_STATE[2] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_STATE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_STATE\[3\] " "Pin o_STATE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_STATE[3] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_STATE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_STATE\[4\] " "Pin o_STATE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_STATE[4] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_STATE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_STATE\[5\] " "Pin o_STATE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_STATE[5] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_STATE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_STATE\[6\] " "Pin o_STATE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_STATE[6] } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_STATE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CORE_CLK " "Pin i_CORE_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_CORE_CLK } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CORE_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CORE_RESET " "Pin i_CORE_RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_CORE_RESET } } } { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CORE_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555517793677 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1555517793677 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1555517793828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_core.sdc " "Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555517793829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555517793830 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555517793836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1555517793837 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555517793837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CORE_CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node i_CORE_CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555517793869 ""}  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CORE_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2034 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555517793869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "Automatically promoted node instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555517793869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_MUX_data\[0\]~1 " "Destination node MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_MUX_data\[0\]~1" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_MUX_data[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 827 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555517793869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_write_enable~0 " "Destination node MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_write_enable~0" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_write_enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 892 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555517793869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_data\[0\]~1 " "Destination node MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_data\[0\]~1" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY_CONTROL:INST_MEMORY_CONTROL|o_MC_RAM_data[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555517793869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555517793869 ""}  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction_decoder:INST_instruction_decoder|o_BUS_select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555517793869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555517794091 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555517794092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555517794092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555517794093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555517794095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555517794095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555517794095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555517794096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555517794128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1555517794129 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555517794129 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 2 15 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 2 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1555517794132 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1555517794132 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1555517794132 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555517794133 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555517794133 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555517794133 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555517794133 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555517794133 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555517794133 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555517794133 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555517794133 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1555517794133 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1555517794133 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555517794176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555517795087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555517795277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555517795285 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555517796868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555517796869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555517797101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555517797964 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555517797964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555517798959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555517798960 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555517798960 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555517798986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555517799037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555517799328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555517799399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555517799547 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555517799927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/output_files/cpu_core.fit.smsg " "Generated suppressed messages file C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/output_files/cpu_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555517800415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555517801050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:16:41 2019 " "Processing ended: Wed Apr 17 18:16:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555517801050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555517801050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555517801050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555517801050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555517802646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555517802646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:16:42 2019 " "Processing started: Wed Apr 17 18:16:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555517802646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555517802646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555517802646 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1555517803461 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555517803492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555517803870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:16:43 2019 " "Processing ended: Wed Apr 17 18:16:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555517803870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555517803870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555517803870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555517803870 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555517804594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555517805568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555517805569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:16:45 2019 " "Processing started: Wed Apr 17 18:16:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555517805569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555517805569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu_core -c cpu_core " "Command: quartus_sta cpu_core -c cpu_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555517805569 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1555517805665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555517805838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555517805839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555517805904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555517805904 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1555517806052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_core.sdc " "Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1555517806148 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555517806148 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK " "create_clock -period 1.000 -name i_CORE_CLK i_CORE_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " "create_clock -period 1.000 -name instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806150 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806150 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1555517806257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806258 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1555517806259 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1555517806274 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555517806313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555517806313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.468 " "Worst-case setup slack is -5.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.468            -468.575 i_CORE_CLK  " "   -5.468            -468.575 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720             -22.277 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "   -1.720             -22.277 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517806319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 i_CORE_CLK  " "    0.043               0.000 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "    0.382               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517806328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555517806337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555517806348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -466.792 i_CORE_CLK  " "   -3.000            -466.792 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "    0.412               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517806360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517806360 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555517806567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1555517806605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1555517806988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555517807067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555517807067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.783 " "Worst-case setup slack is -4.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.783            -395.074 i_CORE_CLK  " "   -4.783            -395.074 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554             -19.640 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "   -1.554             -19.640 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517807073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 i_CORE_CLK  " "    0.059               0.000 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "    0.394               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517807084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555517807096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555517807110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -466.792 i_CORE_CLK  " "   -3.000            -466.792 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "    0.438               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517807125 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1555517807325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1555517807453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555517807453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.665 " "Worst-case setup slack is -2.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.665            -151.836 i_CORE_CLK  " "   -2.665            -151.836 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719              -7.036 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "   -0.719              -7.036 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517807462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.062 " "Worst-case hold slack is -0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.062 i_CORE_CLK  " "   -0.062              -0.062 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "    0.180               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517807485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555517807502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555517807518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -366.483 i_CORE_CLK  " "   -3.000            -366.483 i_CORE_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\]  " "    0.371               0.000 instruction_decoder:INST_instruction_decoder\|o_BUS_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555517807530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555517807530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555517807951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555517807951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555517808167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:16:48 2019 " "Processing ended: Wed Apr 17 18:16:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555517808167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555517808167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555517808167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555517808167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555517809785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555517809785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:16:49 2019 " "Processing started: Wed Apr 17 18:16:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555517809785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1555517809785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core " "Command: quartus_drc --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1555517809785 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1555517810116 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_core.sdc " "Synopsys Design Constraints File file not found: 'cpu_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1555517810117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1555517810117 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1555517810123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1555517810123 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 16 " "(High) Rule A108: Design should not contain latches. Found 16 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_REGISTER\[6\] " "Node  \"data_bus:INST_data_bus\|o_REGISTER\[6\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_REGISTER\[0\] " "Node  \"data_bus:INST_data_bus\|o_REGISTER\[0\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_REGISTER\[1\] " "Node  \"data_bus:INST_data_bus\|o_REGISTER\[1\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_REGISTER\[3\] " "Node  \"data_bus:INST_data_bus\|o_REGISTER\[3\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_REGISTER\[4\] " "Node  \"data_bus:INST_data_bus\|o_REGISTER\[4\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_REGISTER\[2\] " "Node  \"data_bus:INST_data_bus\|o_REGISTER\[2\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_REGISTER\[5\] " "Node  \"data_bus:INST_data_bus\|o_REGISTER\[5\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_MEMORY\[5\] " "Node  \"data_bus:INST_data_bus\|o_MEMORY\[5\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_MEMORY\[2\] " "Node  \"data_bus:INST_data_bus\|o_MEMORY\[2\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_MEMORY\[4\] " "Node  \"data_bus:INST_data_bus\|o_MEMORY\[4\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_MEMORY\[3\] " "Node  \"data_bus:INST_data_bus\|o_MEMORY\[3\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_MEMORY\[1\] " "Node  \"data_bus:INST_data_bus\|o_MEMORY\[1\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_MEMORY\[0\] " "Node  \"data_bus:INST_data_bus\|o_MEMORY\[0\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_MEMORY\[6\] " "Node  \"data_bus:INST_data_bus\|o_MEMORY\[6\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_MEMORY\[7\] " "Node  \"data_bus:INST_data_bus\|o_MEMORY\[7\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " data_bus:INST_data_bus\|o_REGISTER\[7\] " "Node  \"data_bus:INST_data_bus\|o_REGISTER\[7\]\"" {  } { { "../../src/data_bus.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810173 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1555517810173 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 7 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 7 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " control_unit:INST_control_unit\|r_state\[1\] " "Node  \"control_unit:INST_control_unit\|r_state\[1\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810175 ""} { "Info" "IDRC_NODES_INFO" " i_CORE_CLK~inputclkctrl " "Node  \"i_CORE_CLK~inputclkctrl\"" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2050 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810175 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810175 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810175 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[0\]~0 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[0\]~0\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 504 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810175 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[1\]~7 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[1\]~7\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810175 ""} { "Info" "IDRC_NODES_INFO" " control_unit:INST_control_unit\|r_state\[4\] " "Node  \"control_unit:INST_control_unit\|r_state\[4\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810175 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1555517810175 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " i_CORE_CLK~inputclkctrl " "Node  \"i_CORE_CLK~inputclkctrl\"" {  } { { "../../src/cpu_core.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 2050 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[0\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " control_unit:INST_control_unit\|r_state\[4\] " "Node  \"control_unit:INST_control_unit\|r_state\[4\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " control_unit:INST_control_unit\|r_state\[1\] " "Node  \"control_unit:INST_control_unit\|r_state\[1\]\"" {  } { { "../../src/control_unit.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[1\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[0\]~0 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[0\]~0\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 504 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[1\]~7 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[1\]~7\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[2\]~6 " "Node  \"B_imm_multiplexer:INST_B_imm_multiplexer\|o_DATA\[2\]~6\"" {  } { { "../../src/B_imm_multiplexer.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_Address_MEM\[15\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_Address_MEM\[15\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_IMM_enable " "Node  \"instruction_decoder:INST_instruction_decoder\|o_IMM_enable\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[2\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[2\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " instruction_decoder:INST_instruction_decoder\|o_OPCODE\[3\] " "Node  \"instruction_decoder:INST_instruction_decoder\|o_OPCODE\[3\]\"" {  } { { "../../src/instruction_decoder.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~8 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~8\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 884 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[5\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[5\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~10 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~10\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[10\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[10\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[7\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[7\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[6\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[6\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[0\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[0\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~3 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~3\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 879 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~11 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~11\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 887 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[8\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[8\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[11\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[11\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~6 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~6\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 882 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~2 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~2\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 878 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[4\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[4\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~12 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~12\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 888 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~1 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~1\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 877 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[2\] " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address\[2\]\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_NODES_INFO" " MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~4 " "Node  \"MEMORY_CONTROL:INST_MEMORY_CONTROL\|o_MC_RAM_address~4\"" {  } { { "../../src/MEMORY_CONTROL.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/" { { 0 { 0 ""} 0 880 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555517810177 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1555517810177 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1555517810177 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "57 16 " "Design Assistant information: finished post-fitting analysis of current design -- generated 57 information messages and 16 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1555517810180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555517810263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:16:50 2019 " "Processing ended: Wed Apr 17 18:16:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555517810263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555517810263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555517810263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1555517810263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1555517811764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555517811764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:16:51 2019 " "Processing started: Wed Apr 17 18:16:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555517811764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555517811764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu_core -c cpu_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555517811764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_core_6_1200mv_85c_slow.vho C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/ simulation " "Generated file cpu_core_6_1200mv_85c_slow.vho in folder \"C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555517812274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_core_6_1200mv_0c_slow.vho C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/ simulation " "Generated file cpu_core_6_1200mv_0c_slow.vho in folder \"C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555517812379 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_core_min_1200mv_0c_fast.vho C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/ simulation " "Generated file cpu_core_min_1200mv_0c_fast.vho in folder \"C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555517812482 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_core.vho C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/ simulation " "Generated file cpu_core.vho in folder \"C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555517812604 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_core_6_1200mv_85c_vhd_slow.sdo C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/ simulation " "Generated file cpu_core_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555517812804 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_core_6_1200mv_0c_vhd_slow.sdo C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/ simulation " "Generated file cpu_core_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555517813005 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_core_min_1200mv_0c_vhd_fast.sdo C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/ simulation " "Generated file cpu_core_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555517813212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu_core_vhd.sdo C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/ simulation " "Generated file cpu_core_vhd.sdo in folder \"C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555517813401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555517813531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:16:53 2019 " "Processing ended: Wed Apr 17 18:16:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555517813531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555517813531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555517813531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555517813531 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555517814198 ""}
