Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Aug 28 23:42:05 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.483        0.000                      0                 4553        0.066        0.000                      0                 4553        4.500        0.000                       0                  1550  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.483        0.000                      0                 4552        0.066        0.000                      0                 4552        9.500        0.000                       0                  1548  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.598ns  (logic 4.380ns (23.551%)  route 14.218ns (76.449%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.412ns = ( 27.412 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.775    24.948    riscv_steel_core_instance/read_response_sel1
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.124    25.072 r  riscv_steel_core_instance/ram_reg_0_i_34/O
                         net (fo=14, routed)          0.518    25.590    ram_memory_axi4_lite_instance/ram_reg_0_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    25.714 r  ram_memory_axi4_lite_instance/ram_reg_0_i_20/O
                         net (fo=5, routed)           1.096    26.810    ram_memory_axi4_lite_instance/ram_reg_0_i_20_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.482    27.412    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.482    27.894    
                         clock uncertainty           -0.035    27.859    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    27.293    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -26.810    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.558ns  (logic 4.380ns (23.602%)  route 14.178ns (76.398%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.412ns = ( 27.412 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.775    24.948    riscv_steel_core_instance/read_response_sel1
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.124    25.072 r  riscv_steel_core_instance/ram_reg_0_i_34/O
                         net (fo=14, routed)          0.509    25.580    ram_memory_axi4_lite_instance/ram_reg_0_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124    25.704 r  ram_memory_axi4_lite_instance/ram_reg_0_i_19/O
                         net (fo=5, routed)           1.066    26.771    ram_memory_axi4_lite_instance/ram_reg_0_i_19_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.482    27.412    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.482    27.894    
                         clock uncertainty           -0.035    27.859    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    27.293    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -26.771    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.524ns  (logic 4.380ns (23.645%)  route 14.144ns (76.355%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.713    24.886    riscv_steel_core_instance/read_response_sel1
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.124    25.010 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.475    25.484    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I5_O)        0.124    25.608 r  riscv_steel_core_instance/ram_reg_0_i_5/O
                         net (fo=4, routed)           1.129    26.737    ram_memory_axi4_lite_instance/ADDRARDADDR[8]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.737    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 4.380ns (23.689%)  route 14.110ns (76.311%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.713    24.886    riscv_steel_core_instance/read_response_sel1
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.124    25.010 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.596    25.606    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I5_O)        0.124    25.730 r  riscv_steel_core_instance/ram_reg_0_i_8/O
                         net (fo=4, routed)           0.972    26.702    ram_memory_axi4_lite_instance/ADDRARDADDR[5]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.702    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.483ns  (logic 4.380ns (23.698%)  route 14.103ns (76.302%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.412ns = ( 27.412 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.775    24.948    riscv_steel_core_instance/read_response_sel1
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.124    25.072 r  riscv_steel_core_instance/ram_reg_0_i_34/O
                         net (fo=14, routed)          0.556    25.628    ram_memory_axi4_lite_instance/ram_reg_0_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I5_O)        0.124    25.752 r  ram_memory_axi4_lite_instance/ram_reg_0_i_25/O
                         net (fo=5, routed)           0.944    26.695    ram_memory_axi4_lite_instance/ram_reg_0_i_25_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.482    27.412    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.482    27.894    
                         clock uncertainty           -0.035    27.859    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    27.293    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -26.695    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.481ns  (logic 4.380ns (23.699%)  route 14.101ns (76.301%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.412ns = ( 27.412 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.775    24.948    riscv_steel_core_instance/read_response_sel1
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.124    25.072 r  riscv_steel_core_instance/ram_reg_0_i_34/O
                         net (fo=14, routed)          0.365    25.437    ram_memory_axi4_lite_instance/ram_reg_0_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    25.561 r  ram_memory_axi4_lite_instance/ram_reg_0_i_21/O
                         net (fo=5, routed)           1.133    26.694    ram_memory_axi4_lite_instance/ram_reg_0_i_21_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.482    27.412    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.482    27.894    
                         clock uncertainty           -0.035    27.859    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    27.293    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -26.694    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.474ns  (logic 4.380ns (23.709%)  route 14.094ns (76.291%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.713    24.886    riscv_steel_core_instance/read_response_sel1
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.124    25.010 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.494    25.504    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I5_O)        0.124    25.628 r  riscv_steel_core_instance/ram_reg_0_i_10/O
                         net (fo=4, routed)           1.059    26.686    ram_memory_axi4_lite_instance/ADDRARDADDR[3]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.686    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.459ns  (logic 4.380ns (23.728%)  route 14.079ns (76.272%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.413ns = ( 27.413 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.713    24.886    riscv_steel_core_instance/read_response_sel1
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.124    25.010 r  riscv_steel_core_instance/ram_reg_0_i_32/O
                         net (fo=11, routed)          0.597    25.607    riscv_steel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I5_O)        0.124    25.731 r  riscv_steel_core_instance/ram_reg_0_i_12/O
                         net (fo=4, routed)           0.941    26.672    ram_memory_axi4_lite_instance/ADDRARDADDR[1]
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.483    27.413    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.482    27.895    
                         clock uncertainty           -0.035    27.860    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    27.294    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.294    
                         arrival time                         -26.672    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.457ns  (logic 4.380ns (23.731%)  route 14.077ns (76.269%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.412ns = ( 27.412 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.775    24.948    riscv_steel_core_instance/read_response_sel1
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.124    25.072 r  riscv_steel_core_instance/ram_reg_0_i_34/O
                         net (fo=14, routed)          0.396    25.468    ram_memory_axi4_lite_instance/ram_reg_0_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    25.592 r  ram_memory_axi4_lite_instance/ram_reg_0_i_24/O
                         net (fo=5, routed)           1.077    26.669    ram_memory_axi4_lite_instance/ram_reg_0_i_24_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.482    27.412    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.482    27.894    
                         clock uncertainty           -0.035    27.859    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    27.293    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -26.669    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.450ns  (logic 4.380ns (23.740%)  route 14.070ns (76.260%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.412ns = ( 27.412 - 20.000 ) 
    Source Clock Delay      (SCD):    8.213ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.807     8.213    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y108         FDRE                                         r  riscv_steel_core_instance/axil_write_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     8.669 f  riscv_steel_core_instance/axil_write_curr_state_reg[3]/Q
                         net (fo=16, routed)          1.487    10.156    riscv_steel_core_instance/axil_write_curr_state[3]
    SLICE_X6Y108         LUT4 (Prop_lut4_I2_O)        0.152    10.308 f  riscv_steel_core_instance/current_state[3]_i_8/O
                         net (fo=1, routed)           0.594    10.902    crossbar_axi4_lite_instance/prev_mem_write_strobe_reg[0]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.348    11.250 f  crossbar_axi4_lite_instance/current_state[3]_i_5/O
                         net (fo=1, routed)           0.171    11.421    riscv_steel_core_instance/prev_mem_write_strobe_reg[0]_0
    SLICE_X6Y109         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  riscv_steel_core_instance/current_state[3]_i_2/O
                         net (fo=198, routed)         0.530    12.075    riscv_steel_core_instance/clock_enable
    SLICE_X7Y108         LUT3 (Prop_lut3_I1_O)        0.124    12.199 r  riscv_steel_core_instance/prev_instruction[30]_i_3/O
                         net (fo=18, routed)          0.982    13.181    riscv_steel_core_instance/instruction2
    SLICE_X19Y113        LUT5 (Prop_lut5_I2_O)        0.124    13.305 r  riscv_steel_core_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         1.517    14.822    riscv_steel_core_instance/instruction_rs2_address[2]
    SLICE_X38Y100        MUXF7 (Prop_muxf7_S_O)       0.314    15.136 r  riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5/O
                         net (fo=1, routed)           0.868    16.004    riscv_steel_core_instance/prev_mem_write_data_reg[9]_i_5_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.298    16.302 r  riscv_steel_core_instance/prev_mem_write_data[9]_i_4/O
                         net (fo=6, routed)           1.462    17.764    riscv_steel_core_instance/prev_mem_write_data[9]_i_4_n_0
    SLICE_X25Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.888 r  riscv_steel_core_instance/program_counter[1]_i_29/O
                         net (fo=1, routed)           0.000    17.888    riscv_steel_core_instance/program_counter[1]_i_29_n_0
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.289 r  riscv_steel_core_instance/program_counter_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.289    riscv_steel_core_instance/program_counter_reg[1]_i_15_n_0
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.403 r  riscv_steel_core_instance/program_counter_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.403    riscv_steel_core_instance/program_counter_reg[1]_i_10_n_0
    SLICE_X25Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.631 r  riscv_steel_core_instance/program_counter_reg[1]_i_6/CO[2]
                         net (fo=2, routed)           0.688    19.319    riscv_steel_core_instance/data0
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.313    19.632 f  riscv_steel_core_instance/csr_mtval[31]_i_20/O
                         net (fo=1, routed)           0.000    19.632    riscv_steel_core_instance/csr_mtval[31]_i_20_n_0
    SLICE_X18Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    19.849 f  riscv_steel_core_instance/csr_mtval_reg[31]_i_13/O
                         net (fo=2, routed)           0.662    20.511    riscv_steel_core_instance/branch_condition_satisfied
    SLICE_X10Y108        LUT5 (Prop_lut5_I3_O)        0.299    20.810 f  riscv_steel_core_instance/csr_mtval[31]_i_5/O
                         net (fo=35, routed)          0.495    21.305    riscv_steel_core_instance/misaligned_address_exception
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.124    21.429 r  riscv_steel_core_instance/prev_load_request_i_1/O
                         net (fo=13, routed)          1.078    22.507    riscv_steel_core_instance/load_request
    SLICE_X7Y110         LUT6 (Prop_lut6_I1_O)        0.124    22.631 f  riscv_steel_core_instance/read_response_sel[2]_i_9/O
                         net (fo=1, routed)           0.777    23.408    riscv_steel_core_instance/read_response_sel[2]_i_9_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I0_O)        0.124    23.532 f  riscv_steel_core_instance/read_response_sel[2]_i_5/O
                         net (fo=1, routed)           0.517    24.049    riscv_steel_core_instance/read_response_sel[2]_i_5_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  riscv_steel_core_instance/read_response_sel[2]_i_4/O
                         net (fo=19, routed)          0.775    24.948    riscv_steel_core_instance/read_response_sel1
    SLICE_X5Y107         LUT3 (Prop_lut3_I1_O)        0.124    25.072 r  riscv_steel_core_instance/ram_reg_0_i_34/O
                         net (fo=14, routed)          0.399    25.471    ram_memory_axi4_lite_instance/ram_reg_0_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    25.595 r  ram_memory_axi4_lite_instance/ram_reg_0_i_17/O
                         net (fo=5, routed)           1.067    26.662    ram_memory_axi4_lite_instance/ram_reg_0_i_17_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.482    27.412    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.482    27.894    
                         clock uncertainty           -0.035    27.859    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    27.293    ram_memory_axi4_lite_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.293    
                         arrival time                         -26.662    
  -------------------------------------------------------------------
                         slack                                  0.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/prev_mem_write_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_memory_axi4_lite_instance/ram_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (34.001%)  route 0.406ns (65.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.565     2.490    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X8Y98          FDRE                                         r  riscv_steel_core_instance/prev_mem_write_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164     2.654 r  riscv_steel_core_instance/prev_mem_write_data_reg[12]/Q
                         net (fo=1, routed)           0.163     2.818    riscv_steel_core_instance/prev_mem_write_data[12]
    SLICE_X8Y98          LUT4 (Prop_lut4_I0_O)        0.045     2.863 r  riscv_steel_core_instance/prev_mem_write_data[12]_i_1/O
                         net (fo=2, routed)           0.243     3.105    ram_memory_axi4_lite_instance/ram_reg_3_0[12]
    RAMB36_X0Y20         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.964     3.473    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.589     2.884    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     3.039    ram_memory_axi4_lite_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.392ns (71.429%)  route 0.157ns (28.571%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.066 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.066    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.403ns (71.990%)  route 0.157ns (28.010%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.077 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.077    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[6]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.428ns (73.188%)  route 0.157ns (26.812%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.102 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.102    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[5]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.428ns (73.188%)  route 0.157ns (26.812%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.102 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.102    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y100         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[7]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.431ns (73.325%)  route 0.157ns (26.675%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.051 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.051    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.105 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.105    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_7
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.442ns (73.815%)  route 0.157ns (26.185%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.051 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.051    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.116 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.116    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_5
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[10]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.051 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.051    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.141 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.141    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_4
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[11]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.051 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.051    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.141 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.141    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_6
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[9]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.470ns (74.984%)  route 0.157ns (25.016%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.592     2.517    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y99          FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     2.658 f  uart_axi4_lite_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     2.815    uart_axi4_lite_instance/rx_cycle_counter_reg_n_0_[0]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.860 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     2.860    uart_axi4_lite_instance/rx_cycle_counter[0]_i_4_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.012 r  uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.012    uart_axi4_lite_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.051 r  uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.051    uart_axi4_lite_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.090 r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.090    uart_axi4_lite_instance/rx_cycle_counter_reg[8]_i_1_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.144 r  uart_axi4_lite_instance/rx_cycle_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.144    uart_axi4_lite_instance/rx_cycle_counter_reg[12]_i_1_n_7
    SLICE_X7Y102         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y102         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[12]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.105     2.975    uart_axi4_lite_instance/rx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   ram_memory_axi4_lite_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   ram_memory_axi4_lite_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   ram_memory_axi4_lite_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y19   ram_memory_axi4_lite_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   ram_memory_axi4_lite_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   ram_memory_axi4_lite_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   ram_memory_axi4_lite_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19   ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X5Y107   crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107   crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107   crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110   crossbar_axi4_lite_instance/read_response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110   crossbar_axi4_lite_instance/read_response_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110   crossbar_axi4_lite_instance/read_response_sel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110   crossbar_axi4_lite_instance/read_response_sel_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y109   crossbar_axi4_lite_instance/write_response_sel_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y109   crossbar_axi4_lite_instance/write_response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y107   crossbar_axi4_lite_instance/write_response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y107   crossbar_axi4_lite_instance/write_response_sel_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107   crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y107   crossbar_axi4_lite_instance/read_response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110   crossbar_axi4_lite_instance/read_response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110   crossbar_axi4_lite_instance/read_response_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110   crossbar_axi4_lite_instance/read_response_sel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110   crossbar_axi4_lite_instance/read_response_sel_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y109   crossbar_axi4_lite_instance/write_response_sel_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y109   crossbar_axi4_lite_instance/write_response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y107   crossbar_axi4_lite_instance/write_response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y107   crossbar_axi4_lite_instance/write_response_sel_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_axi4_lite_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 3.977ns (64.963%)  route 2.145ns (35.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.740     8.146    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X9Y103         FDRE                                         r  uart_axi4_lite_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.456     8.602 r  uart_axi4_lite_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.145    10.747    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.268 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.268    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_axi4_lite_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.363ns (70.040%)  route 0.583ns (29.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.646     2.572    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X9Y103         FDRE                                         r  uart_axi4_lite_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     2.713 r  uart_axi4_lite_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.583     3.296    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.518 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.518    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1847 Endpoints
Min Delay          1847 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.919ns  (logic 2.087ns (16.153%)  route 10.832ns (83.847%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.580    12.012    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.136 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.782    12.919    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X5Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X5Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.919ns  (logic 2.087ns (16.153%)  route 10.832ns (83.847%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.580    12.012    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.136 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.782    12.919    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X5Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X5Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.919ns  (logic 2.087ns (16.153%)  route 10.832ns (83.847%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.580    12.012    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.136 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.782    12.919    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X5Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X5Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.919ns  (logic 2.087ns (16.153%)  route 10.832ns (83.847%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.580    12.012    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.136 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.782    12.919    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X5Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X5Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.630ns  (logic 2.087ns (16.522%)  route 10.544ns (83.478%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.580    12.012    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.136 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.494    12.630    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X7Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.681     7.611    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.630ns  (logic 2.087ns (16.522%)  route 10.544ns (83.478%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.580    12.012    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.136 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.494    12.630    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X7Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.681     7.611    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y107         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.506ns  (logic 2.087ns (16.687%)  route 10.419ns (83.313%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.580    12.012    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.136 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.369    12.506    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X3Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.683     7.613    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X3Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/s_axil_rdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.506ns  (logic 2.087ns (16.687%)  route 10.419ns (83.313%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        7.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.580    12.012    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.124    12.136 r  riscv_steel_core_instance/s_axil_rdata[7]_i_1/O
                         net (fo=8, routed)           0.369    12.506    uart_axi4_lite_instance/s_axil_rdata_reg[7]_1[0]
    SLICE_X3Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.683     7.613    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X3Y106         FDRE                                         r  uart_axi4_lite_instance/s_axil_rdata_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_axi4_lite_instance/uart_irq_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.281ns  (logic 2.087ns (16.993%)  route 10.194ns (83.007%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.619    10.778    riscv_steel_core_instance/D[3]
    SLICE_X3Y105         LUT4 (Prop_lut4_I1_O)        0.124    10.902 r  riscv_steel_core_instance/s_axil_rdata[7]_i_4/O
                         net (fo=1, routed)           0.407    11.309    riscv_steel_core_instance/s_axil_rdata[7]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    11.433 r  riscv_steel_core_instance/s_axil_rdata[7]_i_3/O
                         net (fo=2, routed)           0.724    12.157    riscv_steel_core_instance/s_axil_rdata[7]_i_3_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    12.281 r  riscv_steel_core_instance/uart_irq_i_1/O
                         net (fo=1, routed)           0.000    12.281    uart_axi4_lite_instance/uart_irq_reg_0
    SLICE_X4Y103         FDRE                                         r  uart_axi4_lite_instance/uart_irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.682     7.612    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X4Y103         FDRE                                         r  uart_axi4_lite_instance/uart_irq_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.032ns  (logic 1.839ns (15.282%)  route 10.194ns (84.718%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        7.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=5, routed)           1.772     3.239    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        6.672    10.035    riscv_steel_core_instance/SR[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    10.159 r  riscv_steel_core_instance/prev_mem_address[6]_i_1/O
                         net (fo=5, routed)           0.616    10.775    ram_memory_axi4_lite_instance/saved_write_address_reg[6]_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.124    10.899 r  ram_memory_axi4_lite_instance/ram_reg_0_i_21/O
                         net (fo=5, routed)           1.133    12.032    ram_memory_axi4_lite_instance/ram_reg_0_i_21_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        1.482     7.412    ram_memory_axi4_lite_instance/internal_clock_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  ram_memory_axi4_lite_instance/ram_reg_3/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_axi4_lite_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.306ns (28.176%)  route 0.780ns (71.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.780     1.086    uart_axi4_lite_instance/D[0]
    SLICE_X5Y101         FDRE                                         r  uart_axi4_lite_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X5Y101         FDRE                                         r  uart_axi4_lite_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/reset_n_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.280ns (24.837%)  route 0.847ns (75.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=5, routed)           0.847     1.082    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT1 (Prop_lut1_I0_O)        0.045     1.127 r  riscv_steel_core_instance/reset_n_reg_i_1/O
                         net (fo=1, routed)           0.000     1.127    riscv_steel_core_instance/reset_n_reg_i_1_n_0
    SLICE_X8Y120         FDRE                                         r  riscv_steel_core_instance/reset_n_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.910     3.419    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X8Y120         FDRE                                         r  riscv_steel_core_instance/reset_n_reg_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.351ns (26.084%)  route 0.995ns (73.916%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.825     1.131    uart_axi4_lite_instance/D[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.176 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.170     1.346    uart_axi4_lite_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.351ns (26.084%)  route 0.995ns (73.916%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.825     1.131    uart_axi4_lite_instance/D[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.176 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.170     1.346    uart_axi4_lite_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.351ns (26.084%)  route 0.995ns (73.916%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.825     1.131    uart_axi4_lite_instance/D[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.176 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.170     1.346    uart_axi4_lite_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_axi4_lite_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.351ns (26.084%)  route 0.995ns (73.916%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.825     1.131    uart_axi4_lite_instance/D[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I2_O)        0.045     1.176 r  uart_axi4_lite_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.170     1.346    uart_axi4_lite_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.949     3.458    uart_axi4_lite_instance/internal_clock_BUFG
    SLICE_X7Y101         FDRE                                         r  uart_axi4_lite_instance/rx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[3][30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.280ns (20.612%)  route 1.078ns (79.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.775     1.010    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        0.303     1.358    riscv_steel_core_instance/SR[0]
    SLICE_X19Y119        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[3][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X19Y119        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[3][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[3][31]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.280ns (20.612%)  route 1.078ns (79.388%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.775     1.010    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        0.303     1.358    riscv_steel_core_instance/SR[0]
    SLICE_X19Y119        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[3][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X19Y119        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[3][31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[2][30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.280ns (20.546%)  route 1.082ns (79.454%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.775     1.010    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        0.307     1.362    riscv_steel_core_instance/SR[0]
    SLICE_X18Y119        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[2][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X18Y119        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[2][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[2][31]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.280ns (20.546%)  route 1.082ns (79.454%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=5, routed)           0.775     1.010    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y120         LUT2 (Prop_lut2_I0_O)        0.045     1.055 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1535, routed)        0.307     1.362    riscv_steel_core_instance/SR[0]
    SLICE_X18Y119        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[2][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1547, routed)        0.909     3.418    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X18Y119        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[2][31]/C





