{"filter":false,"title":"Core.v","tooltip":"/verilog/Core.v","ace":{"folds":[],"scrolltop":0,"scrollleft":0,"selection":{"start":{"row":0,"column":0},"end":{"row":0,"column":0},"isBackwards":true},"options":{"guessTabSize":true,"useWrapMode":false,"wrapToView":true},"firstLineState":0},"hash":"8b28329d646815bff547bd518ad99e7f6d2e46aa","undoManager":{"mark":-1,"position":-1,"stack":[]},"timestamp":1435561944000}