{
  "Top": "RBM_interface",
  "RtlTop": "RBM_interface",
  "RtlPrefix": "",
  "RtlSubPrefix": "RBM_interface_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "axis_control_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "axis_control_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_sigmoid_switch_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>&",
      "srcSize": "56",
      "hwRefs": [{
          "type": "interface",
          "interface": "axis_sigmoid_switch_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_vector_in_len_in": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "axis_vector_in_len_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_vector_out_len_in": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "axis_vector_out_len_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_vector_in": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<16>, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "axis_vector_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_weight_in": {
      "index": "5",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "axis_weight_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_bias_in": {
      "index": "6",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "axis_bias_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_vector_out": {
      "index": "7",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "axis_vector_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_control_in": {
      "index": "8",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_control_in",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_sigmoid_switch_in": {
      "index": "9",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_sigmoid_switch_in",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_vector_in_len_in": {
      "index": "10",
      "direction": "out",
      "srcType": "stream<ap_uint<12>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_vector_in_len_in",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_vector_out_len_in": {
      "index": "11",
      "direction": "out",
      "srcType": "stream<ap_uint<12>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_vector_out_len_in",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_vector_in": {
      "index": "12",
      "direction": "out",
      "srcType": "stream<stream_data_v_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_vector_in",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_weight_in": {
      "index": "13",
      "direction": "out",
      "srcType": "stream<ap_fixed<25, 3, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_weight_in",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_bias_in": {
      "index": "14",
      "direction": "out",
      "srcType": "stream<ap_fixed<48, 22, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_bias_in",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "stream_vector_out": {
      "index": "15",
      "direction": "in",
      "srcType": "stream<stream_data_h_t, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_vector_out",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=12.5",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "RBM_interface"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "12.5",
    "Uncertainty": "3.375",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 12.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "RBM_interface",
    "Version": "1.0",
    "DisplayName": "Rbm_interface",
    "Revision": "2113178317",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_RBM_interface_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/code\/RBM_interface.cpp"],
    "Vhdl": [
      "impl\/vhdl\/RBM_interface_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/RBM_interface_regslice_both.vhd",
      "impl\/vhdl\/RBM_interface.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/RBM_interface_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/RBM_interface_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/RBM_interface_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/RBM_interface_regslice_both.v",
      "impl\/verilog\/RBM_interface.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/RBM_interface.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "RBM_interface_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name RBM_interface_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "axis_control_in:axis_sigmoid_switch_in:axis_vector_in_len_in:axis_vector_out_len_in:axis_vector_in:axis_weight_in:axis_bias_in:axis_vector_out:stream_control_in:stream_sigmoid_switch_in:stream_vector_in_len_in:stream_vector_out_len_in:stream_vector_in:stream_weight_in:stream_bias_in:stream_vector_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "axis_control_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "axis_control_in_",
      "ports": [
        "axis_control_in_TDATA",
        "axis_control_in_TKEEP",
        "axis_control_in_TLAST",
        "axis_control_in_TREADY",
        "axis_control_in_TSTRB",
        "axis_control_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axis_control_in"
        }]
    },
    "axis_sigmoid_switch_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "axis_sigmoid_switch_in_",
      "ports": [
        "axis_sigmoid_switch_in_TDATA",
        "axis_sigmoid_switch_in_TKEEP",
        "axis_sigmoid_switch_in_TLAST",
        "axis_sigmoid_switch_in_TREADY",
        "axis_sigmoid_switch_in_TSTRB",
        "axis_sigmoid_switch_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axis_sigmoid_switch_in"
        }]
    },
    "axis_vector_in_len_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "axis_vector_in_len_in_",
      "ports": [
        "axis_vector_in_len_in_TDATA",
        "axis_vector_in_len_in_TKEEP",
        "axis_vector_in_len_in_TLAST",
        "axis_vector_in_len_in_TREADY",
        "axis_vector_in_len_in_TSTRB",
        "axis_vector_in_len_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axis_vector_in_len_in"
        }]
    },
    "axis_vector_out_len_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "axis_vector_out_len_in_",
      "ports": [
        "axis_vector_out_len_in_TDATA",
        "axis_vector_out_len_in_TKEEP",
        "axis_vector_out_len_in_TLAST",
        "axis_vector_out_len_in_TREADY",
        "axis_vector_out_len_in_TSTRB",
        "axis_vector_out_len_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axis_vector_out_len_in"
        }]
    },
    "axis_vector_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "axis_vector_in_",
      "ports": [
        "axis_vector_in_TDATA",
        "axis_vector_in_TKEEP",
        "axis_vector_in_TLAST",
        "axis_vector_in_TREADY",
        "axis_vector_in_TSTRB",
        "axis_vector_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axis_vector_in"
        }]
    },
    "axis_weight_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "axis_weight_in_",
      "ports": [
        "axis_weight_in_TDATA",
        "axis_weight_in_TKEEP",
        "axis_weight_in_TLAST",
        "axis_weight_in_TREADY",
        "axis_weight_in_TSTRB",
        "axis_weight_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axis_weight_in"
        }]
    },
    "axis_bias_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "axis_bias_in_",
      "ports": [
        "axis_bias_in_TDATA",
        "axis_bias_in_TKEEP",
        "axis_bias_in_TLAST",
        "axis_bias_in_TREADY",
        "axis_bias_in_TSTRB",
        "axis_bias_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axis_bias_in"
        }]
    },
    "axis_vector_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "axis_vector_out_",
      "ports": [
        "axis_vector_out_TDATA",
        "axis_vector_out_TKEEP",
        "axis_vector_out_TLAST",
        "axis_vector_out_TREADY",
        "axis_vector_out_TSTRB",
        "axis_vector_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axis_vector_out"
        }]
    },
    "stream_control_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "stream_control_in_",
      "ports": [
        "stream_control_in_TDATA",
        "stream_control_in_TREADY",
        "stream_control_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_control_in"
        }]
    },
    "stream_sigmoid_switch_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "stream_sigmoid_switch_in_",
      "ports": [
        "stream_sigmoid_switch_in_TDATA",
        "stream_sigmoid_switch_in_TREADY",
        "stream_sigmoid_switch_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_sigmoid_switch_in"
        }]
    },
    "stream_vector_in_len_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "stream_vector_in_len_in_",
      "ports": [
        "stream_vector_in_len_in_TDATA",
        "stream_vector_in_len_in_TREADY",
        "stream_vector_in_len_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_vector_in_len_in"
        }]
    },
    "stream_vector_out_len_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "stream_vector_out_len_in_",
      "ports": [
        "stream_vector_out_len_in_TDATA",
        "stream_vector_out_len_in_TREADY",
        "stream_vector_out_len_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_vector_out_len_in"
        }]
    },
    "stream_vector_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "stream_vector_in_",
      "ports": [
        "stream_vector_in_TDATA",
        "stream_vector_in_TREADY",
        "stream_vector_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_vector_in"
        }]
    },
    "stream_weight_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "stream_weight_in_",
      "ports": [
        "stream_weight_in_TDATA",
        "stream_weight_in_TREADY",
        "stream_weight_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_weight_in"
        }]
    },
    "stream_bias_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "48",
      "portPrefix": "stream_bias_in_",
      "ports": [
        "stream_bias_in_TDATA",
        "stream_bias_in_TREADY",
        "stream_bias_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_bias_in"
        }]
    },
    "stream_vector_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "128",
      "portPrefix": "stream_vector_out_",
      "ports": [
        "stream_vector_out_TDATA",
        "stream_vector_out_TREADY",
        "stream_vector_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_vector_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "axis_control_in_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "axis_control_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_control_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_control_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_control_in_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_control_in_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_sigmoid_switch_in_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "axis_sigmoid_switch_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_sigmoid_switch_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_sigmoid_switch_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_sigmoid_switch_in_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_sigmoid_switch_in_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_vector_in_len_in_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "axis_vector_in_len_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_vector_in_len_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_vector_in_len_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_vector_in_len_in_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "axis_vector_in_len_in_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "axis_vector_out_len_in_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "axis_vector_out_len_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_vector_out_len_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_vector_out_len_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_vector_out_len_in_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "axis_vector_out_len_in_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "axis_vector_in_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "axis_vector_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_vector_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_vector_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_vector_in_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "axis_vector_in_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "axis_weight_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "axis_weight_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_weight_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_weight_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_weight_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "axis_weight_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "axis_bias_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "axis_bias_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_bias_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_bias_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_bias_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "axis_bias_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "axis_vector_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "axis_vector_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "axis_vector_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "axis_vector_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "axis_vector_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "axis_vector_out_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "stream_control_in_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "stream_control_in_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_control_in_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_sigmoid_switch_in_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "stream_sigmoid_switch_in_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_sigmoid_switch_in_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_vector_in_len_in_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "stream_vector_in_len_in_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_vector_in_len_in_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_vector_out_len_in_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "stream_vector_out_len_in_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_vector_out_len_in_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_vector_in_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "stream_vector_in_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_vector_in_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_weight_in_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "stream_weight_in_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_weight_in_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_bias_in_TDATA": {
      "dir": "out",
      "width": "48"
    },
    "stream_bias_in_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_bias_in_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_vector_out_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "stream_vector_out_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_vector_out_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "RBM_interface"},
    "Info": {"RBM_interface": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"RBM_interface": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "8.908"
        },
        "Area": {
          "FF": "2020",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "3239",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-25 09:38:00 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
