
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003602                       # Number of seconds simulated
sim_ticks                                  3602456745                       # Number of ticks simulated
final_tick                               533211975681                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165895                       # Simulator instruction rate (inst/s)
host_op_rate                                   220185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 309288                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890964                       # Number of bytes of host memory used
host_seconds                                 11647.58                       # Real time elapsed on the host
sim_insts                                  1932275653                       # Number of instructions simulated
sim_ops                                    2564625734                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       379648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       292736                       # Number of bytes read from this memory
system.physmem.bytes_read::total               683648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       118656                       # Number of bytes written to this memory
system.physmem.bytes_written::total            118656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2966                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2287                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5341                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             927                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  927                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1563378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105385859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1563378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     81260101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               189772716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1563378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1563378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3126755                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32937522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32937522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32937522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1563378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105385859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1563378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     81260101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              222710238                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8638986                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086353                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533181                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207356                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1314319                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196100                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300946                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8967                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3330870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16806475                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086353                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1497046                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1041102                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        727267                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1638376                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8485068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.428812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.318471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4888512     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354617      4.18%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          333403      3.93%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317532      3.74%     69.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259751      3.06%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188648      2.22%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          138127      1.63%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          212215      2.50%     78.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792263     21.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8485068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357259                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.945422                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3486342                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       694300                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438043                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        39958                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826418                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497206                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3955                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19963102                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10786                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826418                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3667955                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         327175                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        88539                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289554                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       285421                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19373287                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        150260                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84316                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26854294                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90252341                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90252341                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788545                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10065705                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3737                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2050                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           700183                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1903133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1022015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23251                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       440901                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18052757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3679                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14625167                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22520                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5715744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17441117                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          360                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8485068                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.723636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839843                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2998738     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1704721     20.09%     55.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1367247     16.11%     71.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       821714      9.68%     81.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830414      9.79%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380239      4.48%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245605      2.89%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66791      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69599      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8485068                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63395     57.82%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21472     19.58%     77.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24780     22.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015764     82.16%     82.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200169      1.37%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1556568     10.64%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       851075      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14625167                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.692926                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109647                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007497                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37867568                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23772433                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14250325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14734814                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46441                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667931                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          426                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238310                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           87                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826418                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         238882                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14088                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056438                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        81263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1903133                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1022015                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2029                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1464                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123412                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238540                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14382731                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1476476                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242435                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313859                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2021469                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            837383                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664863                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14261448                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14250325                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200411                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24863972                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.649537                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370030                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5817327                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206612                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7658650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.598200                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113966                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3068092     40.06%     40.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047917     26.74%     66.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851092     11.11%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431905      5.64%     83.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449530      5.87%     89.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       228233      2.98%     92.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155373      2.03%     94.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89349      1.17%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337159      4.40%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7658650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018907                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235202                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758291                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009303                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25378547                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36941766                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 153918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863899                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863899                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.157543                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.157543                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65026935                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19485940                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18755548                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  17                       # Number of system calls
system.switch_cpus1.numCycles                 8638986                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3081647                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2684176                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201646                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1545313                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1491388                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216250                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6209                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3758911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17090606                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3081647                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1707638                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3620610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         935601                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        387789                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1848518                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8499972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.318516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4879362     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          646220      7.60%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          319505      3.76%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236298      2.78%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198361      2.33%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170115      2.00%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59548      0.70%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212612      2.50%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1777951     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8499972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356714                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.978312                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3892414                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       362098                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3498196                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17755                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        729504                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340509                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3139                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19114308                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4986                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        729504                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4053708                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         159614                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46733                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3353284                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       157124                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18520610                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77225                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        66338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24536797                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84341327                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84341327                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16170832                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8365965                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2373                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1285                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           399202                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2823328                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8298                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       205696                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17433755                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14886696                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19554                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4978615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13567668                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8499972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858330                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3025080     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1819667     21.41%     57.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       916690     10.78%     67.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1079188     12.70%     80.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       806256      9.49%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515348      6.06%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220941      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65741      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51061      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8499972                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63072     73.09%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13240     15.34%     88.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9983     11.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11686968     78.51%     78.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118709      0.80%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1082      0.01%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2542403     17.08%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537534      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14886696                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.723199                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86295                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005797                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38379213                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22414879                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14376228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14972991                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24939                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       777447                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169295                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        729504                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          90076                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8060                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17436152                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2823328                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647443                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1270                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221204                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14566882                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2434311                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319814                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2957657                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2184243                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523346                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.686180                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14403088                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14376228                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8654822                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21336838                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664111                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405628                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10844643                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12335579                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5100729                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199745                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7770468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.587495                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.297023                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3614858     46.52%     46.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1661866     21.39%     67.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       903030     11.62%     79.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330562      4.25%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       282490      3.64%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126184      1.62%     89.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       307534      3.96%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81669      1.05%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       462275      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7770468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10844643                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12335579                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2524029                       # Number of memory references committed
system.switch_cpus1.commit.loads              2045881                       # Number of loads committed
system.switch_cpus1.commit.membars               1116                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1929977                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10772020                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167650                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       462275                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24744280                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35603094                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 139014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10844643                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12335579                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10844643                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.796613                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.796613                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.255314                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.255314                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67439328                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18870773                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19715709                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2252                       # number of misc regfile writes
system.l2.replacements                           5342                       # number of replacements
system.l2.tagsinuse                       4093.538734                       # Cycle average of tags in use
system.l2.total_refs                           306834                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9432                       # Sample count of references to valid blocks.
system.l2.avg_refs                          32.531170                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            38.807352                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     22.792163                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1185.279909                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     23.780294                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    960.396118                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1083.582062                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            778.900837                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009474                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.005564                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.289375                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.005806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.234472                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.264546                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.190161                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999399                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7725                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3717                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11447                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2098                       # number of Writeback hits
system.l2.Writeback_hits::total                  2098                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   152                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7826                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3768                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11599                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7826                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3768                       # number of overall hits
system.l2.overall_hits::total                   11599                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2966                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2287                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5341                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2966                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2287                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5341                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2966                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2287                       # number of overall misses
system.l2.overall_misses::total                  5341                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2274578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    143215374                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2034307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    104917846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       252442105                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2274578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    143215374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2034307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    104917846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        252442105                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2274578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    143215374                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2034307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    104917846                       # number of overall miss cycles
system.l2.overall_miss_latency::total       252442105                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6004                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16788                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2098                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2098                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               152                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10792                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6055                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16940                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10792                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6055                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16940                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.277430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.380913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.318144                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.274833                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.377704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.315289                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.274833                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.377704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.315289                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51694.954545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48285.695887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46234.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45875.752514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47264.951320                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51694.954545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48285.695887                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46234.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45875.752514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47264.951320                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51694.954545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48285.695887                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46234.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45875.752514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47264.951320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  927                       # number of writebacks
system.l2.writebacks::total                       927                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2966                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2287                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5341                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5341                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2023008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    126244051                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1783506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     91655894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    221706459                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2023008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    126244051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1783506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     91655894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    221706459                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2023008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    126244051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1783506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     91655894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    221706459                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.277430                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.380913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.318144                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.274833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.377704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.315289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.274833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.377704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.315289                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45977.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42563.739380                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40534.227273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40076.910363                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41510.290021                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45977.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42563.739380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40534.227273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40076.910363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41510.290021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45977.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42563.739380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40534.227273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40076.910363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41510.290021                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               579.157367                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001647990                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709296.911263                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.913583                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.243784                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067169                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860968                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.928137                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1638313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1638313                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1638313                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1638313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1638313                       # number of overall hits
system.cpu0.icache.overall_hits::total        1638313                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3624071                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3624071                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3624071                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3624071                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3624071                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3624071                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1638376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1638376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1638376                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1638376                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1638376                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1638376                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57524.936508                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57524.936508                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57524.936508                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57524.936508                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57524.936508                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57524.936508                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2639438                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2639438                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2639438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2639438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2639438                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2639438                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58654.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58654.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58654.177778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58654.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58654.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58654.177778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10792                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174241798                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11048                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15771.343049                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.376679                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.623321                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903815                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096185                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1139475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1139475                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779907                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779907                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1824                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1824                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1919382                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1919382                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1919382                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1919382                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37013                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37013                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          343                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37356                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37356                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37356                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37356                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1193260706                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1193260706                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10316613                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10316613                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1203577319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1203577319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1203577319                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1203577319                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1176488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1176488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1956738                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1956738                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1956738                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1956738                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031461                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000440                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000440                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019091                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019091                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019091                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019091                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32238.962148                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32238.962148                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30077.588921                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30077.588921                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32219.116581                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32219.116581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32219.116581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32219.116581                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1206                       # number of writebacks
system.cpu0.dcache.writebacks::total             1206                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26322                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26322                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          242                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          242                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10691                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          101                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10792                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10792                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    219636342                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    219636342                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2112956                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2112956                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    221749298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    221749298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    221749298                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    221749298                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009087                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009087                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005515                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005515                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005515                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005515                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20544.040969                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20544.040969                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20920.356436                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20920.356436                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20547.562824                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20547.562824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20547.562824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20547.562824                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               558.636507                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913312256                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1613625.893993                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    44.304524                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.331984                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.071001                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824250                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895251                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1848465                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1848465                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1848465                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1848465                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1848465                       # number of overall hits
system.cpu1.icache.overall_hits::total        1848465                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2962365                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2962365                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2962365                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2962365                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2962365                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2962365                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1848518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1848518                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1848518                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1848518                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1848518                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1848518                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55893.679245                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55893.679245                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55893.679245                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55893.679245                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55893.679245                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55893.679245                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2534518                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2534518                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2534518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2534518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2534518                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2534518                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52802.458333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52802.458333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52802.458333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52802.458333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52802.458333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52802.458333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6055                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206740097                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6311                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32758.690699                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.517986                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.482014                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2214219                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2214219                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475600                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475600                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1235                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1235                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1126                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1126                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2689819                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2689819                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2689819                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2689819                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19600                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19600                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19753                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19753                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19753                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19753                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    794456466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    794456466                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5651111                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5651111                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    800107577                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    800107577                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    800107577                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    800107577                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2233819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2233819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1126                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1126                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2709572                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2709572                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2709572                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2709572                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008774                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008774                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000322                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000322                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007290                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007290                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007290                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007290                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40533.493163                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40533.493163                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36935.366013                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36935.366013                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40505.623298                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40505.623298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40505.623298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40505.623298                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu1.dcache.writebacks::total              892                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13596                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13698                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13698                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13698                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13698                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6004                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6004                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6055                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6055                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6055                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    144364470                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    144364470                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1335064                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1335064                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    145699534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    145699534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    145699534                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    145699534                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002688                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002235                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002235                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002235                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002235                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24044.715190                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24044.715190                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26177.725490                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26177.725490                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24062.681090                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24062.681090                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24062.681090                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24062.681090                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
