head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.2
	binutils-2_24-branchpoint:1.2
	binutils-2_23_2:1.1.2.1
	binutils-2_23_1:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2013.07.02.06.39.26;	author mshawcroft;	state Exp;
branches;
next	1.1;

1.1
date	2012.08.13.14.52.52;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.53;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.2
log
@[AArch64] Fix creation of .got and placement of _GLOBAL_OFFSET_TABLE_
@
text
@#source: tls-desc-ie.s
#ld: -shared -T relocs.ld -e0
#objdump: -dr
#...
 +10000:	90000080 	adrp	x0, 20000 <_GLOBAL_OFFSET_TABLE_>
 +10004:	91004000 	add	x0, x0, #0x10
 +10008:	94000016 	bl	10060 <v1\+0x10060>
 +1000c:	d503201f 	nop
 +10010:	90000080 	adrp	x0, 20000 <_GLOBAL_OFFSET_TABLE_>
 +10014:	f9400400 	ldr	x0, \[x0,#8\]
 +10018:	d503201f 	nop
 +1001c:	d503201f 	nop
 +10020:	d53bd041 	mrs	x1, tpidr_el0
 +10024:	8b000020 	add	x0, x1, x0
 +10028:	d53bd042 	mrs	x2, tpidr_el0
 +1002c:	90000080 	adrp	x0, 20000 <_GLOBAL_OFFSET_TABLE_>
 +10030:	f9400400 	ldr	x0, \[x0,#8\]
 +10034:	8b000040 	add	x0, x2, x0
 +10038:	b9400000 	ldr	w0, \[x0\]
 +1003c:	0b000020 	add	w0, w1, w0

Disassembly of section .plt:

0000000000010040 <.plt>:
 +10040:	a9bf7bf0 	stp	x16, x30, \[sp,#-16\]!
 +10044:	90000090 	adrp	x16, 20000 <_GLOBAL_OFFSET_TABLE_>
 +10048:	f9401a11 	ldr	x17, \[x16,#48\]
 +1004c:	9100c210 	add	x16, x16, #0x30
 +10050:	d61f0220 	br	x17
 +10054:	d503201f 	nop
 +10058:	d503201f 	nop
 +1005c:	d503201f 	nop
 +10060:	90000090 	adrp	x16, 20000 <_GLOBAL_OFFSET_TABLE_>
 +10064:	f9401e11 	ldr	x17, \[x16,#56\]
 +10068:	9100e210 	add	x16, x16, #0x38
 +1006c:	d61f0220 	br	x17
@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@d6 1
a6 1
 +10004:	91002000 	add	x0, x0, #0x8
d10 1
a10 1
 +10014:	f9400000 	ldr	x0, \[x0\]
d17 1
a17 1
 +10030:	f9400000 	ldr	x0, \[x0\]
d27 2
a28 2
 +10048:	f9401611 	ldr	x17, \[x16,#40\]
 +1004c:	9100a210 	add	x16, x16, #0x28
d34 2
a35 2
 +10064:	f9401a11 	ldr	x17, \[x16,#48\]
 +10068:	9100c210 	add	x16, x16, #0x30
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@

