// COMP 412, Rice University
// ILOC Front End
// 
// yet another test file, prompted by a bug seen in office hours
//
store => r5
store r1 r5
store r1 =>
loadI => r1
loadI 1 r2
loadI 1 =>
add ,r2=>r3
add r2=>r3
add r1 => r3
add r1,=>r2

output 
