#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Oct 14 17:59:34 2018
# Process ID: 2799
# Current directory: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.runs/synth_1
# Command line: vivado -log labkit.vds -mode batch -messageDb vivado.pb -notrace -source labkit.tcl
# Log file: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.runs/synth_1/labkit.vds
# Journal file: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl -notrace
Command: synth_design -top labkit -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2809 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.336 ; gain = 162.137 ; free physical = 1276 ; free virtual = 13421
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labkit' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/new/labkit.v:22]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd:365]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at '/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/SPI_If.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (2#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd:117]
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/new/labkit.v:93]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (3#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/new/labkit.v:93]
INFO: [Synth 8-638] synthesizing module 'vga' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/new/labkit.v:114]
INFO: [Synth 8-256] done synthesizing module 'vga' (4#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/new/labkit.v:114]
WARNING: [Synth 8-3848] Net AN in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/new/labkit.v:41]
INFO: [Synth 8-256] done synthesizing module 'labkit' (5#1) [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/new/labkit.v:22]
WARNING: [Synth 8-3917] design labkit has port JA[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[1] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[0] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[1] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[0] driven by constant 0
WARNING: [Synth 8-3331] design labkit has unconnected port LED[15]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[14]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[13]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[12]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[7]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[6]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[5]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[4]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[3]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[2]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[1]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[0]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[15]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[1]
WARNING: [Synth 8-3331] design labkit has unconnected port BTNU
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
WARNING: [Synth 8-3331] design labkit has unconnected port ACL_INT[1]
WARNING: [Synth 8-3331] design labkit has unconnected port ACL_INT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.781 ; gain = 203.582 ; free physical = 1227 ; free virtual = 13378
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.781 ; gain = 203.582 ; free physical = 1226 ; free virtual = 13378
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/constrs_1/imports/sources/Nexys4DDR_Master_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1464.477 ; gain = 0.000 ; free physical = 968 ; free virtual = 13114
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 964 ; free virtual = 13114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 964 ; free virtual = 13114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 964 ; free virtual = 13114
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Bytes_Sent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 966 ; free virtual = 13111
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module SPI_If 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ADXL362Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module clock_quarter_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 967 ; free virtual = 13111
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'adx/Cmd_Reg_Data_Addr_reg[1:0]' into 'adx/Cmd_Reg_Data_Addr_reg[1:0]' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd:451]
INFO: [Synth 8-4471] merging register 'adx/Cmd_Reg_Data_Addr_reg[1:0]' into 'adx/Cmd_Reg_Data_Addr_reg[1:0]' [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5/accelerometer_lab/accelerometer_lab.srcs/sources_1/imports/sources/ADXL362Ctrl.vhd:451]
INFO: [Synth 8-5544] ROM "adx/Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adx/SPI_Interface/SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adx/SPI_Interface/StN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adx/Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adx/Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adx/StN_Spi_Trans" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design labkit has port JA[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[1] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port JA[0] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[7] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[6] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[5] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[4] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[3] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[2] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[1] driven by constant 0
WARNING: [Synth 8-3917] design labkit has port SEG[0] driven by constant 0
WARNING: [Synth 8-3331] design labkit has unconnected port LED[15]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[14]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[13]
WARNING: [Synth 8-3331] design labkit has unconnected port LED[12]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[7]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[6]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[5]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[4]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[3]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[2]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[1]
WARNING: [Synth 8-3331] design labkit has unconnected port AN[0]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[15]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[14]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[13]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[12]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[11]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[10]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[9]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[8]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[7]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[6]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[5]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[4]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[3]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[2]
WARNING: [Synth 8-3331] design labkit has unconnected port SW[1]
WARNING: [Synth 8-3331] design labkit has unconnected port BTNU
WARNING: [Synth 8-3331] design labkit has unconnected port BTND
WARNING: [Synth 8-3331] design labkit has unconnected port ACL_INT[1]
WARNING: [Synth 8-3331] design labkit has unconnected port ACL_INT[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 962 ; free virtual = 13112
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 962 ; free virtual = 13112

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'adx/Cmd_Reg_reg[0][0]' (FDRE) to 'adx/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'adx/Cmd_Reg_reg[0][3]' (FDRE) to 'adx/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adx/Cmd_Reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adx/Cmd_Reg_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'adx/StC_Adxl_Ctrl_reg[5]' (FDRE) to 'adx/StC_Adxl_Ctrl_reg[7]'
INFO: [Synth 8-3886] merging instance 'adx/StC_Spi_Trans_reg[3]' (FDRE) to 'adx/StC_Spi_Trans_reg[2]'
INFO: [Synth 8-3886] merging instance 'adx/StC_Spi_Trans_reg[8]' (FDRE) to 'adx/StC_Spi_Trans_reg[9]'
INFO: [Synth 8-3886] merging instance 'adx/StC_Spi_Trans_reg[7]' (FDRE) to 'adx/StC_Spi_Trans_reg[9]'
INFO: [Synth 8-3886] merging instance 'adx/StC_Spi_Trans_reg[6]' (FDRE) to 'adx/StC_Spi_Trans_reg[9]'
INFO: [Synth 8-3886] merging instance 'adx/StC_Spi_Trans_reg[0]' (FDRE) to 'adx/StC_Spi_Trans_reg[5]'
INFO: [Synth 8-3886] merging instance 'adx/SPI_Interface/StC_reg[5]' (FDSE) to 'adx/SPI_Interface/StC_reg[7]'
INFO: [Synth 8-3886] merging instance 'adx/SPI_Interface/StC_reg[6]' (FDRE) to 'adx/SPI_Interface/StC_reg[4]'
WARNING: [Synth 8-3332] Sequential element (adx/StC_Adxl_Ctrl_reg[5]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/StC_Spi_Trans_reg[8]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/StC_Spi_Trans_reg[7]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/StC_Spi_Trans_reg[6]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/StC_Spi_Trans_reg[3]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/StC_Spi_Trans_reg[0]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/SPI_Interface/StC_reg[6]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/SPI_Interface/StC_reg[5]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/Cmd_Reg_reg[0][5]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/Cmd_Reg_reg[0][3]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/Cmd_Reg_reg[0][0]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/Cmd_Reg_reg[1][7]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/Cmd_Reg_reg[2][7]) is unused and will be removed from module labkit.
WARNING: [Synth 8-3332] Sequential element (adx/D_Send_reg[7]) is unused and will be removed from module labkit.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 958 ; free virtual = 13107
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 958 ; free virtual = 13107

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 956 ; free virtual = 13101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 955 ; free virtual = 13101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 952 ; free virtual = 13101
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 952 ; free virtual = 13101

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 952 ; free virtual = 13101
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 955 ; free virtual = 13099
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 955 ; free virtual = 13099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 955 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 955 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 955 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 955 ; free virtual = 13100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|labkit      | adx/Data_Reg_reg[6][7] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|labkit      | adx/Data_Reg_reg[6][6] | 7      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    24|
|4     |LUT2   |    62|
|5     |LUT3   |    28|
|6     |LUT4   |    34|
|7     |LUT5   |    37|
|8     |LUT6   |    90|
|9     |SRL16E |     8|
|10    |FDRE   |   192|
|11    |FDSE   |     7|
|12    |IBUF   |     6|
|13    |OBUF   |    51|
|14    |OBUFT  |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------------+------+
|      |Instance          |Module                |Cells |
+------+------------------+----------------------+------+
|1     |top               |                      |   560|
|2     |  adx             |ADXL362Ctrl           |   426|
|3     |    SPI_Interface |SPI_If                |    89|
|4     |  clockgen        |clock_quarter_divider |     4|
|5     |  vga1            |vga                   |    60|
+------+------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 955 ; free virtual = 13100
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1464.477 ; gain = 114.441 ; free physical = 951 ; free virtual = 13100
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1464.477 ; gain = 569.277 ; free physical = 951 ; free virtual = 13100
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1464.477 ; gain = 492.719 ; free physical = 955 ; free virtual = 13103
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1496.496 ; gain = 0.000 ; free physical = 953 ; free virtual = 13102
INFO: [Common 17-206] Exiting Vivado at Sun Oct 14 18:00:00 2018...
