<profile>

<section name = "Vitis HLS Report for 'PE25'" level="0">
<item name = "Date">Mon Mar  8 16:16:31 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">systolic_array</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.676 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 50.000 ns, 50.000 ns, 5, 5, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- K_LOOP">3, 3, 2, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 27, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 97, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_6_fu_83_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln14_fu_89_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_nxt726_blk_n">9, 2, 1, 2</column>
<column name="A_pre28_blk_n">9, 2, 1, 2</column>
<column name="B_nxt10_blk_n">9, 2, 1, 2</column>
<column name="B_pre4_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="k_reg_72">9, 2, 2, 4</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln14_reg_100">1, 0, 1, 0</column>
<column name="k_reg_72">2, 0, 2, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE25, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE25, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE25, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, PE25, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE25, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE25, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE25, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE25, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, PE25, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, PE25, return value</column>
<column name="A_pre28_dout">in, 32, ap_fifo, A_pre28, pointer</column>
<column name="A_pre28_empty_n">in, 1, ap_fifo, A_pre28, pointer</column>
<column name="A_pre28_read">out, 1, ap_fifo, A_pre28, pointer</column>
<column name="B_pre4_dout">in, 32, ap_fifo, B_pre4, pointer</column>
<column name="B_pre4_empty_n">in, 1, ap_fifo, B_pre4, pointer</column>
<column name="B_pre4_read">out, 1, ap_fifo, B_pre4, pointer</column>
<column name="A_nxt726_din">out, 32, ap_fifo, A_nxt726, pointer</column>
<column name="A_nxt726_full_n">in, 1, ap_fifo, A_nxt726, pointer</column>
<column name="A_nxt726_write">out, 1, ap_fifo, A_nxt726, pointer</column>
<column name="B_nxt10_din">out, 32, ap_fifo, B_nxt10, pointer</column>
<column name="B_nxt10_full_n">in, 1, ap_fifo, B_nxt10, pointer</column>
<column name="B_nxt10_write">out, 1, ap_fifo, B_nxt10, pointer</column>
</table>
</item>
</section>
</profile>
