#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x935d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x935f00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9272d0 .functor NOT 1, L_0x9922a0, C4<0>, C4<0>, C4<0>;
L_0x992080 .functor XOR 2, L_0x991f20, L_0x991fe0, C4<00>, C4<00>;
L_0x992190 .functor XOR 2, L_0x992080, L_0x9920f0, C4<00>, C4<00>;
v0x989ed0_0 .net *"_ivl_10", 1 0, L_0x9920f0;  1 drivers
v0x989fd0_0 .net *"_ivl_12", 1 0, L_0x992190;  1 drivers
v0x98a0b0_0 .net *"_ivl_2", 1 0, L_0x98d1f0;  1 drivers
v0x98a170_0 .net *"_ivl_4", 1 0, L_0x991f20;  1 drivers
v0x98a250_0 .net *"_ivl_6", 1 0, L_0x991fe0;  1 drivers
v0x98a380_0 .net *"_ivl_8", 1 0, L_0x992080;  1 drivers
v0x98a460_0 .net "a", 0 0, v0x984c70_0;  1 drivers
v0x98a500_0 .net "b", 0 0, v0x984d10_0;  1 drivers
v0x98a5a0_0 .net "c", 0 0, v0x984db0_0;  1 drivers
v0x98a640_0 .var "clk", 0 0;
v0x98a6e0_0 .net "d", 0 0, v0x984ef0_0;  1 drivers
v0x98a780_0 .net "out_pos_dut", 0 0, L_0x991da0;  1 drivers
v0x98a820_0 .net "out_pos_ref", 0 0, L_0x98bd50;  1 drivers
v0x98a8c0_0 .net "out_sop_dut", 0 0, L_0x98f0d0;  1 drivers
v0x98a960_0 .net "out_sop_ref", 0 0, L_0x95f420;  1 drivers
v0x98aa00_0 .var/2u "stats1", 223 0;
v0x98aaa0_0 .var/2u "strobe", 0 0;
v0x98ab40_0 .net "tb_match", 0 0, L_0x9922a0;  1 drivers
v0x98ac10_0 .net "tb_mismatch", 0 0, L_0x9272d0;  1 drivers
v0x98acb0_0 .net "wavedrom_enable", 0 0, v0x9851c0_0;  1 drivers
v0x98ad80_0 .net "wavedrom_title", 511 0, v0x985260_0;  1 drivers
L_0x98d1f0 .concat [ 1 1 0 0], L_0x98bd50, L_0x95f420;
L_0x991f20 .concat [ 1 1 0 0], L_0x98bd50, L_0x95f420;
L_0x991fe0 .concat [ 1 1 0 0], L_0x991da0, L_0x98f0d0;
L_0x9920f0 .concat [ 1 1 0 0], L_0x98bd50, L_0x95f420;
L_0x9922a0 .cmp/eeq 2, L_0x98d1f0, L_0x992190;
S_0x936090 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x935f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9276b0 .functor AND 1, v0x984db0_0, v0x984ef0_0, C4<1>, C4<1>;
L_0x927a90 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x927e70 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x9280f0 .functor AND 1, L_0x927a90, L_0x927e70, C4<1>, C4<1>;
L_0x940900 .functor AND 1, L_0x9280f0, v0x984db0_0, C4<1>, C4<1>;
L_0x95f420 .functor OR 1, L_0x9276b0, L_0x940900, C4<0>, C4<0>;
L_0x98b1d0 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x98b240 .functor OR 1, L_0x98b1d0, v0x984ef0_0, C4<0>, C4<0>;
L_0x98b350 .functor AND 1, v0x984db0_0, L_0x98b240, C4<1>, C4<1>;
L_0x98b410 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x98b4e0 .functor OR 1, L_0x98b410, v0x984d10_0, C4<0>, C4<0>;
L_0x98b550 .functor AND 1, L_0x98b350, L_0x98b4e0, C4<1>, C4<1>;
L_0x98b6d0 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x98b740 .functor OR 1, L_0x98b6d0, v0x984ef0_0, C4<0>, C4<0>;
L_0x98b660 .functor AND 1, v0x984db0_0, L_0x98b740, C4<1>, C4<1>;
L_0x98b8d0 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x98b9d0 .functor OR 1, L_0x98b8d0, v0x984ef0_0, C4<0>, C4<0>;
L_0x98ba90 .functor AND 1, L_0x98b660, L_0x98b9d0, C4<1>, C4<1>;
L_0x98bc40 .functor XNOR 1, L_0x98b550, L_0x98ba90, C4<0>, C4<0>;
v0x926c00_0 .net *"_ivl_0", 0 0, L_0x9276b0;  1 drivers
v0x927000_0 .net *"_ivl_12", 0 0, L_0x98b1d0;  1 drivers
v0x9273e0_0 .net *"_ivl_14", 0 0, L_0x98b240;  1 drivers
v0x9277c0_0 .net *"_ivl_16", 0 0, L_0x98b350;  1 drivers
v0x927ba0_0 .net *"_ivl_18", 0 0, L_0x98b410;  1 drivers
v0x927f80_0 .net *"_ivl_2", 0 0, L_0x927a90;  1 drivers
v0x928200_0 .net *"_ivl_20", 0 0, L_0x98b4e0;  1 drivers
v0x9831e0_0 .net *"_ivl_24", 0 0, L_0x98b6d0;  1 drivers
v0x9832c0_0 .net *"_ivl_26", 0 0, L_0x98b740;  1 drivers
v0x9833a0_0 .net *"_ivl_28", 0 0, L_0x98b660;  1 drivers
v0x983480_0 .net *"_ivl_30", 0 0, L_0x98b8d0;  1 drivers
v0x983560_0 .net *"_ivl_32", 0 0, L_0x98b9d0;  1 drivers
v0x983640_0 .net *"_ivl_36", 0 0, L_0x98bc40;  1 drivers
L_0x7f6141bc7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x983700_0 .net *"_ivl_38", 0 0, L_0x7f6141bc7018;  1 drivers
v0x9837e0_0 .net *"_ivl_4", 0 0, L_0x927e70;  1 drivers
v0x9838c0_0 .net *"_ivl_6", 0 0, L_0x9280f0;  1 drivers
v0x9839a0_0 .net *"_ivl_8", 0 0, L_0x940900;  1 drivers
v0x983a80_0 .net "a", 0 0, v0x984c70_0;  alias, 1 drivers
v0x983b40_0 .net "b", 0 0, v0x984d10_0;  alias, 1 drivers
v0x983c00_0 .net "c", 0 0, v0x984db0_0;  alias, 1 drivers
v0x983cc0_0 .net "d", 0 0, v0x984ef0_0;  alias, 1 drivers
v0x983d80_0 .net "out_pos", 0 0, L_0x98bd50;  alias, 1 drivers
v0x983e40_0 .net "out_sop", 0 0, L_0x95f420;  alias, 1 drivers
v0x983f00_0 .net "pos0", 0 0, L_0x98b550;  1 drivers
v0x983fc0_0 .net "pos1", 0 0, L_0x98ba90;  1 drivers
L_0x98bd50 .functor MUXZ 1, L_0x7f6141bc7018, L_0x98b550, L_0x98bc40, C4<>;
S_0x984140 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x935f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x984c70_0 .var "a", 0 0;
v0x984d10_0 .var "b", 0 0;
v0x984db0_0 .var "c", 0 0;
v0x984e50_0 .net "clk", 0 0, v0x98a640_0;  1 drivers
v0x984ef0_0 .var "d", 0 0;
v0x984fe0_0 .var/2u "fail", 0 0;
v0x985080_0 .var/2u "fail1", 0 0;
v0x985120_0 .net "tb_match", 0 0, L_0x9922a0;  alias, 1 drivers
v0x9851c0_0 .var "wavedrom_enable", 0 0;
v0x985260_0 .var "wavedrom_title", 511 0;
E_0x9346e0/0 .event negedge, v0x984e50_0;
E_0x9346e0/1 .event posedge, v0x984e50_0;
E_0x9346e0 .event/or E_0x9346e0/0, E_0x9346e0/1;
S_0x984470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x984140;
 .timescale -12 -12;
v0x9846b0_0 .var/2s "i", 31 0;
E_0x934580 .event posedge, v0x984e50_0;
S_0x9847b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x984140;
 .timescale -12 -12;
v0x9849b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x984a90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x984140;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x985440 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x935f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x98bf00 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x98c0a0 .functor AND 1, v0x984c70_0, L_0x98bf00, C4<1>, C4<1>;
L_0x98c180 .functor NOT 1, v0x984db0_0, C4<0>, C4<0>, C4<0>;
L_0x98c300 .functor AND 1, L_0x98c0a0, L_0x98c180, C4<1>, C4<1>;
L_0x98c440 .functor NOT 1, v0x984ef0_0, C4<0>, C4<0>, C4<0>;
L_0x98c5c0 .functor AND 1, L_0x98c300, L_0x98c440, C4<1>, C4<1>;
L_0x98c710 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x98c890 .functor AND 1, L_0x98c710, v0x984d10_0, C4<1>, C4<1>;
L_0x98c9a0 .functor NOT 1, v0x984db0_0, C4<0>, C4<0>, C4<0>;
L_0x98ca10 .functor AND 1, L_0x98c890, L_0x98c9a0, C4<1>, C4<1>;
L_0x98cb80 .functor NOT 1, v0x984ef0_0, C4<0>, C4<0>, C4<0>;
L_0x98cbf0 .functor AND 1, L_0x98ca10, L_0x98cb80, C4<1>, C4<1>;
L_0x98cd20 .functor OR 1, L_0x98c5c0, L_0x98cbf0, C4<0>, C4<0>;
L_0x98ce30 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x98ccb0 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x98cf20 .functor AND 1, L_0x98ce30, L_0x98ccb0, C4<1>, C4<1>;
L_0x98d0c0 .functor AND 1, L_0x98cf20, v0x984db0_0, C4<1>, C4<1>;
L_0x98d180 .functor NOT 1, v0x984ef0_0, C4<0>, C4<0>, C4<0>;
L_0x98d290 .functor AND 1, L_0x98d0c0, L_0x98d180, C4<1>, C4<1>;
L_0x98d3a0 .functor OR 1, L_0x98cd20, L_0x98d290, C4<0>, C4<0>;
L_0x98d560 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x98d5d0 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x98d700 .functor AND 1, L_0x98d560, L_0x98d5d0, C4<1>, C4<1>;
L_0x98d810 .functor NOT 1, v0x984db0_0, C4<0>, C4<0>, C4<0>;
L_0x98d950 .functor AND 1, L_0x98d700, L_0x98d810, C4<1>, C4<1>;
L_0x98da60 .functor AND 1, L_0x98d950, v0x984ef0_0, C4<1>, C4<1>;
L_0x98dc00 .functor OR 1, L_0x98d3a0, L_0x98da60, C4<0>, C4<0>;
L_0x98dd10 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x98de70 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x98dee0 .functor AND 1, L_0x98dd10, L_0x98de70, C4<1>, C4<1>;
L_0x98e0f0 .functor NOT 1, v0x984db0_0, C4<0>, C4<0>, C4<0>;
L_0x98e160 .functor AND 1, L_0x98dee0, L_0x98e0f0, C4<1>, C4<1>;
L_0x98e380 .functor NOT 1, v0x984ef0_0, C4<0>, C4<0>, C4<0>;
L_0x98e3f0 .functor AND 1, L_0x98e160, L_0x98e380, C4<1>, C4<1>;
L_0x98e620 .functor OR 1, L_0x98dc00, L_0x98e3f0, C4<0>, C4<0>;
L_0x98e730 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x98e8d0 .functor AND 1, L_0x98e730, v0x984d10_0, C4<1>, C4<1>;
L_0x98e990 .functor AND 1, L_0x98e8d0, v0x984db0_0, C4<1>, C4<1>;
L_0x98e7a0 .functor AND 1, L_0x98e990, v0x984ef0_0, C4<1>, C4<1>;
L_0x98e860 .functor OR 1, L_0x98e620, L_0x98e7a0, C4<0>, C4<0>;
L_0x98ed80 .functor AND 1, v0x984c70_0, v0x984d10_0, C4<1>, C4<1>;
L_0x98edf0 .functor AND 1, L_0x98ed80, v0x984db0_0, C4<1>, C4<1>;
L_0x98f010 .functor AND 1, L_0x98edf0, v0x984ef0_0, C4<1>, C4<1>;
L_0x98f0d0 .functor OR 1, L_0x98e860, L_0x98f010, C4<0>, C4<0>;
L_0x98f3a0 .functor NOT 1, v0x984c70_0, C4<0>, C4<0>, C4<0>;
L_0x98f410 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x98f600 .functor OR 1, L_0x98f3a0, L_0x98f410, C4<0>, C4<0>;
L_0x98f710 .functor OR 1, L_0x98f600, v0x984db0_0, C4<0>, C4<0>;
L_0x98f960 .functor OR 1, L_0x98f710, v0x984ef0_0, C4<0>, C4<0>;
L_0x98fa20 .functor NOT 1, v0x984d10_0, C4<0>, C4<0>, C4<0>;
L_0x98fc30 .functor OR 1, v0x984c70_0, L_0x98fa20, C4<0>, C4<0>;
L_0x98fcf0 .functor NOT 1, v0x984db0_0, C4<0>, C4<0>, C4<0>;
L_0x990120 .functor OR 1, L_0x98fc30, L_0x98fcf0, C4<0>, C4<0>;
L_0x990230 .functor NOT 1, v0x984ef0_0, C4<0>, C4<0>, C4<0>;
L_0x990670 .functor OR 1, L_0x990120, L_0x990230, C4<0>, C4<0>;
L_0x990780 .functor AND 1, L_0x98f960, L_0x990670, C4<1>, C4<1>;
L_0x990a60 .functor OR 1, v0x984c70_0, v0x984d10_0, C4<0>, C4<0>;
L_0x990ce0 .functor NOT 1, v0x984db0_0, C4<0>, C4<0>, C4<0>;
L_0x990f30 .functor OR 1, L_0x990a60, L_0x990ce0, C4<0>, C4<0>;
L_0x991040 .functor NOT 1, v0x984ef0_0, C4<0>, C4<0>, C4<0>;
L_0x9912a0 .functor OR 1, L_0x990f30, L_0x991040, C4<0>, C4<0>;
L_0x9913b0 .functor AND 1, L_0x990780, L_0x9912a0, C4<1>, C4<1>;
L_0x9916c0 .functor OR 1, v0x984c70_0, v0x984d10_0, C4<0>, C4<0>;
L_0x991730 .functor OR 1, L_0x9916c0, v0x984db0_0, C4<0>, C4<0>;
L_0x991a00 .functor NOT 1, v0x984ef0_0, C4<0>, C4<0>, C4<0>;
L_0x991a70 .functor OR 1, L_0x991730, L_0x991a00, C4<0>, C4<0>;
L_0x991da0 .functor AND 1, L_0x9913b0, L_0x991a70, C4<1>, C4<1>;
v0x985600_0 .net *"_ivl_0", 0 0, L_0x98bf00;  1 drivers
v0x9856e0_0 .net *"_ivl_10", 0 0, L_0x98c5c0;  1 drivers
v0x9857c0_0 .net *"_ivl_100", 0 0, L_0x98fc30;  1 drivers
v0x9858b0_0 .net *"_ivl_102", 0 0, L_0x98fcf0;  1 drivers
v0x985990_0 .net *"_ivl_104", 0 0, L_0x990120;  1 drivers
v0x985ac0_0 .net *"_ivl_106", 0 0, L_0x990230;  1 drivers
v0x985ba0_0 .net *"_ivl_108", 0 0, L_0x990670;  1 drivers
v0x985c80_0 .net *"_ivl_110", 0 0, L_0x990780;  1 drivers
v0x985d60_0 .net *"_ivl_112", 0 0, L_0x990a60;  1 drivers
v0x985ed0_0 .net *"_ivl_114", 0 0, L_0x990ce0;  1 drivers
v0x985fb0_0 .net *"_ivl_116", 0 0, L_0x990f30;  1 drivers
v0x986090_0 .net *"_ivl_118", 0 0, L_0x991040;  1 drivers
v0x986170_0 .net *"_ivl_12", 0 0, L_0x98c710;  1 drivers
v0x986250_0 .net *"_ivl_120", 0 0, L_0x9912a0;  1 drivers
v0x986330_0 .net *"_ivl_122", 0 0, L_0x9913b0;  1 drivers
v0x986410_0 .net *"_ivl_124", 0 0, L_0x9916c0;  1 drivers
v0x9864f0_0 .net *"_ivl_126", 0 0, L_0x991730;  1 drivers
v0x9866e0_0 .net *"_ivl_128", 0 0, L_0x991a00;  1 drivers
v0x9867c0_0 .net *"_ivl_130", 0 0, L_0x991a70;  1 drivers
v0x9868a0_0 .net *"_ivl_14", 0 0, L_0x98c890;  1 drivers
v0x986980_0 .net *"_ivl_16", 0 0, L_0x98c9a0;  1 drivers
v0x986a60_0 .net *"_ivl_18", 0 0, L_0x98ca10;  1 drivers
v0x986b40_0 .net *"_ivl_2", 0 0, L_0x98c0a0;  1 drivers
v0x986c20_0 .net *"_ivl_20", 0 0, L_0x98cb80;  1 drivers
v0x986d00_0 .net *"_ivl_22", 0 0, L_0x98cbf0;  1 drivers
v0x986de0_0 .net *"_ivl_24", 0 0, L_0x98cd20;  1 drivers
v0x986ec0_0 .net *"_ivl_26", 0 0, L_0x98ce30;  1 drivers
v0x986fa0_0 .net *"_ivl_28", 0 0, L_0x98ccb0;  1 drivers
v0x987080_0 .net *"_ivl_30", 0 0, L_0x98cf20;  1 drivers
v0x987160_0 .net *"_ivl_32", 0 0, L_0x98d0c0;  1 drivers
v0x987240_0 .net *"_ivl_34", 0 0, L_0x98d180;  1 drivers
v0x987320_0 .net *"_ivl_36", 0 0, L_0x98d290;  1 drivers
v0x987400_0 .net *"_ivl_38", 0 0, L_0x98d3a0;  1 drivers
v0x9876f0_0 .net *"_ivl_4", 0 0, L_0x98c180;  1 drivers
v0x9877d0_0 .net *"_ivl_40", 0 0, L_0x98d560;  1 drivers
v0x9878b0_0 .net *"_ivl_42", 0 0, L_0x98d5d0;  1 drivers
v0x987990_0 .net *"_ivl_44", 0 0, L_0x98d700;  1 drivers
v0x987a70_0 .net *"_ivl_46", 0 0, L_0x98d810;  1 drivers
v0x987b50_0 .net *"_ivl_48", 0 0, L_0x98d950;  1 drivers
v0x987c30_0 .net *"_ivl_50", 0 0, L_0x98da60;  1 drivers
v0x987d10_0 .net *"_ivl_52", 0 0, L_0x98dc00;  1 drivers
v0x987df0_0 .net *"_ivl_54", 0 0, L_0x98dd10;  1 drivers
v0x987ed0_0 .net *"_ivl_56", 0 0, L_0x98de70;  1 drivers
v0x987fb0_0 .net *"_ivl_58", 0 0, L_0x98dee0;  1 drivers
v0x988090_0 .net *"_ivl_6", 0 0, L_0x98c300;  1 drivers
v0x988170_0 .net *"_ivl_60", 0 0, L_0x98e0f0;  1 drivers
v0x988250_0 .net *"_ivl_62", 0 0, L_0x98e160;  1 drivers
v0x988330_0 .net *"_ivl_64", 0 0, L_0x98e380;  1 drivers
v0x988410_0 .net *"_ivl_66", 0 0, L_0x98e3f0;  1 drivers
v0x9884f0_0 .net *"_ivl_68", 0 0, L_0x98e620;  1 drivers
v0x9885d0_0 .net *"_ivl_70", 0 0, L_0x98e730;  1 drivers
v0x9886b0_0 .net *"_ivl_72", 0 0, L_0x98e8d0;  1 drivers
v0x988790_0 .net *"_ivl_74", 0 0, L_0x98e990;  1 drivers
v0x988870_0 .net *"_ivl_76", 0 0, L_0x98e7a0;  1 drivers
v0x988950_0 .net *"_ivl_78", 0 0, L_0x98e860;  1 drivers
v0x988a30_0 .net *"_ivl_8", 0 0, L_0x98c440;  1 drivers
v0x988b10_0 .net *"_ivl_80", 0 0, L_0x98ed80;  1 drivers
v0x988bf0_0 .net *"_ivl_82", 0 0, L_0x98edf0;  1 drivers
v0x988cd0_0 .net *"_ivl_84", 0 0, L_0x98f010;  1 drivers
v0x988db0_0 .net *"_ivl_88", 0 0, L_0x98f3a0;  1 drivers
v0x988e90_0 .net *"_ivl_90", 0 0, L_0x98f410;  1 drivers
v0x988f70_0 .net *"_ivl_92", 0 0, L_0x98f600;  1 drivers
v0x989050_0 .net *"_ivl_94", 0 0, L_0x98f710;  1 drivers
v0x989130_0 .net *"_ivl_96", 0 0, L_0x98f960;  1 drivers
v0x989210_0 .net *"_ivl_98", 0 0, L_0x98fa20;  1 drivers
v0x989700_0 .net "a", 0 0, v0x984c70_0;  alias, 1 drivers
v0x9897a0_0 .net "b", 0 0, v0x984d10_0;  alias, 1 drivers
v0x989890_0 .net "c", 0 0, v0x984db0_0;  alias, 1 drivers
v0x989980_0 .net "d", 0 0, v0x984ef0_0;  alias, 1 drivers
v0x989a70_0 .net "out_pos", 0 0, L_0x991da0;  alias, 1 drivers
v0x989b30_0 .net "out_sop", 0 0, L_0x98f0d0;  alias, 1 drivers
S_0x989cb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x935f00;
 .timescale -12 -12;
E_0x91c9f0 .event anyedge, v0x98aaa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x98aaa0_0;
    %nor/r;
    %assign/vec4 v0x98aaa0_0, 0;
    %wait E_0x91c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x984140;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x984fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x985080_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x984140;
T_4 ;
    %wait E_0x9346e0;
    %load/vec4 v0x985120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x984fe0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x984140;
T_5 ;
    %wait E_0x934580;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %wait E_0x934580;
    %load/vec4 v0x984fe0_0;
    %store/vec4 v0x985080_0, 0, 1;
    %fork t_1, S_0x984470;
    %jmp t_0;
    .scope S_0x984470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9846b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9846b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x934580;
    %load/vec4 v0x9846b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9846b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9846b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x984140;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9346e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x984ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x984d10_0, 0;
    %assign/vec4 v0x984c70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x984fe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x985080_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x935f00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98aaa0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x935f00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x98a640_0;
    %inv;
    %store/vec4 v0x98a640_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x935f00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x984e50_0, v0x98ac10_0, v0x98a460_0, v0x98a500_0, v0x98a5a0_0, v0x98a6e0_0, v0x98a960_0, v0x98a8c0_0, v0x98a820_0, v0x98a780_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x935f00;
T_9 ;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x935f00;
T_10 ;
    %wait E_0x9346e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x98aa00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa00_0, 4, 32;
    %load/vec4 v0x98ab40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x98aa00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x98a960_0;
    %load/vec4 v0x98a960_0;
    %load/vec4 v0x98a8c0_0;
    %xor;
    %load/vec4 v0x98a960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x98a820_0;
    %load/vec4 v0x98a820_0;
    %load/vec4 v0x98a780_0;
    %xor;
    %load/vec4 v0x98a820_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x98aa00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98aa00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response39/top_module.sv";
