Project Information               k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/29/13 21:01:06

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


MUX8X8


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

mux8x8    EPF10K10TC144-3  67     0      8    0         0  %    72       12 %

User Pins:                 67     0      8  



Device-Specific Information:      k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt
mux8x8

***** Logic for device 'mux8x8' compiled without errors.




Device: EPF10K10TC144-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF

                                                                                         
                                                                                         
                R R R R R   R R R R   R R R R   R                                        
                E E E E E   E E E E   E E E E   E                                        
                S S S S S   S S S S   S S S S   S G       V                              
                E E E E E G E E E E V E E E E G E N       C               V              
                R R R R R N R R R R C R R R R N R D A   A C               C              
                V V V V V D V V V V C V V V V D V I D D D I D   D D D D D C D D D D D D  
                E E E E E I E E E E I E E E E I E N R 5 R N 2 Q 2 0 3 3 2 I 1 6 0 0 3 1  
                D D D D D O D D D D O D D D D O D T 0 5 1 T 6 6 5 0 4 5 0 O 6 3 1 7 7 1  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      #TCK |  1                                                                         108 | ^DATA0 
^CONF_DONE |  2                                                                         107 | ^DCLK 
     ^nCEO |  3                                                                         106 | ^nCE 
      #TDO |  4                                                                         105 | #TDI 
     VCCIO |  5                                                                         104 | GNDIO 
    VCCINT |  6                                                                         103 | GNDINT 
       D52 |  7                                                                         102 | Q4 
       D42 |  8                                                                         101 | D02 
       D72 |  9                                                                         100 | D33 
       D62 | 10                                                                          99 | D32 
       D13 | 11                                                                          98 | D23 
       D12 | 12                                                                          97 | Q2 
       D03 | 13                                                                          96 | D22 
        Q5 | 14                                                                          95 | Q3 
     GNDIO | 15                                                                          94 | VCCIO 
    GNDINT | 16                                                                          93 | VCCINT 
       D50 | 17                                                                          92 | D10 
       D45 | 18                                                                          91 | D65 
       D44 | 19                             EPF10K10TC144-3                              90 | D64 
       D60 | 20                                                                          89 | D40 
       D75 | 21                                                                          88 | D15 
       D74 | 22                                                                          87 | D14 
       D70 | 23                                                                          86 | D05 
     VCCIO | 24                                                                          85 | GNDIO 
    VCCINT | 25                                                                          84 | GNDINT 
       D53 | 26                                                                          83 | D66 
       D51 | 27                                                                          82 | D77 
       D47 | 28                                                                          81 | D76 
       D46 | 29                                                                          80 | D73 
       D43 | 30                                                                          79 | D71 
       D41 | 31                                                                          78 | D67 
       D57 | 32                                                                          77 | ^MSEL0 
       D61 | 33                                                                          76 | ^MSEL1 
      #TMS | 34                                                                          75 | VCCINT 
  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
  RESERVED | 36                                                                          73 | D06 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                R R R G Q R R R V Q R R R G R V V A D D G G R R V D D Q D G D D D D V D  
                E E E N 7 E E E C 0 E E E N E C C D 5 5 N N E E C 2 2 1 2 N 3 3 0 3 C 1  
                S S S D   S S S C   S S S D S C C R 4 6 D D S S C 4 7   1 D 0 1 4 6 C 7  
                E E E I   E E E I   E E E I E I I 2     I I E E I         I         I    
                R R R O   R R R O   R R R O R N N       N N R R O         O         O    
                V V V     V V V     V V V   V T T       T T V V                          
                E E E     E E E     E E E   E               E E                          
                D D D     D D D     D D D   D               D D                          
                                                                                         
                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:      k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt
mux8x8

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    0/2    0/2       8/22( 36%)   
A2       3/ 8( 37%)   3/ 8( 37%)   3/ 8( 37%)    0/2    0/2       3/22( 13%)   
A3       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
A4       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
B5       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
B6       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      16/22( 72%)   
B7       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
C8       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      16/22( 72%)   
C9       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
C10      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2      16/22( 72%)   
C11      4/ 8( 50%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       9/22( 40%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            69/96     ( 71%)
Total logic cells used:                         72/576    ( 12%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.00/4    ( 75%)
Total fan-in:                                 216/2304    (  9%)

Total input pins required:                      67
Total input I/O cell registers required:         0
Total output pins required:                      0
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               8
Total reserved pins required                     0
Total logic cells required:                     72
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      8   3   8   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     20/0  
 B:      0   0   0   0   8   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     24/0  
 C:      0   0   0   0   0   0   0   8   8   8   4   0   0   0   0   0   0   0   0   0   0   0   0   0   0     28/0  

Total:   8   3   8   1   8   8   8   8   8   8   4   0   0   0   0   0   0   0   0   0   0   0   0   0   0     72/0  



Device-Specific Information:      k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt
mux8x8

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 126      -     -    -    --      INPUT                0    0    0    8  ADR0
 124      -     -    -    --      INPUT                0    0    0    8  ADR1
  54      -     -    -    --      INPUT                0    0    0    8  ADR2
 119      -     -    -    08      INPUT                0    0    0    1  D00
 112      -     -    -    03      INPUT                0    0    0    1  D01
 101      -     -    A    --      INPUT                0    0    0    1  D02
  13      -     -    A    --      INPUT                0    0    0    1  D03
  69      -     -    -    06      INPUT                0    0    0    1  D04
  86      -     -    B    --      INPUT                0    0    0    1  D05
  73      -     -    -    02      INPUT                0    0    0    1  D06
 111      -     -    -    02      INPUT                0    0    0    1  D07
  92      -     -    B    --      INPUT                0    0    0    1  D10
 109      -     -    -    01      INPUT                0    0    0    1  D11
  12      -     -    A    --      INPUT                0    0    0    1  D12
  11      -     -    A    --      INPUT                0    0    0    1  D13
  87      -     -    B    --      INPUT                0    0    0    1  D14
  88      -     -    B    --      INPUT                0    0    0    1  D15
 114      -     -    -    04      INPUT                0    0    0    1  D16
  72      -     -    -    04      INPUT                0    0    0    1  D17
 116      -     -    -    05      INPUT                0    0    0    1  D20
  65      -     -    -    09      INPUT                0    0    0    1  D21
  96      -     -    A    --      INPUT                0    0    0    1  D22
  98      -     -    A    --      INPUT                0    0    0    1  D23
  62      -     -    -    11      INPUT                0    0    0    1  D24
 120      -     -    -    09      INPUT                0    0    0    1  D25
 122      -     -    -    12      INPUT                0    0    0    1  D26
  63      -     -    -    11      INPUT                0    0    0    1  D27
  67      -     -    -    08      INPUT                0    0    0    1  D30
  68      -     -    -    07      INPUT                0    0    0    1  D31
  99      -     -    A    --      INPUT                0    0    0    1  D32
 100      -     -    A    --      INPUT                0    0    0    1  D33
 118      -     -    -    07      INPUT                0    0    0    1  D34
 117      -     -    -    06      INPUT                0    0    0    1  D35
  70      -     -    -    05      INPUT                0    0    0    1  D36
 110      -     -    -    01      INPUT                0    0    0    1  D37
  89      -     -    B    --      INPUT                0    0    0    1  D40
  31      -     -    C    --      INPUT                0    0    0    1  D41
   8      -     -    A    --      INPUT                0    0    0    1  D42
  30      -     -    C    --      INPUT                0    0    0    1  D43
  19      -     -    B    --      INPUT                0    0    0    1  D44
  18      -     -    B    --      INPUT                0    0    0    1  D45
  29      -     -    C    --      INPUT                0    0    0    1  D46
  28      -     -    C    --      INPUT                0    0    0    1  D47
  17      -     -    B    --      INPUT                0    0    0    1  D50
  27      -     -    C    --      INPUT                0    0    0    1  D51
   7      -     -    A    --      INPUT                0    0    0    1  D52
  26      -     -    C    --      INPUT                0    0    0    1  D53
  55      -     -    -    --      INPUT                0    0    0    1  D54
 125      -     -    -    --      INPUT                0    0    0    1  D55
  56      -     -    -    --      INPUT                0    0    0    1  D56
  32      -     -    C    --      INPUT                0    0    0    1  D57
  20      -     -    B    --      INPUT                0    0    0    1  D60
  33      -     -    C    --      INPUT                0    0    0    1  D61
  10      -     -    A    --      INPUT                0    0    0    1  D62
 113      -     -    -    03      INPUT                0    0    0    1  D63
  90      -     -    B    --      INPUT                0    0    0    1  D64
  91      -     -    B    --      INPUT                0    0    0    1  D65
  83      -     -    C    --      INPUT                0    0    0    1  D66
  78      -     -    C    --      INPUT                0    0    0    1  D67
  23      -     -    B    --      INPUT                0    0    0    1  D70
  79      -     -    C    --      INPUT                0    0    0    1  D71
   9      -     -    A    --      INPUT                0    0    0    1  D72
  80      -     -    C    --      INPUT                0    0    0    1  D73
  22      -     -    B    --      INPUT                0    0    0    1  D74
  21      -     -    B    --      INPUT                0    0    0    1  D75
  81      -     -    C    --      INPUT                0    0    0    1  D76
  82      -     -    C    --      INPUT                0    0    0    1  D77
  46      -     -    -    17      BIDIR                0    1    0    0  Q0
  64      -     -    -    10      BIDIR                0    1    0    0  Q1
  97      -     -    A    --      BIDIR                0    1    0    0  Q2
  95      -     -    A    --      BIDIR                0    1    0    0  Q3
 102      -     -    A    --      BIDIR                0    1    0    0  Q4
  14      -     -    A    --      BIDIR                0    1    0    0  Q5
 121      -     -    -    10      BIDIR                0    1    0    0  Q6
  41      -     -    -    20      BIDIR                0    1    0    0  Q7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:      k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt
mux8x8

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  46      -     -    -    17        TRI                0    1    0    0  Q0
  64      -     -    -    10        TRI                0    1    0    0  Q1
  97      -     -    A    --        TRI                0    1    0    0  Q2
  95      -     -    A    --        TRI                0    1    0    0  Q3
 102      -     -    A    --        TRI                0    1    0    0  Q4
  14      -     -    A    --        TRI                0    1    0    0  Q5
 121      -     -    -    10        TRI                0    1    0    0  Q6
  41      -     -    -    20        TRI                0    1    0    0  Q7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:      k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt
mux8x8

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    A    04       AND2                3    0    0    8  :219
   -      4     -    A    02       AND2                3    0    0    8  :226
   -      5     -    A    02       AND2                3    0    0    8  :233
   -      8     -    A    02       AND2                3    0    0    8  :239
   -      5     -    A    01       AND2                3    0    0    8  :246
   -      2     -    A    01       AND2                3    0    0    8  :252
   -      7     -    A    01       AND2                3    0    0    8  :258
   -      8     -    A    01       AND2                3    0    0    8  :263
   -      3     -    B    06        OR2                1    2    0    1  :529
   -      2     -    B    06        OR2                1    2    0    1  :535
   -      8     -    B    06        OR2                1    2    0    1  :541
   -      7     -    B    06        OR2                1    2    0    1  :547
   -      6     -    B    06        OR2                1    2    0    1  :553
   -      5     -    B    06        OR2                1    2    0    1  :559
   -      4     -    B    06        OR2                1    2    0    1  :565
   -      1     -    B    06        OR2                1    2    1    1  :571
   -      8     -    C    10        OR2                1    2    0    1  :577
   -      7     -    C    10        OR2                1    2    0    1  :580
   -      6     -    C    10        OR2                1    2    0    1  :583
   -      5     -    C    10        OR2                1    2    0    1  :586
   -      4     -    C    10        OR2                1    2    0    1  :589
   -      3     -    C    10        OR2                1    2    0    1  :592
   -      2     -    C    10        OR2                1    2    0    1  :595
   -      1     -    C    10        OR2                1    2    1    1  :598
   -      3     -    A    01        OR2                1    2    0    1  :604
   -      4     -    A    01        OR2                1    2    0    1  :607
   -      6     -    A    01        OR2                1    2    0    1  :610
   -      1     -    A    01        OR2                1    2    0    1  :613
   -      7     -    A    03        OR2                1    2    0    1  :616
   -      5     -    A    03        OR2                1    2    0    1  :619
   -      4     -    A    03        OR2                1    2    0    1  :622
   -      6     -    A    03        OR2                1    2    1    1  :625
   -      4     -    C    11        OR2                1    2    0    1  :631
   -      3     -    C    11        OR2                1    2    0    1  :634
   -      2     -    C    11        OR2                1    2    0    1  :637
   -      1     -    C    11        OR2                1    2    0    1  :640
   -      3     -    A    03        OR2                1    2    0    1  :643
   -      2     -    A    03        OR2                1    2    0    1  :646
   -      1     -    A    03        OR2                1    2    0    1  :649
   -      8     -    A    03        OR2                1    2    1    1  :652
   -      8     -    B    07        OR2                1    2    0    1  :658
   -      7     -    B    07        OR2                1    2    0    1  :661
   -      6     -    B    07        OR2                1    2    0    1  :664
   -      5     -    B    07        OR2                1    2    0    1  :667
   -      4     -    B    07        OR2                1    2    0    1  :670
   -      3     -    B    07        OR2                1    2    0    1  :673
   -      2     -    B    07        OR2                1    2    0    1  :676
   -      1     -    B    07        OR2                1    2    1    1  :679
   -      7     -    B    05        OR2                1    2    0    1  :685
   -      6     -    B    05        OR2                1    2    0    1  :688
   -      5     -    B    05        OR2                1    2    0    1  :691
   -      4     -    B    05        OR2                1    2    0    1  :694
   -      3     -    B    05        OR2                1    2    0    1  :697
   -      2     -    B    05        OR2                1    2    0    1  :700
   -      1     -    B    05        OR2                1    2    0    1  :703
   -      8     -    B    05        OR2                1    2    1    1  :706
   -      1     -    C    09        OR2                1    2    0    1  :712
   -      8     -    C    09        OR2                1    2    0    1  :715
   -      7     -    C    09        OR2                1    2    0    1  :718
   -      6     -    C    09        OR2                1    2    0    1  :721
   -      5     -    C    09        OR2                1    2    0    1  :724
   -      4     -    C    09        OR2                1    2    0    1  :727
   -      3     -    C    09        OR2                1    2    0    1  :730
   -      2     -    C    09        OR2                1    2    1    1  :733
   -      8     -    C    08        OR2                1    2    0    1  :739
   -      7     -    C    08        OR2                1    2    0    1  :742
   -      6     -    C    08        OR2                1    2    0    1  :745
   -      5     -    C    08        OR2                1    2    0    1  :748
   -      4     -    C    08        OR2                1    2    0    1  :751
   -      2     -    C    08        OR2                1    2    0    1  :754
   -      1     -    C    08        OR2                1    2    0    1  :757
   -      3     -    C    08        OR2                1    2    1    1  :760


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:      k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt
mux8x8

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      13/ 96( 13%)     9/ 48( 18%)     0/ 48(  0%)   12/16( 75%)      0/16(  0%)     4/16( 25%)
B:      15/ 96( 15%)    16/ 48( 33%)     0/ 48(  0%)   14/16( 87%)      0/16(  0%)     0/16(  0%)
C:      15/ 96( 15%)    22/ 48( 45%)     0/ 48(  0%)   14/16( 87%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      6/24( 25%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      5/24( 20%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
05:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
08:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
11:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:      k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt
mux8x8

** EQUATIONS **

ADR0     : INPUT;
ADR1     : INPUT;
ADR2     : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
D30      : INPUT;
D31      : INPUT;
D32      : INPUT;
D33      : INPUT;
D34      : INPUT;
D35      : INPUT;
D36      : INPUT;
D37      : INPUT;
D40      : INPUT;
D41      : INPUT;
D42      : INPUT;
D43      : INPUT;
D44      : INPUT;
D45      : INPUT;
D46      : INPUT;
D47      : INPUT;
D50      : INPUT;
D51      : INPUT;
D52      : INPUT;
D53      : INPUT;
D54      : INPUT;
D55      : INPUT;
D56      : INPUT;
D57      : INPUT;
D60      : INPUT;
D61      : INPUT;
D62      : INPUT;
D63      : INPUT;
D64      : INPUT;
D65      : INPUT;
D66      : INPUT;
D67      : INPUT;
D70      : INPUT;
D71      : INPUT;
D72      : INPUT;
D73      : INPUT;
D74      : INPUT;
D75      : INPUT;
D76      : INPUT;
D77      : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', type is bidir 
Q0       = TRI(_LC1_B6,  VCC);

-- Node name is 'Q1' 
-- Equation name is 'Q1', type is bidir 
Q1       = TRI(_LC1_C10,  VCC);

-- Node name is 'Q2' 
-- Equation name is 'Q2', type is bidir 
Q2       = TRI(_LC6_A3,  VCC);

-- Node name is 'Q3' 
-- Equation name is 'Q3', type is bidir 
Q3       = TRI(_LC8_A3,  VCC);

-- Node name is 'Q4' 
-- Equation name is 'Q4', type is bidir 
Q4       = TRI(_LC1_B7,  VCC);

-- Node name is 'Q5' 
-- Equation name is 'Q5', type is bidir 
Q5       = TRI(_LC8_B5,  VCC);

-- Node name is 'Q6' 
-- Equation name is 'Q6', type is bidir 
Q6       = TRI(_LC2_C9,  VCC);

-- Node name is 'Q7' 
-- Equation name is 'Q7', type is bidir 
Q7       = TRI(_LC3_C8,  VCC);

-- Node name is ':219' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ001);
  _EQ001 = !ADR0 & !ADR1 & !ADR2;

-- Node name is ':226' 
-- Equation name is '_LC4_A2', type is buried 
_LC4_A2  = LCELL( _EQ002);
  _EQ002 =  ADR0 & !ADR1 & !ADR2;

-- Node name is ':233' 
-- Equation name is '_LC5_A2', type is buried 
_LC5_A2  = LCELL( _EQ003);
  _EQ003 = !ADR0 &  ADR1 & !ADR2;

-- Node name is ':239' 
-- Equation name is '_LC8_A2', type is buried 
_LC8_A2  = LCELL( _EQ004);
  _EQ004 =  ADR0 &  ADR1 & !ADR2;

-- Node name is ':246' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ005);
  _EQ005 = !ADR0 & !ADR1 &  ADR2;

-- Node name is ':252' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ006);
  _EQ006 =  ADR0 & !ADR1 &  ADR2;

-- Node name is ':258' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = LCELL( _EQ007);
  _EQ007 = !ADR0 &  ADR1 &  ADR2;

-- Node name is ':263' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = LCELL( _EQ008);
  _EQ008 =  ADR0 &  ADR1 &  ADR2;

-- Node name is ':529' 
-- Equation name is '_LC3_B6', type is buried 
_LC3_B6  = LCELL( _EQ009);
  _EQ009 =  _LC1_B6 & !_LC8_A1
         #  D70 &  _LC8_A1;

-- Node name is ':535' 
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = LCELL( _EQ010);
  _EQ010 =  _LC3_B6 & !_LC7_A1
         #  D60 &  _LC7_A1;

-- Node name is ':541' 
-- Equation name is '_LC8_B6', type is buried 
_LC8_B6  = LCELL( _EQ011);
  _EQ011 = !_LC2_A1 &  _LC2_B6
         #  D50 &  _LC2_A1;

-- Node name is ':547' 
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = LCELL( _EQ012);
  _EQ012 = !_LC5_A1 &  _LC8_B6
         #  D40 &  _LC5_A1;

-- Node name is ':553' 
-- Equation name is '_LC6_B6', type is buried 
_LC6_B6  = LCELL( _EQ013);
  _EQ013 =  _LC7_B6 & !_LC8_A2
         #  D30 &  _LC8_A2;

-- Node name is ':559' 
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = LCELL( _EQ014);
  _EQ014 = !_LC5_A2 &  _LC6_B6
         #  D20 &  _LC5_A2;

-- Node name is ':565' 
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = LCELL( _EQ015);
  _EQ015 = !_LC4_A2 &  _LC5_B6
         #  D10 &  _LC4_A2;

-- Node name is ':571' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = LCELL( _EQ016);
  _EQ016 = !_LC3_A4 &  _LC4_B6
         #  D00 &  _LC3_A4;

-- Node name is ':577' 
-- Equation name is '_LC8_C10', type is buried 
_LC8_C10 = LCELL( _EQ017);
  _EQ017 =  _LC1_C10 & !_LC8_A1
         #  D71 &  _LC8_A1;

-- Node name is ':580' 
-- Equation name is '_LC7_C10', type is buried 
_LC7_C10 = LCELL( _EQ018);
  _EQ018 = !_LC7_A1 &  _LC8_C10
         #  D61 &  _LC7_A1;

-- Node name is ':583' 
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = LCELL( _EQ019);
  _EQ019 = !_LC2_A1 &  _LC7_C10
         #  D51 &  _LC2_A1;

-- Node name is ':586' 
-- Equation name is '_LC5_C10', type is buried 
_LC5_C10 = LCELL( _EQ020);
  _EQ020 = !_LC5_A1 &  _LC6_C10
         #  D41 &  _LC5_A1;

-- Node name is ':589' 
-- Equation name is '_LC4_C10', type is buried 
_LC4_C10 = LCELL( _EQ021);
  _EQ021 =  _LC5_C10 & !_LC8_A2
         #  D31 &  _LC8_A2;

-- Node name is ':592' 
-- Equation name is '_LC3_C10', type is buried 
_LC3_C10 = LCELL( _EQ022);
  _EQ022 =  _LC4_C10 & !_LC5_A2
         #  D21 &  _LC5_A2;

-- Node name is ':595' 
-- Equation name is '_LC2_C10', type is buried 
_LC2_C10 = LCELL( _EQ023);
  _EQ023 =  _LC3_C10 & !_LC4_A2
         #  D11 &  _LC4_A2;

-- Node name is ':598' 
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = LCELL( _EQ024);
  _EQ024 =  _LC2_C10 & !_LC3_A4
         #  D01 &  _LC3_A4;

-- Node name is ':604' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = LCELL( _EQ025);
  _EQ025 =  _LC6_A3 & !_LC8_A1
         #  D72 &  _LC8_A1;

-- Node name is ':607' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = LCELL( _EQ026);
  _EQ026 =  _LC3_A1 & !_LC7_A1
         #  D62 &  _LC7_A1;

-- Node name is ':610' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ027);
  _EQ027 = !_LC2_A1 &  _LC4_A1
         #  D52 &  _LC2_A1;

-- Node name is ':613' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ028);
  _EQ028 = !_LC5_A1 &  _LC6_A1
         #  D42 &  _LC5_A1;

-- Node name is ':616' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ029);
  _EQ029 =  _LC1_A1 & !_LC8_A2
         #  D32 &  _LC8_A2;

-- Node name is ':619' 
-- Equation name is '_LC5_A3', type is buried 
_LC5_A3  = LCELL( _EQ030);
  _EQ030 = !_LC5_A2 &  _LC7_A3
         #  D22 &  _LC5_A2;

-- Node name is ':622' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = LCELL( _EQ031);
  _EQ031 = !_LC4_A2 &  _LC5_A3
         #  D12 &  _LC4_A2;

-- Node name is ':625' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = LCELL( _EQ032);
  _EQ032 = !_LC3_A4 &  _LC4_A3
         #  D02 &  _LC3_A4;

-- Node name is ':631' 
-- Equation name is '_LC4_C11', type is buried 
_LC4_C11 = LCELL( _EQ033);
  _EQ033 = !_LC8_A1 &  _LC8_A3
         #  D73 &  _LC8_A1;

-- Node name is ':634' 
-- Equation name is '_LC3_C11', type is buried 
_LC3_C11 = LCELL( _EQ034);
  _EQ034 =  _LC4_C11 & !_LC7_A1
         #  D63 &  _LC7_A1;

-- Node name is ':637' 
-- Equation name is '_LC2_C11', type is buried 
_LC2_C11 = LCELL( _EQ035);
  _EQ035 = !_LC2_A1 &  _LC3_C11
         #  D53 &  _LC2_A1;

-- Node name is ':640' 
-- Equation name is '_LC1_C11', type is buried 
_LC1_C11 = LCELL( _EQ036);
  _EQ036 =  _LC2_C11 & !_LC5_A1
         #  D43 &  _LC5_A1;

-- Node name is ':643' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ037);
  _EQ037 =  _LC1_C11 & !_LC8_A2
         #  D33 &  _LC8_A2;

-- Node name is ':646' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = LCELL( _EQ038);
  _EQ038 =  _LC3_A3 & !_LC5_A2
         #  D23 &  _LC5_A2;

-- Node name is ':649' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ039);
  _EQ039 =  _LC2_A3 & !_LC4_A2
         #  D13 &  _LC4_A2;

-- Node name is ':652' 
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = LCELL( _EQ040);
  _EQ040 =  _LC1_A3 & !_LC3_A4
         #  D03 &  _LC3_A4;

-- Node name is ':658' 
-- Equation name is '_LC8_B7', type is buried 
_LC8_B7  = LCELL( _EQ041);
  _EQ041 =  _LC1_B7 & !_LC8_A1
         #  D74 &  _LC8_A1;

-- Node name is ':661' 
-- Equation name is '_LC7_B7', type is buried 
_LC7_B7  = LCELL( _EQ042);
  _EQ042 = !_LC7_A1 &  _LC8_B7
         #  D64 &  _LC7_A1;

-- Node name is ':664' 
-- Equation name is '_LC6_B7', type is buried 
_LC6_B7  = LCELL( _EQ043);
  _EQ043 = !_LC2_A1 &  _LC7_B7
         #  D54 &  _LC2_A1;

-- Node name is ':667' 
-- Equation name is '_LC5_B7', type is buried 
_LC5_B7  = LCELL( _EQ044);
  _EQ044 = !_LC5_A1 &  _LC6_B7
         #  D44 &  _LC5_A1;

-- Node name is ':670' 
-- Equation name is '_LC4_B7', type is buried 
_LC4_B7  = LCELL( _EQ045);
  _EQ045 =  _LC5_B7 & !_LC8_A2
         #  D34 &  _LC8_A2;

-- Node name is ':673' 
-- Equation name is '_LC3_B7', type is buried 
_LC3_B7  = LCELL( _EQ046);
  _EQ046 =  _LC4_B7 & !_LC5_A2
         #  D24 &  _LC5_A2;

-- Node name is ':676' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = LCELL( _EQ047);
  _EQ047 =  _LC3_B7 & !_LC4_A2
         #  D14 &  _LC4_A2;

-- Node name is ':679' 
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = LCELL( _EQ048);
  _EQ048 =  _LC2_B7 & !_LC3_A4
         #  D04 &  _LC3_A4;

-- Node name is ':685' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = LCELL( _EQ049);
  _EQ049 = !_LC8_A1 &  _LC8_B5
         #  D75 &  _LC8_A1;

-- Node name is ':688' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = LCELL( _EQ050);
  _EQ050 = !_LC7_A1 &  _LC7_B5
         #  D65 &  _LC7_A1;

-- Node name is ':691' 
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = LCELL( _EQ051);
  _EQ051 = !_LC2_A1 &  _LC6_B5
         #  D55 &  _LC2_A1;

-- Node name is ':694' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = LCELL( _EQ052);
  _EQ052 = !_LC5_A1 &  _LC5_B5
         #  D45 &  _LC5_A1;

-- Node name is ':697' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ053);
  _EQ053 =  _LC4_B5 & !_LC8_A2
         #  D35 &  _LC8_A2;

-- Node name is ':700' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ054);
  _EQ054 =  _LC3_B5 & !_LC5_A2
         #  D25 &  _LC5_A2;

-- Node name is ':703' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ055);
  _EQ055 =  _LC2_B5 & !_LC4_A2
         #  D15 &  _LC4_A2;

-- Node name is ':706' 
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = LCELL( _EQ056);
  _EQ056 =  _LC1_B5 & !_LC3_A4
         #  D05 &  _LC3_A4;

-- Node name is ':712' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = LCELL( _EQ057);
  _EQ057 =  _LC2_C9 & !_LC8_A1
         #  D76 &  _LC8_A1;

-- Node name is ':715' 
-- Equation name is '_LC8_C9', type is buried 
_LC8_C9  = LCELL( _EQ058);
  _EQ058 =  _LC1_C9 & !_LC7_A1
         #  D66 &  _LC7_A1;

-- Node name is ':718' 
-- Equation name is '_LC7_C9', type is buried 
_LC7_C9  = LCELL( _EQ059);
  _EQ059 = !_LC2_A1 &  _LC8_C9
         #  D56 &  _LC2_A1;

-- Node name is ':721' 
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = LCELL( _EQ060);
  _EQ060 = !_LC5_A1 &  _LC7_C9
         #  D46 &  _LC5_A1;

-- Node name is ':724' 
-- Equation name is '_LC5_C9', type is buried 
_LC5_C9  = LCELL( _EQ061);
  _EQ061 =  _LC6_C9 & !_LC8_A2
         #  D36 &  _LC8_A2;

-- Node name is ':727' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = LCELL( _EQ062);
  _EQ062 = !_LC5_A2 &  _LC5_C9
         #  D26 &  _LC5_A2;

-- Node name is ':730' 
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = LCELL( _EQ063);
  _EQ063 = !_LC4_A2 &  _LC4_C9
         #  D16 &  _LC4_A2;

-- Node name is ':733' 
-- Equation name is '_LC2_C9', type is buried 
_LC2_C9  = LCELL( _EQ064);
  _EQ064 = !_LC3_A4 &  _LC3_C9
         #  D06 &  _LC3_A4;

-- Node name is ':739' 
-- Equation name is '_LC8_C8', type is buried 
_LC8_C8  = LCELL( _EQ065);
  _EQ065 =  _LC3_C8 & !_LC8_A1
         #  D77 &  _LC8_A1;

-- Node name is ':742' 
-- Equation name is '_LC7_C8', type is buried 
_LC7_C8  = LCELL( _EQ066);
  _EQ066 = !_LC7_A1 &  _LC8_C8
         #  D67 &  _LC7_A1;

-- Node name is ':745' 
-- Equation name is '_LC6_C8', type is buried 
_LC6_C8  = LCELL( _EQ067);
  _EQ067 = !_LC2_A1 &  _LC7_C8
         #  D57 &  _LC2_A1;

-- Node name is ':748' 
-- Equation name is '_LC5_C8', type is buried 
_LC5_C8  = LCELL( _EQ068);
  _EQ068 = !_LC5_A1 &  _LC6_C8
         #  D47 &  _LC5_A1;

-- Node name is ':751' 
-- Equation name is '_LC4_C8', type is buried 
_LC4_C8  = LCELL( _EQ069);
  _EQ069 =  _LC5_C8 & !_LC8_A2
         #  D37 &  _LC8_A2;

-- Node name is ':754' 
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = LCELL( _EQ070);
  _EQ070 =  _LC4_C8 & !_LC5_A2
         #  D27 &  _LC5_A2;

-- Node name is ':757' 
-- Equation name is '_LC1_C8', type is buried 
_LC1_C8  = LCELL( _EQ071);
  _EQ071 =  _LC2_C8 & !_LC4_A2
         #  D17 &  _LC4_A2;

-- Node name is ':760' 
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = LCELL( _EQ072);
  _EQ072 =  _LC1_C8 & !_LC3_A4
         #  D07 &  _LC3_A4;



Project Information               k:\polytekh\max+plusii\lab20\vhdl\mux8x8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 14,253K
