`timescale 1ns/1ps

module Traffic_Light_Time(

    input wire clk,
    input wire clr,
    output reg [5:0] lights

);

reg [2:0] state;
reg [3:0] count;

parameter S0 = 3'b000,
          S1 = 3'b001,
          S2 = 3'b010,
          S3 = 3'b011,
          S4 = 3'b100,
          S5 = 3'b101;

parameter SEC5 = 4'd15;
parameter SEC1 = 4'd3;

always @(posedge clk or posedge clr)
begin

    if(clr)
    begin
        state <= S0;
        count <= 0;
    end

    else
    begin

        if(state == S0)
        begin
            if(count < SEC5)
            begin
                state <= S0;
                count <= count + 1;
            end
            else
            begin
                state <= S1;
                count <= 0;
            end
        end

        else if(state == S1)
        begin
            if(count < SEC1)
            begin
                state <= S1;
                count <= count + 1;
            end
            else
            begin
                state <= S2;
                count <= 0;
            end
        end

        else if(state == S2)
        begin
            if(count < SEC1)
            begin
                state <= S2;
                count <= count + 1;
            end
            else
            begin
                state <= S3;
                count <= 0;
            end
        end

        else if(state == S3)
        begin
            if(count < SEC5)
            begin
                state <= S3;
                count <= count + 1;
            end
            else
            begin
                state <= S4;
                count <= 0;
            end
        end

        else if(state == S4)
        begin
            if(count < SEC1)
            begin
                state <= S4;
                count <= count + 1;
            end
            else
            begin
                state <= S5;
                count <= 0;
            end
        end

        else if(state == S5)
        begin
            if(count < SEC1)
            begin
                state <= S5;
                count <= count + 1;
            end
            else
            begin
                state <= S0;
                count <= 0;
            end
        end

    end

end

always @(*)
begin

    if(state == S0)
        lights = 6'b100001;   

    else if(state == S1)
        lights = 6'b100010;   

    else if(state == S2)
        lights = 6'b100100;   

    else if(state == S3)
        lights = 6'b001100;   

    else if(state == S4)
        lights = 6'b010100;   

    else if(state == S5)
        lights = 6'b100100;   
    else
        lights = 6'b100001;

end

endmodule