module wideexpr_00671(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[5]?s6:$signed((ctrl[1]?$unsigned(s1):(s0)>=(s5)))))>>>(s6);
  assign y1 = $signed((ctrl[0]?(3'sb101)|(($signed(-((ctrl[2]?(3'b000)>=(5'b00000):{1{4'sb0110}}))))-(-(s0))):+(($signed({1{5'sb00001}}))==((ctrl[2]?6'sb100111:3'sb100)))));
  assign y2 = s1;
  assign y3 = s4;
  assign y4 = u6;
  assign y5 = (6'sb101101)>>((((((-(s4))>>>((ctrl[3]?3'sb000:s0)))>>((ctrl[1]?(u7)>>(u6):$signed(s1))))>=((ctrl[2]?(ctrl[3]?(3'sb100)<<<(s4):(s4)<<(6'b001010)):s5)))&(($signed(((ctrl[5]?6'b000100:2'sb10))<<<(+(6'b001101))))>>>({$signed((2'sb11)&(4'sb1011)),((u4)>>(3'sb001))^((s4)>=(5'sb10011)),(ctrl[1]?$signed(s2):1'sb1),u1})))<<<(s4));
  assign y6 = s7;
  assign y7 = (~({(ctrl[4]?(({3{s0}})+({+(u3),-(s7),(1'b0)&(2'b10),s0}))>>((((4'sb1010)-(s1))^~(1'sb1))<<(({u4})<<<(|(2'sb10)))):{3{$signed($signed(s0))}}),(ctrl[0]?(($signed(4'b1100))>=($signed((ctrl[7]?s6:s1))))&(((2'sb00)!=(u7))-(((u1)<<<(s6))>>>((u0)<<(u2)))):s1),((ctrl[6]?$signed(+(^(u5))):($signed(4'sb0001))-(2'sb01)))>>>($unsigned(s3)),5'sb11101}))<<<(5'b00101);
endmodule
