

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_pmc.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__pmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef SAM3_PMC_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_PMC_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &lt;<a class="code" href="macros_8h.html">cfg/macros.h</a>&gt;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="debug_8h.html">cfg/debug.h</a>&gt;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 
<a name="l00044"></a>00044 <span class="preprocessor">#if CPU_CM3_SAM3X</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_BASE  0x400E0600</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00047"></a><a class="code" href="sam3__pmc_8h.html#a4e92bd47dc68cc81e62c344586a4cdfa">00047</a> <span class="preprocessor"></span><span class="preprocessor">    #define PMC_BASE  0x400E0400</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00053"></a>00053 <span class="comment">/*\{*/</span>
<a name="l00054"></a><a class="code" href="sam3__pmc_8h.html#ac57935782ff7a5f9fa5a901c53807896">00054</a> <span class="preprocessor">#define PMC_SCER_OFF  0x00         ///&lt; System Clock Enable Register</span>
<a name="l00055"></a><a class="code" href="sam3__pmc_8h.html#adc651075be14efbb6c4e24830e3c6684">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCDR_OFF  0x04         ///&lt; System Clock Disable Register</span>
<a name="l00056"></a><a class="code" href="sam3__pmc_8h.html#aced1a9af18e26cc854bb85095753097a">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCSR_OFF  0x08         ///&lt; System Clock Status Register</span>
<a name="l00057"></a><a class="code" href="sam3__pmc_8h.html#ad3a447ed945819e9e4d741d137563295">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MOR_OFF   0x20         ///&lt; Main Oscillator Register</span>
<a name="l00058"></a><a class="code" href="sam3__pmc_8h.html#a9dc396562c2cb421c6c3f126998adcad">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCFR_OFF  0x24         ///&lt; Main Clock Frequency Register</span>
<a name="l00059"></a><a class="code" href="sam3__pmc_8h.html#ab8cf62f8e73b4c8c9fcc0aa84cebcc87">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_OFF  0x30         ///&lt; Master Clock Register</span>
<a name="l00060"></a><a class="code" href="sam3__pmc_8h.html#aa296bf2932d0b15f2a34a80fec65e473">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_OFF   0x60         ///&lt; Interrupt Enable Register</span>
<a name="l00061"></a><a class="code" href="sam3__pmc_8h.html#a159dcfa85d83a98c45edcb340596a7e1">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_OFF   0x64         ///&lt; Interrupt Disable Register</span>
<a name="l00062"></a><a class="code" href="sam3__pmc_8h.html#a10b621b2f1370008816dd0f520ec95fe">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_OFF    0x68         ///&lt; Status Register</span>
<a name="l00063"></a><a class="code" href="sam3__pmc_8h.html#a82850084e926bad22ee439d84d02ab00">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_OFF   0x6C         ///&lt; Interrupt Mask Register</span>
<a name="l00064"></a><a class="code" href="sam3__pmc_8h.html#a9f1321122a3f5d8f3470239bed0a3128">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_OFF  0x70         ///&lt; Fast Startup Mode Register</span>
<a name="l00065"></a><a class="code" href="sam3__pmc_8h.html#acd7aeb99047717c4c4b2cb1d3371a702">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_OFF  0x74         ///&lt; Fast Startup Polarity Register</span>
<a name="l00066"></a><a class="code" href="sam3__pmc_8h.html#a27b4091c2cb7d8bdda599aa2b5a4f811">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FOCR_OFF  0x78         ///&lt; Fault Output Clear Register</span>
<a name="l00067"></a><a class="code" href="sam3__pmc_8h.html#a15257a336fb9922766b51cce3680bcaf">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPMR_OFF  0xE4         ///&lt; Write Protect Mode Register</span>
<a name="l00068"></a><a class="code" href="sam3__pmc_8h.html#a9ae012e6cb85096cbc3f0131e6769440">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPSR_OFF  0xE8         ///&lt; Write Protect Status Register</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a>00070 <span class="preprocessor">#if CPU_CM3_SAM3N</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCER_OFF   0x10    ///&lt; Peripheral Clock Enable Register</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCDR_OFF   0x14    ///&lt; Peripheral Clock Disable Register</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCSR_OFF   0x18    ///&lt; Peripheral Clock Status Register</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PLLR_OFF   0x28    ///&lt; PLL Register</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCK_OFF    0x40    ///&lt; Programmable Clock 0 Register</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_OCR_OFF    0x110   ///&lt; Oscillator Calibration Register</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3X</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCER0_OFF  0x10    ///&lt; Peripheral Clock Enable Register</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCDR0_OFF  0x14    ///&lt; Peripheral Clock Disable Register</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCSR0_OFF  0x18    ///&lt; Peripheral Clock Status Register</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_UCKR_OFF   0x1C    ///&lt; UTMI clock register</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PLLAR_OFF  0x28    ///&lt; PLL Register</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_USB_OFF    0x38    ///&lt; USB clock register</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCK0_OFF   0x40    ///&lt; Programmable Clock 0 Register</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCK1_OFF   0x44    ///&lt; Programmable Clock 1 Register</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCK2_OFF   0x48    ///&lt; Programmable Clock 2 Register</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCER1_OFF  0x100   ///&lt; Peripheral Clock Enable Register</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCDR1_OFF  0x104   ///&lt; Peripheral Clock Disable Register</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCSR1_OFF  0x108   ///&lt; Peripheral Clock Status Register</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCR_OFF    0x10C   ///&lt; Oscillator Calibration Register</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092 <span class="preprocessor">    #define PMC_PLLROFF    PMC_PLLAR_OFF</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">    #warning Some PMC registers undefined for the selected CPU</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 
<a name="l00103"></a><a class="code" href="sam3__pmc_8h.html#aef92710edc79f8934cef87b4f75587b0">00103</a> <span class="preprocessor">#define  PMC_PCK0_ID   8</span>
<a name="l00104"></a><a class="code" href="sam3__pmc_8h.html#a08038278030dc12e3276fecf260232d4">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define  PMC_PCK1_ID   9</span>
<a name="l00105"></a><a class="code" href="sam3__pmc_8h.html#a0c8d748e32ec9662cbd209e54f8603a7">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define  PMC_PCK2_ID  10</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00107"></a>00107 
<a name="l00112"></a><a class="code" href="sam3__pmc_8h.html#a67041b38199ca237da64ae011be2f3d5">00112</a> <span class="preprocessor">#define PMC_PCKRDY0                          8  ///&lt; Programmable clock 0 ready.</span>
<a name="l00113"></a><a class="code" href="sam3__pmc_8h.html#a75692fa03f715930ce1f5608e6926716">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKRDY1                          9  ///&lt; Programmable clock 1 ready.</span>
<a name="l00114"></a><a class="code" href="sam3__pmc_8h.html#a74dde1449f9a560230d349dfc428c6da">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKRDY2                         10  ///&lt; Programmable clock 2 ready.</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00116"></a>00116 
<a name="l00120"></a>00120 <span class="comment">/*\{*/</span>
<a name="l00121"></a><a class="code" href="sam3__pmc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">00121</a> <span class="preprocessor">#define PMC_SCER  (*((reg32_t *)(PMC_BASE + PMC_SCER_OFF)))   ///&lt; System Clock Enable Register</span>
<a name="l00122"></a><a class="code" href="sam3__pmc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCDR  (*((reg32_t *)(PMC_BASE + PMC_SCDR_OFF)))   ///&lt; System Clock Disable Register</span>
<a name="l00123"></a><a class="code" href="sam3__pmc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCSR  (*((reg32_t *)(PMC_BASE + PMC_SCSR_OFF)))   ///&lt; System Clock Status Register</span>
<a name="l00124"></a><a class="code" href="sam3__pmc_8h.html#a108629f56688058183fff4032ed2a7dd">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR  (*((reg32_t *)(PMC_BASE + PMC_MOR_OFF )))   ///&lt; Main Oscillator Register</span>
<a name="l00125"></a><a class="code" href="sam3__pmc_8h.html#ac41ecef7cbcca0567b1bdf0bcbd1e745">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MCFR (*((reg32_t *)(PMC_BASE + PMC_MCFR_OFF)))   ///&lt; Main Clock Frequency Register</span>
<a name="l00126"></a><a class="code" href="sam3__pmc_8h.html#a314a6e99b335233bb6335868cf5ea446">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR  (*((reg32_t *)(PMC_BASE + PMC_MCKR_OFF)))   ///&lt; Master Clock Register</span>
<a name="l00127"></a><a class="code" href="sam3__pmc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER   (*((reg32_t *)(PMC_BASE + PMC_IER_OFF )))   ///&lt; Interrupt Enable Register</span>
<a name="l00128"></a><a class="code" href="sam3__pmc_8h.html#ae23a907cb7ef6560bf055246a7465722">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR   (*((reg32_t *)(PMC_BASE + PMC_IDR_OFF )))   ///&lt; Interrupt Disable Register</span>
<a name="l00129"></a><a class="code" href="sam3__pmc_8h.html#aa809adcd1690770e60a2395914c18887">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR    (*((reg32_t *)(PMC_BASE + PMC_SR_OFF  )))   ///&lt; Status Register</span>
<a name="l00130"></a><a class="code" href="sam3__pmc_8h.html#a59741d665166a51370dad4f6bc48431c">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR   (*((reg32_t *)(PMC_BASE + PMC_IMR_OFF )))   ///&lt; Interrupt Mask Register</span>
<a name="l00131"></a><a class="code" href="sam3__pmc_8h.html#a1ebcbf2711fde885581ff074e4669f54">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR  (*((reg32_t *)(PMC_BASE + PMC_FSMR_OFF)))   ///&lt; Fast Startup Mode Register</span>
<a name="l00132"></a><a class="code" href="sam3__pmc_8h.html#a8ab17f88d2105b20d324714119f2411b">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR  (*((reg32_t *)(PMC_BASE + PMC_FSPR_OFF)))   ///&lt; Fast Startup Polarity Register</span>
<a name="l00133"></a><a class="code" href="sam3__pmc_8h.html#aeed5116161fed05fe043c01061b26fdd">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FOCR  (*((reg32_t *)(PMC_BASE + PMC_FOCR_OFF)))   ///&lt; Fault Output Clear Register</span>
<a name="l00134"></a><a class="code" href="sam3__pmc_8h.html#ac2b109e32ca6b05391a287de746ce2be">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPMR  (*((reg32_t *)(PMC_BASE + PMC_WPMR_OFF)))   ///&lt; Write Protect Mode Register</span>
<a name="l00135"></a><a class="code" href="sam3__pmc_8h.html#a2afdbc7466006cef4ee360c98d9fae7e">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPSR  (*((reg32_t *)(PMC_BASE + PMC_WPSR_OFF)))   ///&lt; Write Protect Status Register</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="preprocessor">#if CPU_CM3_SAM3N</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCER   (*((reg32_t *)(PMC_BASE + PMC_PCER_OFF)))  ///&lt; Peripheral Clock Enable Register</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCDR   (*((reg32_t *)(PMC_BASE + PMC_PCDR_OFF)))  ///&lt; Peripheral Clock Disable Register</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCSR   (*((reg32_t *)(PMC_BASE + PMC_PCSR_OFF)))  ///&lt; Peripheral Clock Status Register</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">    #define CKGR_PLLR  (*((reg32_t *)(PMC_BASE + PMC_PLLR_OFF)))  ///&lt; PLL Register</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCK    (*((reg32_t *)(PMC_BASE + PMC_PCK_OFF )))  ///&lt; Programmable Clock 0 Register</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_OCR    (*((reg32_t *)(PMC_BASE + PMC_OCR_OFF )))  ///&lt; Oscillator Calibration Register</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3X</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCER0  (*((reg32_t *)(PMC_BASE + PMC_PCER0_OFF)))     ///&lt; Peripheral Clock Enable Register</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCDR0  (*((reg32_t *)(PMC_BASE + PMC_PCDR0_OFF)))     ///&lt; Peripheral Clock Disable Register</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCSR0  (*((reg32_t *)(PMC_BASE + PMC_PCSR0_OFF)))     ///&lt; Peripheral Clock Status Register</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_UCKR   (*((reg32_t *)(PMC_BASE + PMC_UCKR_OFF)))     ///&lt; UTMI clock register</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">    #define CKGR_PLLAR (*((reg32_t *)(PMC_BASE + PMC_PLLAR_OFF)))     ///&lt; PLL Register</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_USB_O  (*((reg32_t *)(PMC_BASE + PMC_USB_O_OFF)))     ///&lt; USB clock register</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCK0   (*((reg32_t *)(PMC_BASE + PMC_PCK0_OFF)))     ///&lt; Programmable Clock 0 Register</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCK1   (*((reg32_t *)(PMC_BASE + PMC_PCK1_OFF)))     ///&lt; Programmable Clock 1 Register</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCK2   (*((reg32_t *)(PMC_BASE + PMC_PCK2_OFF)))     ///&lt; Programmable Clock 2 Register</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCER1  (*((reg32_t *)(PMC_BASE + PMC_PCER1_OFF)))     ///&lt; Peripheral Clock Enable Register</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCDR1  (*((reg32_t *)(PMC_BASE + PMC_PCDR1_OFF)))     ///&lt; Peripheral Clock Disable Register</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCSR1  (*((reg32_t *)(PMC_BASE + PMC_PCSR1_OFF)))     ///&lt; Peripheral Clock Status Register</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">    #define PMC_PCR    (*((reg32_t *)(PMC_BASE + PMC_PCR_OFF)))     ///&lt; Oscillator Calibration Register</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">    #define CKGR_PLLR  CKGR_PLLAR</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00162"></a>00162 
<a name="l00168"></a>00168 <span class="preprocessor">#ifdef PMC_PCER1</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00170"></a>00170 INLINE <span class="keywordtype">void</span> <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>)
<a name="l00171"></a>00171 {
<a name="l00172"></a>00172     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(<span class="keywordtype">id</span> &lt; 64);
<a name="l00173"></a>00173     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> &lt; 32)
<a name="l00174"></a>00174         PMC_PCER0 = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<span class="keywordtype">id</span>);
<a name="l00175"></a>00175     <span class="keywordflow">else</span>
<a name="l00176"></a>00176         PMC_PCER1 = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<span class="keywordtype">id</span> - 32);
<a name="l00177"></a>00177 }
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 <span class="preprocessor">#else</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a><a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532">00181</a> INLINE <span class="keywordtype">void</span> <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>)
<a name="l00182"></a>00182 {
<a name="l00183"></a>00183     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(<span class="keywordtype">id</span> &lt; 32);
<a name="l00184"></a>00184     <a class="code" href="at91__pmc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc" title="Peripheral clock enable register address.">PMC_PCER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<span class="keywordtype">id</span>);
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="preprocessor">#endif</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00194"></a>00194 <span class="preprocessor">#ifdef PMC_PCER1</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 INLINE <span class="keywordtype">void</span> <a class="code" href="sam3__pmc_8h.html#a5617abce6bb7499382bbabef36ba84d9" title="Disable a peripheral clock.">pmc_periphDisable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>)
<a name="l00197"></a>00197 {
<a name="l00198"></a>00198     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(<span class="keywordtype">id</span> &lt; 64);
<a name="l00199"></a>00199     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> &lt; 32)
<a name="l00200"></a>00200         PMC_PCDR0 = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<span class="keywordtype">id</span>);
<a name="l00201"></a>00201     <span class="keywordflow">else</span>
<a name="l00202"></a>00202         PMC_PCDR1 = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<span class="keywordtype">id</span> - 32);
<a name="l00203"></a>00203 }
<a name="l00204"></a>00204 
<a name="l00205"></a>00205 <span class="preprocessor">#else</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a><a class="code" href="sam3__pmc_8h.html#a5617abce6bb7499382bbabef36ba84d9">00207</a> INLINE <span class="keywordtype">void</span> <a class="code" href="sam3__pmc_8h.html#a5617abce6bb7499382bbabef36ba84d9" title="Disable a peripheral clock.">pmc_periphDisable</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>)
<a name="l00208"></a>00208 {
<a name="l00209"></a>00209     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(<span class="keywordtype">id</span> &lt; 32);
<a name="l00210"></a>00210     <a class="code" href="at91__pmc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1" title="Peripheral clock disable register address.">PMC_PCDR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<span class="keywordtype">id</span>);
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 <span class="preprocessor">#endif</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00218"></a>00218 <span class="comment">/*\{*/</span>
<a name="l00219"></a><a class="code" href="sam3__pmc_8h.html#ae45b5a1bc47f5ae6c583a28e0abbf008">00219</a> <span class="preprocessor">#define PMC_SCER_PCK0  8   ///&lt; Programmable Clock 0 Output Enable</span>
<a name="l00220"></a><a class="code" href="sam3__pmc_8h.html#a7e4fb5bfac14f33c79cd9c544b615a24">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCER_PCK1  9   ///&lt; Programmable Clock 1 Output Enable</span>
<a name="l00221"></a><a class="code" href="sam3__pmc_8h.html#a50b5c54beb192dbe558ca65acf0b4302">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCER_PCK2  10  ///&lt; Programmable Clock 2 Output Enable</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00223"></a>00223 
<a name="l00227"></a>00227 <span class="comment">/*\{*/</span>
<a name="l00228"></a><a class="code" href="sam3__pmc_8h.html#a9369a0afa9e84879986ef3520e5c336f">00228</a> <span class="preprocessor">#define PMC_SCDR_PCK0  8   ///&lt; Programmable Clock 0 Output Disable</span>
<a name="l00229"></a><a class="code" href="sam3__pmc_8h.html#a6e56788de94ca08e9da777cc2a1c325d">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCDR_PCK1  9   ///&lt; Programmable Clock 1 Output Disable</span>
<a name="l00230"></a><a class="code" href="sam3__pmc_8h.html#a83c2dc788d1adb2240ff22467939144a">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCDR_PCK2  10  ///&lt; Programmable Clock 2 Output Disable</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00232"></a>00232 
<a name="l00236"></a>00236 <span class="comment">/*\{*/</span>
<a name="l00237"></a><a class="code" href="sam3__pmc_8h.html#a6eabb3e97d15e03c3d972905170d971c">00237</a> <span class="preprocessor">#define PMC_SCSR_PCK0  8   ///&lt; Programmable Clock 0 Output Status</span>
<a name="l00238"></a><a class="code" href="sam3__pmc_8h.html#aeb9d3d3ebc60d5e7c5770b2ff71c6279">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCSR_PCK1  9   ///&lt; Programmable Clock 1 Output Status</span>
<a name="l00239"></a><a class="code" href="sam3__pmc_8h.html#ab940ccf3130ecb8a67ca288ac82e6ee6">00239</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCSR_PCK2  10  ///&lt; Programmable Clock 2 Output Status</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00241"></a>00241 
<a name="l00245"></a>00245 <span class="comment">/*\{*/</span>
<a name="l00246"></a><a class="code" href="sam3__pmc_8h.html#ab26d4c9e71b22e36955d8cf672d2b5ce">00246</a> <span class="preprocessor">#define CKGR_MOR_MOSCXTEN         0   ///&lt; Main Crystal Oscillator Enable</span>
<a name="l00247"></a><a class="code" href="sam3__pmc_8h.html#ae14b847f323d0724a35baa93f5ed7933">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCXTBY         1   ///&lt; Main Crystal Oscillator Bypass</span>
<a name="l00248"></a><a class="code" href="sam3__pmc_8h.html#a0d4e91e3f7fa4bb51841ac6d9776a639">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_WAITMODE         2   ///&lt; Wait Mode Command</span>
<a name="l00249"></a><a class="code" href="sam3__pmc_8h.html#af83c14c0c2fc1939f462489c9e7ff28c">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCEN         3   ///&lt; Main On-Chip RC Oscillator Enable</span>
<a name="l00250"></a><a class="code" href="sam3__pmc_8h.html#adfa4218b35150217109c538979af3e0c">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCF_SHIFT    4</span>
<a name="l00251"></a><a class="code" href="sam3__pmc_8h.html#a92e6c654b056a839ac64fb2c26ce85a5">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCF_MASK     (0x7 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)   ///&lt; Main On-Chip RC Oscillator Frequency Selection</span>
<a name="l00252"></a><a class="code" href="sam3__pmc_8h.html#aad17af413878fe8e9865eda83214e6a3">00252</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCF(value)   ((CKGR_MOR_MOSCRCF_MASK &amp; ((value) &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)))</span>
<a name="l00253"></a><a class="code" href="sam3__pmc_8h.html#aeabe957f8449d2e75a78e61d0522106d">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCF_4MHZ   (0x0 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</span>
<a name="l00254"></a><a class="code" href="sam3__pmc_8h.html#af234690e92f0ac88542d9c98665b0d65">00254</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCF_8MHZ   (0x1 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</span>
<a name="l00255"></a><a class="code" href="sam3__pmc_8h.html#a53dc20223304621a866a80379386318e">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCRCF_12MHZ  (0x2 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</span>
<a name="l00256"></a><a class="code" href="sam3__pmc_8h.html#a6c52d471b253f2b9e61db259da4e8342">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCXTST_SHIFT   8</span>
<a name="l00257"></a><a class="code" href="sam3__pmc_8h.html#acc45d22a1ccfa8d00e8cacc1d48c7f14">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCXTST_MASK    (0xff &lt;&lt; CKGR_MOR_MOSCXTST_SHIFT)   ///&lt; Main Crystal Oscillator Start-up Time</span>
<a name="l00258"></a><a class="code" href="sam3__pmc_8h.html#a6ff4c5a00cbdfc5bad9f7f2a482e2ef2">00258</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCXTST(value)  ((CKGR_MOR_MOSCXTST_MASK &amp; ((value) &lt;&lt; CKGR_MOR_MOSCXTST_SHIFT)))</span>
<a name="l00259"></a><a class="code" href="sam3__pmc_8h.html#ac14f7f2c2410e10a84c9135bad762042">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY_SHIFT        16</span>
<a name="l00260"></a><a class="code" href="sam3__pmc_8h.html#a2faf279ea558b8580434889bc6aa7d47">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY_MASK         (0xffu &lt;&lt; CKGR_MOR_KEY_SHIFT)   ///&lt; Password</span>
<a name="l00261"></a><a class="code" href="sam3__pmc_8h.html#ae1b69b2332a2f424eecbd61f6d038fbd">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY(value)       ((CKGR_MOR_KEY_MASK &amp; ((value) &lt;&lt; CKGR_MOR_KEY_SHIFT)))</span>
<a name="l00262"></a><a class="code" href="sam3__pmc_8h.html#aa1d09a0e1aea4606def1a71287833035">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCSEL          24   ///&lt; Main Oscillator Selection</span>
<a name="l00263"></a><a class="code" href="sam3__pmc_8h.html#adb0661f3af5679f457c07a3a3ace4af4">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_CFDEN            25   ///&lt; Clock Failure Detector Enable</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00265"></a>00265 
<a name="l00269"></a>00269 <span class="comment">/*\{*/</span>
<a name="l00270"></a><a class="code" href="sam3__pmc_8h.html#a24706a5aaceaa6c4538c1c04a818b02a">00270</a> <span class="preprocessor">#define CKGR_MCFR_MAINF_MASK  0xffff    ///&lt; Main Clock Frequency mask</span>
<a name="l00271"></a><a class="code" href="sam3__pmc_8h.html#a7e1266d112bc784de35e25c613f827eb">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MCFR_MAINFRDY    16        ///&lt; Main Clock Ready</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00273"></a>00273 
<a name="l00277"></a>00277 <span class="comment">/*\{*/</span>
<a name="l00278"></a><a class="code" href="sam3__pmc_8h.html#a51d59ac2deb23aa4dfa756069883570a">00278</a> <span class="preprocessor">#define CKGR_PLLR_DIV_MASK        0xff   ///&lt; Divider mask</span>
<a name="l00279"></a><a class="code" href="sam3__pmc_8h.html#a787395773077f944cec45dfaba554fd9">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR_DIV(value)      (CKGR_PLLR_DIV_MASK &amp; (value))</span>
<a name="l00280"></a><a class="code" href="sam3__pmc_8h.html#a6f3961f57e4a60912745c266a315c7f4">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR_PLLCOUNT_SHIFT  8</span>
<a name="l00281"></a><a class="code" href="sam3__pmc_8h.html#a64d3e310e116031ce8122a2501fa45f9">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR_PLLCOUNT_MASK   (0x3f &lt;&lt; CKGR_PLLR_PLLCOUNT_SHIFT)   ///&lt; PLL Counter mask</span>
<a name="l00282"></a><a class="code" href="sam3__pmc_8h.html#a5c3590477e15d8b9b0ba405c116c5db5">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR_PLLCOUNT(value) (CKGR_PLLR_PLLCOUNT_MASK &amp; ((value) &lt;&lt; CKGR_PLLR_PLLCOUNT_SHIFT))</span>
<a name="l00283"></a><a class="code" href="sam3__pmc_8h.html#a631f7e0ea148b6c0e72f063e065a3d30">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR_MUL_SHIFT       16</span>
<a name="l00284"></a><a class="code" href="sam3__pmc_8h.html#a81d6036faba4bfe1a9def5ba3d33905c">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR_MUL_MASK        (0x7ff &lt;&lt; CKGR_PLLR_MUL_SHIFT)   ///&lt; PLL Multiplier mask</span>
<a name="l00285"></a><a class="code" href="sam3__pmc_8h.html#a42b1fad22287f9cb841f8f12de22d8b3">00285</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR_MUL(value)      (CKGR_PLLR_MUL_MASK &amp; ((value) &lt;&lt; CKGR_PLLR_MUL_SHIFT))</span>
<a name="l00286"></a><a class="code" href="sam3__pmc_8h.html#a21c4e90338aff95bad6e73c3c60e4efa">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR_STUCKTO1        29</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00288"></a>00288 
<a name="l00292"></a>00292 <span class="comment">/*\{*/</span>
<a name="l00293"></a><a class="code" href="sam3__pmc_8h.html#a5c99222c9a9cf7d95321553581a831d4">00293</a> <span class="preprocessor">#define   PMC_MCKR_CSS_MASK        0x3   ///&lt; Master Clock Source Selection mask</span>
<a name="l00294"></a><a class="code" href="sam3__pmc_8h.html#ac30f30d82aa0a8e6ffd94e278d561b84">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_CSS_SLOW_CLK  0x0   ///&lt; Slow Clock is selected</span>
<a name="l00295"></a><a class="code" href="sam3__pmc_8h.html#a1083253fbc37fcfcc9aa078dbc35f067">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_CSS_MAIN_CLK  0x1   ///&lt; Main Clock is selected</span>
<a name="l00296"></a><a class="code" href="sam3__pmc_8h.html#a5451a2059b0611c9f884fc587a68aaa0">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_CSS_PLL_CLK   0x2   ///&lt; PLL Clock is selected</span>
<a name="l00297"></a><a class="code" href="sam3__pmc_8h.html#a877a32d9bbb1e9f1f46882ef2d353bd4">00297</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_SHIFT      4</span>
<a name="l00298"></a><a class="code" href="sam3__pmc_8h.html#a5b884a47945bd44f0e796b116545141a">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_MASK       (0x7 &lt;&lt; PMC_MCKR_PRES_SHIFT)    ///&lt; Processor Clock Prescaler mask</span>
<a name="l00299"></a><a class="code" href="sam3__pmc_8h.html#a88f74671cd522397fd786a2ff03bfd6b">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK      (0x0 &lt;&lt; PMC_MCKR_PRES_SHIFT)   ///&lt; Selected clock</span>
<a name="l00300"></a><a class="code" href="sam3__pmc_8h.html#a1e304039640aaab4c22e5226c0b21f41">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK_2    (0x1 &lt;&lt; PMC_MCKR_PRES_SHIFT)   ///&lt; Selected clock divided by 2</span>
<a name="l00301"></a><a class="code" href="sam3__pmc_8h.html#a0e5f5657a40b36bdb8cf9c194d071b78">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK_4    (0x2 &lt;&lt; PMC_MCKR_PRES_SHIFT)   ///&lt; Selected clock divided by 4</span>
<a name="l00302"></a><a class="code" href="sam3__pmc_8h.html#ac6733179b1d3014df5d1a5e39faebf3c">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK_8    (0x3 &lt;&lt; PMC_MCKR_PRES_SHIFT)   ///&lt; Selected clock divided by 8</span>
<a name="l00303"></a><a class="code" href="sam3__pmc_8h.html#a0d7ab99a5fd4c91a6b9d73c60cabdb51">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK_16   (0x4 &lt;&lt; PMC_MCKR_PRES_SHIFT)   ///&lt; Selected clock divided by 16</span>
<a name="l00304"></a><a class="code" href="sam3__pmc_8h.html#a6fc17a93badac7dbfd366a583312c04f">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK_32   (0x5 &lt;&lt; PMC_MCKR_PRES_SHIFT)   ///&lt; Selected clock divided by 32</span>
<a name="l00305"></a><a class="code" href="sam3__pmc_8h.html#ad808a234a1b8256c9849e73ce629c087">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK_64   (0x6 &lt;&lt; PMC_MCKR_PRES_SHIFT)   ///&lt; Selected clock divided by 64</span>
<a name="l00306"></a><a class="code" href="sam3__pmc_8h.html#a8e626b5b53297fc7304e8ca9a74e0778">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PRES_CLK_3    (0x7 &lt;&lt; PMC_MCKR_PRES_SHIFT)   ///&lt; Selected clock divided by 3</span>
<a name="l00307"></a><a class="code" href="sam3__pmc_8h.html#ae671c703c3ad6458fd4796a78b4cbdeb">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_MCKR_PLLDIV2         12   ///&lt; PLL Divisor by 2</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00309"></a>00309 
<a name="l00313"></a>00313 <span class="comment">/*\{*/</span>
<a name="l00314"></a><a class="code" href="sam3__pmc_8h.html#ab7a83bd4a7e5264e930593611c373575">00314</a> <span class="preprocessor">#define   PMC_PCK_CSS_MASK     0x7   ///&lt; Master Clock Source Selection mask</span>
<a name="l00315"></a><a class="code" href="sam3__pmc_8h.html#adaf798ce15f243b85ffcd8b492dc1630">00315</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_CSS_SLOW     0x0   ///&lt; Slow Clock is selected</span>
<a name="l00316"></a><a class="code" href="sam3__pmc_8h.html#ae1ce1b24b5eb439e29d7e99503310136">00316</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_CSS_MAIN     0x1   ///&lt; Main Clock is selected</span>
<a name="l00317"></a><a class="code" href="sam3__pmc_8h.html#afa2e8597ddb6680b57a32c6a8ae01938">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_CSS_PLL      0x2   ///&lt; PLL Clock is selected</span>
<a name="l00318"></a><a class="code" href="sam3__pmc_8h.html#a34161a5c27e914a675d3d0d99be23f6c">00318</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_CSS_MCK      0x4   ///&lt; Master Clock is selected</span>
<a name="l00319"></a><a class="code" href="sam3__pmc_8h.html#aa696fb8980c00435a4bd1a90b5541521">00319</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_SHIFT     4</span>
<a name="l00320"></a><a class="code" href="sam3__pmc_8h.html#aad1dec3e94fecc7566577e94d31787f4">00320</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_MASK    (0x7 &lt;&lt; PMC_PCK_PRES_SHIFT)   ///&lt; Programmable Clock Prescaler</span>
<a name="l00321"></a><a class="code" href="sam3__pmc_8h.html#af1df628eaffe57ed5f555ab2a5ec7fbd">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_CLK     (0x0 &lt;&lt; PMC_PCK_PRES_SHIFT)   ///&lt; Selected clock</span>
<a name="l00322"></a><a class="code" href="sam3__pmc_8h.html#ad05118a343a478e9cf56d7aba682aa16">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_CLK_2   (0x1 &lt;&lt; PMC_PCK_PRES_SHIFT)   ///&lt; Selected clock divided by 2</span>
<a name="l00323"></a><a class="code" href="sam3__pmc_8h.html#ae89e0e45a8aaeeab1907e7a9eb0f8b9d">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_CLK_4   (0x2 &lt;&lt; PMC_PCK_PRES_SHIFT)   ///&lt; Selected clock divided by 4</span>
<a name="l00324"></a><a class="code" href="sam3__pmc_8h.html#a80accd7bdbb4ffd96ce17f1b25312354">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_CLK_8   (0x3 &lt;&lt; PMC_PCK_PRES_SHIFT)   ///&lt; Selected clock divided by 8</span>
<a name="l00325"></a><a class="code" href="sam3__pmc_8h.html#a13c7ca8e17d1dc9e2c8b19faa77d1558">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_CLK_16  (0x4 &lt;&lt; PMC_PCK_PRES_SHIFT)   ///&lt; Selected clock divided by 16</span>
<a name="l00326"></a><a class="code" href="sam3__pmc_8h.html#ab9cbcbb0a3c229364e460b3f8042ec68">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_CLK_32  (0x5 &lt;&lt; PMC_PCK_PRES_SHIFT)   ///&lt; Selected clock divided by 32</span>
<a name="l00327"></a><a class="code" href="sam3__pmc_8h.html#a463d8a0aaf69b933e114599799b4fda4">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define   PMC_PCK_PRES_CLK_64  (0x6 &lt;&lt; PMC_PCK_PRES_SHIFT)   ///&lt; Selected clock divided by 64</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00329"></a>00329 
<a name="l00333"></a>00333 <span class="comment">/*\{*/</span>
<a name="l00334"></a><a class="code" href="sam3__pmc_8h.html#a335fb6de7476031032d6ed677216309a">00334</a> <span class="preprocessor">#define PMC_IER_MOSCXTS   0   ///&lt; Main Crystal Oscillator Status Interrupt Enable</span>
<a name="l00335"></a><a class="code" href="sam3__pmc_8h.html#a5cc56143ffe03a492f92640f18331cde">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_LOCK      1   ///&lt; PLL Lock Interrupt Enable</span>
<a name="l00336"></a><a class="code" href="sam3__pmc_8h.html#a253504df313ab46d981bfb0658fce97b">00336</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_MCKRDY    3   ///&lt; Master Clock Ready Interrupt Enable</span>
<a name="l00337"></a><a class="code" href="sam3__pmc_8h.html#af4dc63611af547b0f83ab274c2d4752e">00337</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_PCKRDY0   8   ///&lt; Programmable Clock Ready 0 Interrupt Enable</span>
<a name="l00338"></a><a class="code" href="sam3__pmc_8h.html#aeeab0f98979c5b8f870eeee57982c244">00338</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_PCKRDY1   9   ///&lt; Programmable Clock Ready 1 Interrupt Enable</span>
<a name="l00339"></a><a class="code" href="sam3__pmc_8h.html#a24a074ed0f89ac6b1509943b02659d3b">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_PCKRDY2   10  ///&lt; Programmable Clock Ready 2 Interrupt Enable</span>
<a name="l00340"></a><a class="code" href="sam3__pmc_8h.html#a49fddd4922d096f93940f1315798b2f0">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_MOSCSELS  16  ///&lt; Main Oscillator Selection Status Interrupt Enable</span>
<a name="l00341"></a><a class="code" href="sam3__pmc_8h.html#a7be59432ed75edc559d72c9c76105086">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_MOSCRCS   17  ///&lt; Main On-Chip RC Status Interrupt Enable</span>
<a name="l00342"></a><a class="code" href="sam3__pmc_8h.html#aa104b6a188d4891de1fab952412f6493">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER_CFDEV     18  ///&lt; Clock Failure Detector Event Interrupt Enable</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00344"></a>00344 
<a name="l00348"></a>00348 <span class="comment">/*\{*/</span>
<a name="l00349"></a><a class="code" href="sam3__pmc_8h.html#a091e3936658c1e6f5c29d7b58c956b85">00349</a> <span class="preprocessor">#define PMC_IDR_MOSCXTS   0   ///&lt; Main Crystal Oscillator Status Interrupt Disable</span>
<a name="l00350"></a><a class="code" href="sam3__pmc_8h.html#a4a7d1b799cf5d8eb40aee8e04606ba1d">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_LOCK      1   ///&lt; PLL Lock Interrupt Disable</span>
<a name="l00351"></a><a class="code" href="sam3__pmc_8h.html#ad923488932cac3d9d6f156b7ccc78e52">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_MCKRDY    3   ///&lt; Master Clock Ready Interrupt Disable</span>
<a name="l00352"></a><a class="code" href="sam3__pmc_8h.html#ac6c95ab23e8b9ad179d3db96fa6c5d7b">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_PCKRDY0   8   ///&lt; Programmable Clock Ready 0 Interrupt Disable</span>
<a name="l00353"></a><a class="code" href="sam3__pmc_8h.html#a41d50baa84ca59665f79584f6c769f54">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_PCKRDY1   9   ///&lt; Programmable Clock Ready 1 Interrupt Disable</span>
<a name="l00354"></a><a class="code" href="sam3__pmc_8h.html#a3b5f0b5c79321b5b99ab7f2fdeda0ed1">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_PCKRDY2   10  ///&lt; Programmable Clock Ready 2 Interrupt Disable</span>
<a name="l00355"></a><a class="code" href="sam3__pmc_8h.html#a4b8f0026fb52e9ef54f6fa9711251a47">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_MOSCSELS  16  ///&lt; Main Oscillator Selection Status Interrupt Disable</span>
<a name="l00356"></a><a class="code" href="sam3__pmc_8h.html#a0f474ee8ee020e8615af78dc15a94f4f">00356</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_MOSCRCS   17  ///&lt; Main On-Chip RC Status Interrupt Disable</span>
<a name="l00357"></a><a class="code" href="sam3__pmc_8h.html#ad5c4de338e4ef9731b57b234acc8aec2">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_CFDEV     18  ///&lt; Clock Failure Detector Event Interrupt Disable</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00359"></a>00359 
<a name="l00363"></a>00363 <span class="comment">/*\{*/</span>
<a name="l00364"></a><a class="code" href="sam3__pmc_8h.html#a8fc9ea4663e676dba2f1ce4025589743">00364</a> <span class="preprocessor">#define PMC_SR_MOSCXTS   0   ///&lt; Main XTAL Oscillator Status</span>
<a name="l00365"></a><a class="code" href="sam3__pmc_8h.html#ad28d788f7a8db49f9028568ff8affc95">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_LOCK      1   ///&lt; PLL Lock Status</span>
<a name="l00366"></a><a class="code" href="sam3__pmc_8h.html#ae742c07d37e3011571a705ca768a5fee">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_MCKRDY    3   ///&lt; Master Clock Status</span>
<a name="l00367"></a><a class="code" href="sam3__pmc_8h.html#a3457d80fc8da68f5e954ab338f49fa22">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_OSCSELS   7   ///&lt; Slow Clock Oscillator Selection</span>
<a name="l00368"></a><a class="code" href="sam3__pmc_8h.html#a93e796516593a50d41d0aed02d2f0a27">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_PCKRDY0   8   ///&lt; Programmable Clock Ready Status</span>
<a name="l00369"></a><a class="code" href="sam3__pmc_8h.html#a02a40065bfafdb6c76cb8618e00091c1">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_PCKRDY1   9   ///&lt; Programmable Clock Ready Status</span>
<a name="l00370"></a><a class="code" href="sam3__pmc_8h.html#a838da836c3f0f5774e9ecae5138efe5c">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_PCKRDY2   10  ///&lt; Programmable Clock Ready Status</span>
<a name="l00371"></a><a class="code" href="sam3__pmc_8h.html#ac975de9eb7b93e8ad0b11e7cd6241c4e">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_MOSCSELS  16  ///&lt; Main Oscillator Selection Status</span>
<a name="l00372"></a><a class="code" href="sam3__pmc_8h.html#ae3934311ed8c252aa3a4e4efe277988a">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_MOSCRCS   17  ///&lt; Main On-Chip RC Oscillator Status</span>
<a name="l00373"></a><a class="code" href="sam3__pmc_8h.html#a3adcbc5d4ac14b059a8fa1bdc190b0b0">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_CFDEV     18  ///&lt; Clock Failure Detector Event</span>
<a name="l00374"></a><a class="code" href="sam3__pmc_8h.html#a76baf0ac10e0387d96168f44b4580dff">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_CFDS      19  ///&lt; Clock Failure Detector Status</span>
<a name="l00375"></a><a class="code" href="sam3__pmc_8h.html#a643598dc51cd165a73738e4de195df0e">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_FOS       20  ///&lt; Clock Failure Detector Fault Output Status</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00377"></a>00377 
<a name="l00381"></a>00381 <span class="comment">/*\{*/</span>
<a name="l00382"></a><a class="code" href="sam3__pmc_8h.html#afb541277a0491ee6609499bd2ad386a5">00382</a> <span class="preprocessor">#define PMC_IMR_MOSCXTS   0   ///&lt; Main Crystal Oscillator Status Interrupt Mask</span>
<a name="l00383"></a><a class="code" href="sam3__pmc_8h.html#ad8ebbbee044b479f7dc7b65b95ecdcc4">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_LOCK      1   ///&lt; PLL Lock Interrupt Mask</span>
<a name="l00384"></a><a class="code" href="sam3__pmc_8h.html#a10cbc612871c8036495de27989a24a82">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_MCKRDY    3   ///&lt; Master Clock Ready Interrupt Mask</span>
<a name="l00385"></a><a class="code" href="sam3__pmc_8h.html#a31f003d970a773e7eb1649c26aed0a68">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_PCKRDY0   8   ///&lt; Programmable Clock Ready 0 Interrupt Mask</span>
<a name="l00386"></a><a class="code" href="sam3__pmc_8h.html#ac34959a795514620271d158871cf835d">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_PCKRDY1   9   ///&lt; Programmable Clock Ready 1 Interrupt Mask</span>
<a name="l00387"></a><a class="code" href="sam3__pmc_8h.html#a900f4f1c6b07e3713ce4a4935eea5fee">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_PCKRDY2   10  ///&lt; Programmable Clock Ready 2 Interrupt Mask</span>
<a name="l00388"></a><a class="code" href="sam3__pmc_8h.html#a42aecdc82c4cbec841e4d8a23fdc8bcb">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_MOSCSELS  16  ///&lt; Main Oscillator Selection Status Interrupt Mask</span>
<a name="l00389"></a><a class="code" href="sam3__pmc_8h.html#a3af16d5749c9d5fccbd0a6f736b1b431">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_MOSCRCS   17  ///&lt; Main On-Chip RC Status Interrupt Mask</span>
<a name="l00390"></a><a class="code" href="sam3__pmc_8h.html#abc35a7393eef5393b500fc89a154cafc">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_CFDEV     18  ///&lt; Clock Failure Detector Event Interrupt Mask</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00392"></a>00392 
<a name="l00396"></a>00396 <span class="comment">/*\{*/</span>
<a name="l00397"></a><a class="code" href="sam3__pmc_8h.html#a12706f73e66ce05cbb86fcc4a90ffcb2">00397</a> <span class="preprocessor">#define PMC_FSMR_FSTT0   0   ///&lt; Fast Startup Input Enable 0</span>
<a name="l00398"></a><a class="code" href="sam3__pmc_8h.html#a9ea2a7647ca3147fd349b666b3da4a3a">00398</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT1   1   ///&lt; Fast Startup Input Enable 1</span>
<a name="l00399"></a><a class="code" href="sam3__pmc_8h.html#abfc48683196af6e41928ef97958820bc">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT2   2   ///&lt; Fast Startup Input Enable 2</span>
<a name="l00400"></a><a class="code" href="sam3__pmc_8h.html#a209ebf830fe0d38dec72a4157c8c0285">00400</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT3   3   ///&lt; Fast Startup Input Enable 3</span>
<a name="l00401"></a><a class="code" href="sam3__pmc_8h.html#a6ca1b1aa6cc30dfe611abc2f68c1225f">00401</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT4   4   ///&lt; Fast Startup Input Enable 4</span>
<a name="l00402"></a><a class="code" href="sam3__pmc_8h.html#a9bac35f07a6ff0faaf033f61b161f936">00402</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT5   5   ///&lt; Fast Startup Input Enable 5</span>
<a name="l00403"></a><a class="code" href="sam3__pmc_8h.html#a3b6da1895ec35cc9df97901ed644ecdb">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT6   6   ///&lt; Fast Startup Input Enable 6</span>
<a name="l00404"></a><a class="code" href="sam3__pmc_8h.html#af4ff7e1da5eae4aac4516b218b6c82b3">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT7   7   ///&lt; Fast Startup Input Enable 7</span>
<a name="l00405"></a><a class="code" href="sam3__pmc_8h.html#a3fd561c6fba11d73551dafa5258d3f9a">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT8   8   ///&lt; Fast Startup Input Enable 8</span>
<a name="l00406"></a><a class="code" href="sam3__pmc_8h.html#a2257ec0dcad9ff51bda665ecbb7aea49">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT9   9   ///&lt; Fast Startup Input Enable 9</span>
<a name="l00407"></a><a class="code" href="sam3__pmc_8h.html#a5003254f665d4a31d5cf8868f3d75d4c">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT10  10  ///&lt; Fast Startup Input Enable 10</span>
<a name="l00408"></a><a class="code" href="sam3__pmc_8h.html#a56915eed4e2722adbf69dd25a728251e">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT11  11  ///&lt; Fast Startup Input Enable 11</span>
<a name="l00409"></a><a class="code" href="sam3__pmc_8h.html#af32ce4526f38defc5cf83c0f03befa2e">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT12  12  ///&lt; Fast Startup Input Enable 12</span>
<a name="l00410"></a><a class="code" href="sam3__pmc_8h.html#a965c157ebdda78a7ed073b5babd25c33">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT13  13  ///&lt; Fast Startup Input Enable 13</span>
<a name="l00411"></a><a class="code" href="sam3__pmc_8h.html#a105482e512c6b4f25b3f3b94226b173b">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT14  14  ///&lt; Fast Startup Input Enable 14</span>
<a name="l00412"></a><a class="code" href="sam3__pmc_8h.html#a8a3c7b207ee6621a33cd069df0a57575">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_FSTT15  15  ///&lt; Fast Startup Input Enable 15</span>
<a name="l00413"></a><a class="code" href="sam3__pmc_8h.html#a3dbc26d096503b7121ca9e3fa7f94174">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_RTTAL   16  ///&lt; RTT Alarm Enable</span>
<a name="l00414"></a><a class="code" href="sam3__pmc_8h.html#a369c2d741e5ae3b191e5c7d37c9c6537">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_RTCAL   17  ///&lt; RTC Alarm Enable</span>
<a name="l00415"></a><a class="code" href="sam3__pmc_8h.html#ac6c8b1159a9727ccc4ebf3cc2adb7e76">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSMR_LPM     20  ///&lt; Low Power Mode</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00417"></a>00417 
<a name="l00421"></a>00421 <span class="comment">/*\{*/</span>
<a name="l00422"></a><a class="code" href="sam3__pmc_8h.html#a813b8b86e05864b604df5c1285ba13da">00422</a> <span class="preprocessor">#define PMC_FSPR_FSTP0   0   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00423"></a><a class="code" href="sam3__pmc_8h.html#a8e7974990c3071500c1e5fab42781591">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP1   1   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00424"></a><a class="code" href="sam3__pmc_8h.html#af932ab6bc83c9041e57bf1670f477385">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP2   2   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00425"></a><a class="code" href="sam3__pmc_8h.html#a1d8ee2db1a6fdb081cb43a505f13f69e">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP3   3   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00426"></a><a class="code" href="sam3__pmc_8h.html#ace394bf7a6669894004a5686b22314ee">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP4   4   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00427"></a><a class="code" href="sam3__pmc_8h.html#afe90d4e41210a882dd735eb1805cc6ca">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP5   5   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00428"></a><a class="code" href="sam3__pmc_8h.html#a7ba8d250dfcbbb84f799bcdd3e90e241">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP6   6   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00429"></a><a class="code" href="sam3__pmc_8h.html#acd1d93773f32f90714a2bbc198389259">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP7   7   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00430"></a><a class="code" href="sam3__pmc_8h.html#a013fa142ef5a0c3688621ff0a61e00cf">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP8   8   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00431"></a><a class="code" href="sam3__pmc_8h.html#ad69238d377d7efe27c2037844a09b1ba">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP9   9   ///&lt; Fast Startup Input Polarityx</span>
<a name="l00432"></a><a class="code" href="sam3__pmc_8h.html#aeb1604c6625a840d69f9b5f00448434a">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP10  10  ///&lt; Fast Startup Input Polarityx</span>
<a name="l00433"></a><a class="code" href="sam3__pmc_8h.html#af2c300cdc4856c2dd7d1e1969886cb9b">00433</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP11  11  ///&lt; Fast Startup Input Polarityx</span>
<a name="l00434"></a><a class="code" href="sam3__pmc_8h.html#a687949a08c29554e21890356c019e2d8">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP12  12  ///&lt; Fast Startup Input Polarityx</span>
<a name="l00435"></a><a class="code" href="sam3__pmc_8h.html#ab0cb8b39ace8a891b00b8bc8d961acdd">00435</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP13  13  ///&lt; Fast Startup Input Polarityx</span>
<a name="l00436"></a><a class="code" href="sam3__pmc_8h.html#a4d6fe77d7d37e36ab3e289aaa9b9ab31">00436</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP14  14  ///&lt; Fast Startup Input Polarityx</span>
<a name="l00437"></a><a class="code" href="sam3__pmc_8h.html#aeb71bc909c4ed234066c0acbe8aa2452">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_FSPR_FSTP15  15  ///&lt; Fast Startup Input Polarityx</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00439"></a>00439 
<a name="l00443"></a>00443 <span class="comment">/*\{*/</span>
<a name="l00444"></a><a class="code" href="sam3__pmc_8h.html#a45165c3f02e78973fb1943d7300c05dd">00444</a> <span class="preprocessor">#define PMC_FOCR_FOCLR  0   ///&lt; Fault Output Clear</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00446"></a>00446 
<a name="l00450"></a>00450 <span class="comment">/*\{*/</span>
<a name="l00451"></a><a class="code" href="sam3__pmc_8h.html#a48aab300f7348660f60362ea150d8785">00451</a> <span class="preprocessor">#define PMC_WPMR_WPEN          0   ///&lt; Write Protect Enable</span>
<a name="l00452"></a><a class="code" href="sam3__pmc_8h.html#a86c3dc76f346e810a65c441a07b8fa2e">00452</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPMR_WPKEY_SHIFT   8</span>
<a name="l00453"></a><a class="code" href="sam3__pmc_8h.html#a003450e75ec0ab368bdf0d971daadd6d">00453</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPMR_WPKEY_MASK    (0xffffff &lt;&lt; PMC_WPMR_WPKEY_SHIFT)   ///&lt; Write Protect key mask</span>
<a name="l00454"></a><a class="code" href="sam3__pmc_8h.html#aff36f7adbf79a28e57035aa693eee538">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPMR_WPKEY(value)  ((PMC_WPMR_WPKEY_MASK &amp; ((value) &lt;&lt; PMC_WPMR_WPKEY_SHIFT)))</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00456"></a>00456 
<a name="l00460"></a>00460 <span class="comment">/*\{*/</span>
<a name="l00461"></a><a class="code" href="sam3__pmc_8h.html#a4eb4746cafdee36e702df0223bb3c640">00461</a> <span class="preprocessor">#define PMC_WPSR_WPVS          0   ///&lt; Write Protect Violation Status</span>
<a name="l00462"></a><a class="code" href="sam3__pmc_8h.html#a47dbfc70d8930ae3069f2249226763bd">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPSR_WPVSRC_SHIFT  8</span>
<a name="l00463"></a><a class="code" href="sam3__pmc_8h.html#a0cf62202d905d4f4e8c6c9987572de27">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPSR_WPVSRC_MASK   (0xffff &lt;&lt; PMC_WPSR_WPVSRC_SHIFT)   ///&lt; Write Protect Violation Source mask</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00465"></a>00465 
<a name="l00469"></a>00469 <span class="comment">/*\{*/</span>
<a name="l00470"></a><a class="code" href="sam3__pmc_8h.html#afa4553db88171424c521bef0ebc79583">00470</a> <span class="preprocessor">#define PMC_OCR_CAL4_MASK     0x7f  ///&lt; RC Oscillator Calibration bits for 4 MHz mask</span>
<a name="l00471"></a><a class="code" href="sam3__pmc_8h.html#ade8c1c8e3ba9b7608a2f284d754883b2">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL4(value)   (PMC_OCR_CAL4_MASK &amp; (value))</span>
<a name="l00472"></a><a class="code" href="sam3__pmc_8h.html#a66f57c76dd065ade034713e42feb7f66">00472</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL4          7   ///&lt; Selection of RC Oscillator Calibration bits for 4 MHz</span>
<a name="l00473"></a><a class="code" href="sam3__pmc_8h.html#adacc53a6da3117d8512f84ef85472bf1">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL8_SHIFT    8</span>
<a name="l00474"></a><a class="code" href="sam3__pmc_8h.html#ab68ae9d45485ba186b90e7b52d8ef4c1">00474</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL8_MASK     (0x7f &lt;&lt; PMC_OCR_CAL8_SHIFT)   ///&lt; RC Oscillator Calibration bits for 8 MHz mask</span>
<a name="l00475"></a><a class="code" href="sam3__pmc_8h.html#a914c02dfef2c0a80f6ab649772016836">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL8(value)   ((PMC_OCR_CAL8_MASK &amp; ((value) &lt;&lt; PMC_OCR_CAL8_SHIFT)))</span>
<a name="l00476"></a><a class="code" href="sam3__pmc_8h.html#a78fbc712afb0e5fbacf4cf74ca649d5d">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL8          15  ///&lt; Selection of RC Oscillator Calibration bits for 8 MHz</span>
<a name="l00477"></a><a class="code" href="sam3__pmc_8h.html#a003bca07b3845e80c77d8ce0f6aef41e">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL12_SHIFT   16</span>
<a name="l00478"></a><a class="code" href="sam3__pmc_8h.html#a10b8a0d72b0edfa4e09541d948709498">00478</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL12_MASK    (0x7f &lt;&lt; PMC_OCR_CAL12_SHIFT)   ///&lt; RC Oscillator Calibration bits for 12 MHz mask</span>
<a name="l00479"></a><a class="code" href="sam3__pmc_8h.html#abe02650a445a5060a3c8904445b943d7">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_CAL12(value)  ((PMC_OCR_CAL12_MASK &amp; ((value) &lt;&lt; PMC_OCR_CAL12_SHIFT)))</span>
<a name="l00480"></a><a class="code" href="sam3__pmc_8h.html#a2dd373794cde6eef1c27f9a73d54f470">00480</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_OCR_SEL12         23   ///&lt; Selection of RC Oscillator Calibration bits for 12 MHz</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00482"></a>00482 
<a name="l00483"></a>00483 
<a name="l00484"></a>00484 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_PMC_H */</span>
</pre></div></div>
</div>


