# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.1 win64 Jan 23 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do mips.tcl
# 
#   design_library {mips.v
# 		exmem.v
# 		mipsmem.v
# 		}
#   test_library   {mipstest.v}
# 
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 13:49:40 on Sep 20,2023
# vlog -reportprogress 300 mips.v 
# -- Compiling module mips
# -- Compiling module controller
# -- Compiling module alucontrol
# -- Compiling module datapath
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module zerodetect
# -- Compiling module flop
# -- Compiling module flopen
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux4
# 
# Top level modules:
# 	mips
# End time: 13:49:40 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 13:49:40 on Sep 20,2023
# vlog -reportprogress 300 exmem.v 
# -- Compiling module exmem
# 
# Top level modules:
# 	exmem
# End time: 13:49:40 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 13:49:40 on Sep 20,2023
# vlog -reportprogress 300 mipsmem.v 
# -- Compiling module mips_mem
# 
# Top level modules:
# 	mips_mem
# End time: 13:49:40 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 13:49:40 on Sep 20,2023
# vlog -reportprogress 300 mipstest.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:49:41 on Sep 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.top 
# Start time: 13:49:41 on Sep 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.top(fast)
# Loading work.mips_mem(fast)
# Loading work.mips(fast)
# Loading work.controller(fast)
# Loading work.alucontrol(fast)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopen(fast)
# Loading work.flopenr(fast)
# Loading work.flop(fast)
# Loading work.mux2(fast__1)
# Loading work.mux4(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
# Loading work.zerodetect(fast)
# Loading work.exmem(fast)
# ***** Fibonacci Simulation was successful!!!!!!*****
# ** Note: $stop    : mipstest.v(16)
#    Time: 4022 ns  Iteration: 0  Instance: /top
# Break in Module top at mipstest.v line 16
# End time: 14:47:34 on Sep 20,2023, Elapsed time: 0:57:53
# Errors: 0, Warnings: 1
