From 3ebcd0baa1c8da4916de212e9e99a28c47ed7c15 Mon Sep 17 00:00:00 2001
From: Dinesh Sudham <dineshx.sudham@intel.com>
Date: Mon, 13 May 2019 15:32:06 +0800
Subject: [PATCH] DRVLIB_SW-2190: Port Trunking PCE code integration into 8.x

---
 drivers/net/ethernet/lantiq/switch-api/gsw_flow_pce.c | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/drivers/net/ethernet/lantiq/switch-api/gsw_flow_pce.c b/drivers/net/ethernet/lantiq/switch-api/gsw_flow_pce.c
index c71e956d4475..f8dea12f4c68 100644
--- a/drivers/net/ethernet/lantiq/switch-api/gsw_flow_pce.c
+++ b/drivers/net/ethernet/lantiq/switch-api/gsw_flow_pce.c
@@ -590,10 +590,10 @@ const PCE_MICROCODE pce_mc_max_ifx_tag_m = {
 	PCE_MC_M(0x0000, 0x00F8, 36, GOUT_NONE, 0, INSTR, GFLAG_NO,  0),
 	PCE_MC_M(0x0000, 0x0000, 44, GOUT_NONE, 0, INSTR, GFLAG_NO,  0),
 	PCE_MC_M(0x0000, 0x0000, 44, GOUT_SIP0, 16, INSTR, GFLAG_NO,  0),
-	PCE_MC_M(0x0000, 0x0000, 45, GOUT_APP0, 3, INSTR, GFLAG_IGMP, 0),
-	PCE_MC_M(0x1000, 0x1000, 46, GOUT_NONE, 0, INSTR, GFLAG_NN2, 0),
-	PCE_MC_M(0x2000, 0x2000, 47, GOUT_NONE, 0, INSTR, GFLAG_NN1, 0),
-	PCE_MC_M(0x0000, 0x0000, 48, GOUT_IGMP1, 1, INSTR, GFLAG_NO, 0),
+	PCE_MC_M(0x0000, 0x0000, 45, GOUT_APP0, 2, INSTR, GFLAG_IGMP, 0),
+	PCE_MC_M(0x0400, 0x0400, 46, GOUT_NONE, 0, INSTR, GFLAG_NN2, 0),
+	PCE_MC_M(0x0800, 0x0800, 47, GOUT_NONE, 0, INSTR, GFLAG_NN1, 0),
+	PCE_MC_M(0x0000, 0x0000, 48, GOUT_IGMP0, 2, INSTR, GFLAG_NO, 0),
 	PCE_MC_M(0x0000, 0x0000, 48, GOUT_NONE, 0, INSTR, GFLAG_END,  0),
 	PCE_MC_M(0x0000, 0x0000, 48, GOUT_NONE, 0, INSTR, GFLAG_END,  0),
 	PCE_MC_M(0x0000, 0x0000, 48, GOUT_NONE, 0, INSTR, GFLAG_END,  0),
