{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 10:24:00 2022 " "Info: Processing started: Mon Apr 25 10:24:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoVersaoNova -c projetoVersaoNova " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoVersaoNova -c projetoVersaoNova" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conversor.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Info: Found entity 1: conversor" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Info: Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/decodificador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Info: Found entity 1: fsm" {  } { { "fsm.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/fsm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/contador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Info: Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(16): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(18): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(20): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(22): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(23): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(24): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at cronometro.v(25): instance has no name" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Info: Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:comb_3 " "Info: Elaborating entity \"fsm\" for hierarchy \"fsm:comb_3\"" {  } { { "cronometro.v" "comb_3" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:comb_4 " "Info: Elaborating entity \"contador\" for hierarchy \"contador:comb_4\"" {  } { { "cronometro.v" "comb_4" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 contador.v(16) " "Warning (10230): Verilog HDL assignment warning at contador.v(16): truncated value with size 32 to match size of target (14)" {  } { { "contador.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/contador.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 contador.v(20) " "Warning (10230): Verilog HDL assignment warning at contador.v(20): truncated value with size 32 to match size of target (31)" {  } { { "contador.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/contador.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:comb_5 " "Info: Elaborating entity \"conversor\" for hierarchy \"conversor:comb_5\"" {  } { { "cronometro.v" "comb_5" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pausaDis conversor.v(9) " "Warning (10235): Verilog HDL Always Construct warning at conversor.v(9): variable \"pausaDis\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversor.v(10) " "Warning (10230): Verilog HDL assignment warning at conversor.v(10): truncated value with size 32 to match size of target (4)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversor.v(11) " "Warning (10230): Verilog HDL assignment warning at conversor.v(11): truncated value with size 32 to match size of target (4)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversor.v(12) " "Warning (10230): Verilog HDL assignment warning at conversor.v(12): truncated value with size 32 to match size of target (4)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversor.v(13) " "Warning (10230): Verilog HDL assignment warning at conversor.v(13): truncated value with size 32 to match size of target (4)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num0 conversor.v(8) " "Warning (10240): Verilog HDL Always Construct warning at conversor.v(8): inferring latch(es) for variable \"num0\", which holds its previous value in one or more paths through the always construct" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num1 conversor.v(8) " "Warning (10240): Verilog HDL Always Construct warning at conversor.v(8): inferring latch(es) for variable \"num1\", which holds its previous value in one or more paths through the always construct" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num2 conversor.v(8) " "Warning (10240): Verilog HDL Always Construct warning at conversor.v(8): inferring latch(es) for variable \"num2\", which holds its previous value in one or more paths through the always construct" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num3 conversor.v(8) " "Warning (10240): Verilog HDL Always Construct warning at conversor.v(8): inferring latch(es) for variable \"num3\", which holds its previous value in one or more paths through the always construct" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[0\] conversor.v(8) " "Info (10041): Inferred latch for \"num3\[0\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[1\] conversor.v(8) " "Info (10041): Inferred latch for \"num3\[1\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[2\] conversor.v(8) " "Info (10041): Inferred latch for \"num3\[2\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[3\] conversor.v(8) " "Info (10041): Inferred latch for \"num3\[3\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] conversor.v(8) " "Info (10041): Inferred latch for \"num2\[0\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] conversor.v(8) " "Info (10041): Inferred latch for \"num2\[1\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] conversor.v(8) " "Info (10041): Inferred latch for \"num2\[2\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] conversor.v(8) " "Info (10041): Inferred latch for \"num2\[3\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] conversor.v(8) " "Info (10041): Inferred latch for \"num1\[0\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] conversor.v(8) " "Info (10041): Inferred latch for \"num1\[1\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] conversor.v(8) " "Info (10041): Inferred latch for \"num1\[2\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] conversor.v(8) " "Info (10041): Inferred latch for \"num1\[3\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[0\] conversor.v(8) " "Info (10041): Inferred latch for \"num0\[0\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[1\] conversor.v(8) " "Info (10041): Inferred latch for \"num0\[1\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[2\] conversor.v(8) " "Info (10041): Inferred latch for \"num0\[2\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[3\] conversor.v(8) " "Info (10041): Inferred latch for \"num0\[3\]\" at conversor.v(8)" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:comb_6 " "Info: Elaborating entity \"decodificador\" for hierarchy \"decodificador:comb_6\"" {  } { { "cronometro.v" "comb_6" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[0\] " "Warning (12110): Net \"sinalNumDis0\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[1\] " "Warning (12110): Net \"sinalNumDis0\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[2\] " "Warning (12110): Net \"sinalNumDis0\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[0\] " "Warning (12110): Net \"sinalNumDis1\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[1\] " "Warning (12110): Net \"sinalNumDis1\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[2\] " "Warning (12110): Net \"sinalNumDis1\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[0\] " "Warning (12110): Net \"sinalNumDis2\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[1\] " "Warning (12110): Net \"sinalNumDis2\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[2\] " "Warning (12110): Net \"sinalNumDis2\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[0\] " "Warning (12110): Net \"sinalNumDis3\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[1\] " "Warning (12110): Net \"sinalNumDis3\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[2\] " "Warning (12110): Net \"sinalNumDis3\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[0\] " "Warning (12110): Net \"sinalNumDis0\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[1\] " "Warning (12110): Net \"sinalNumDis0\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[2\] " "Warning (12110): Net \"sinalNumDis0\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[0\] " "Warning (12110): Net \"sinalNumDis1\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[1\] " "Warning (12110): Net \"sinalNumDis1\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[2\] " "Warning (12110): Net \"sinalNumDis1\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[0\] " "Warning (12110): Net \"sinalNumDis2\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[1\] " "Warning (12110): Net \"sinalNumDis2\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[2\] " "Warning (12110): Net \"sinalNumDis2\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[0\] " "Warning (12110): Net \"sinalNumDis3\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[1\] " "Warning (12110): Net \"sinalNumDis3\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[2\] " "Warning (12110): Net \"sinalNumDis3\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[0\] " "Warning (12110): Net \"sinalNumDis0\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[1\] " "Warning (12110): Net \"sinalNumDis0\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis0\[2\] " "Warning (12110): Net \"sinalNumDis0\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis0\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[0\] " "Warning (12110): Net \"sinalNumDis1\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[1\] " "Warning (12110): Net \"sinalNumDis1\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis1\[2\] " "Warning (12110): Net \"sinalNumDis1\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis1\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[0\] " "Warning (12110): Net \"sinalNumDis2\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[1\] " "Warning (12110): Net \"sinalNumDis2\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis2\[2\] " "Warning (12110): Net \"sinalNumDis2\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis2\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[0\] " "Warning (12110): Net \"sinalNumDis3\[0\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[0\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[1\] " "Warning (12110): Net \"sinalNumDis3\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[1\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sinalNumDis3\[2\] " "Warning (12110): Net \"sinalNumDis3\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "sinalNumDis3\[2\]" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Mod0\"" {  } { { "conversor.v" "Mod0" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Div0\"" {  } { { "conversor.v" "Div0" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Mod1\"" {  } { { "conversor.v" "Mod1" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Div1\"" {  } { { "conversor.v" "Div1" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Mod2\"" {  } { { "conversor.v" "Mod2" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Div2\"" {  } { { "conversor.v" "Div2" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:comb_5\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:comb_5\|Mod3\"" {  } { { "conversor.v" "Mod3" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:comb_5\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"conversor:comb_5\|lpm_divide:Mod0\"" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:comb_5\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"conversor:comb_5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Info: Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Info: Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:comb_5\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"conversor:comb_5\|lpm_divide:Div0\"" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:comb_5\|lpm_divide:Div0 " "Info: Instantiated megafunction \"conversor:comb_5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Info: Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:comb_5\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"conversor:comb_5\|lpm_divide:Div1\"" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:comb_5\|lpm_divide:Div1 " "Info: Instantiated megafunction \"conversor:comb_5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Info: Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Info: Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:comb_5\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"conversor:comb_5\|lpm_divide:Div2\"" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:comb_5\|lpm_divide:Div2 " "Info: Instantiated megafunction \"conversor:comb_5\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Info: Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Info: Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:comb_3\|estadoAtual~2 " "Info: Register \"fsm:comb_3\|estadoAtual~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fsm:comb_3\|estadoAtual~3 " "Info: Register \"fsm:comb_3\|estadoAtual~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~0" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~0" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversor:comb_5\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversor:comb_5\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Documents/EC/2°/SD/Projeto 2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetoVersaoNova " "Warning: Ignored assignments for entity \"projetoVersaoNova\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetoVersaoNova -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetoVersaoNova -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVersaoNova -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVersaoNova -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "932 " "Info: Implemented 932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "895 " "Info: Implemented 895 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 10:24:03 2022 " "Info: Processing ended: Mon Apr 25 10:24:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 10:24:03 2022 " "Info: Processing started: Mon Apr 25 10:24:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoVersaoNova -c projetoVersaoNova " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoVersaoNova -c projetoVersaoNova" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoVersaoNova EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"projetoVersaoNova\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 2066 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 2068 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 2070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 2072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 2074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num0\[0\]\|combout " "Warning: Node \"comb_5\|num0\[0\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num0\[1\]\|combout " "Warning: Node \"comb_5\|num0\[1\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num0\[2\]\|combout " "Warning: Node \"comb_5\|num0\[2\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num0\[3\]\|combout " "Warning: Node \"comb_5\|num0\[3\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num1\[0\]\|combout " "Warning: Node \"comb_5\|num1\[0\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num1\[1\]\|combout " "Warning: Node \"comb_5\|num1\[1\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num1\[2\]\|combout " "Warning: Node \"comb_5\|num1\[2\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num1\[3\]\|combout " "Warning: Node \"comb_5\|num1\[3\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num2\[0\]\|combout " "Warning: Node \"comb_5\|num2\[0\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num2\[1\]\|combout " "Warning: Node \"comb_5\|num2\[1\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num2\[2\]\|combout " "Warning: Node \"comb_5\|num2\[2\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num2\[3\]\|combout " "Warning: Node \"comb_5\|num2\[3\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num3\[0\]\|combout " "Warning: Node \"comb_5\|num3\[0\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num3\[1\]\|combout " "Warning: Node \"comb_5\|num3\[1\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num3\[2\]\|combout " "Warning: Node \"comb_5\|num3\[2\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num3\[3\]\|combout " "Warning: Node \"comb_5\|num3\[3\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoVersaoNova.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'projetoVersaoNova.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 3 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 2062 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm:comb_3\|estadoAtual.pausado  " "Info: Automatically promoted node fsm:comb_3\|estadoAtual.pausado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:comb_3\|Selector3~0 " "Info: Destination node fsm:comb_3\|Selector3~0" {  } { { "fsm.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/fsm.v" 81 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:comb_3|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 829 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:comb_3\|Selector1~0 " "Info: Destination node fsm:comb_3\|Selector1~0" {  } { { "fsm.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/fsm.v" 81 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:comb_3|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 830 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:comb_3\|Selector1~1 " "Info: Destination node fsm:comb_3\|Selector1~1" {  } { { "fsm.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/fsm.v" 81 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:comb_3|Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 831 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm:comb_3\|Selector2~1 " "Info: Destination node fsm:comb_3\|Selector2~1" {  } { { "fsm.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/fsm.v" 81 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:comb_3|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 837 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led\[1\]~output " "Info: Destination node led\[1\]~output" {  } { { "cronometro.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/cronometro.v" 6 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[1]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 2027 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fsm.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/fsm.v" 14 -1 0 } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:comb_3|estadoAtual.pausado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/EC/2°/SD/Projeto 2/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X69_Y49 X80_Y60 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Info: Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 10:24:19 2022 " "Info: Processing ended: Mon Apr 25 10:24:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 10:24:20 2022 " "Info: Processing started: Mon Apr 25 10:24:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoVersaoNova -c projetoVersaoNova " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoVersaoNova -c projetoVersaoNova" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 10:24:20 2022 " "Info: Processing started: Mon Apr 25 10:24:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projetoVersaoNova -c projetoVersaoNova " "Info: Command: quartus_sta projetoVersaoNova -c projetoVersaoNova" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "projetoVersaoNova " "Warning: Ignored assignments for entity \"projetoVersaoNova\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity projetoVersaoNova -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity projetoVersaoNova -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVersaoNova -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity projetoVersaoNova -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num0\[0\]\|combout " "Warning: Node \"comb_5\|num0\[0\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num0\[2\]\|combout " "Warning: Node \"comb_5\|num0\[2\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num0\[1\]\|combout " "Warning: Node \"comb_5\|num0\[1\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num0\[3\]\|combout " "Warning: Node \"comb_5\|num0\[3\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num1\[1\]\|combout " "Warning: Node \"comb_5\|num1\[1\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num1\[2\]\|combout " "Warning: Node \"comb_5\|num1\[2\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num1\[0\]\|combout " "Warning: Node \"comb_5\|num1\[0\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num1\[3\]\|combout " "Warning: Node \"comb_5\|num1\[3\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num2\[2\]\|combout " "Warning: Node \"comb_5\|num2\[2\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num2\[3\]\|combout " "Warning: Node \"comb_5\|num2\[3\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num2\[0\]\|combout " "Warning: Node \"comb_5\|num2\[0\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num2\[1\]\|combout " "Warning: Node \"comb_5\|num2\[1\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num3\[3\]\|combout " "Warning: Node \"comb_5\|num3\[3\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num3\[1\]\|combout " "Warning: Node \"comb_5\|num3\[1\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num3\[2\]\|combout " "Warning: Node \"comb_5\|num3\[2\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comb_5\|num3\[0\]\|combout " "Warning: Node \"comb_5\|num3\[0\]\|combout\" is a latch" {  } { { "conversor.v" "" { Text "D:/Documents/EC/2°/SD/Projeto 2/conversor.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoVersaoNova.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'projetoVersaoNova.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm:comb_3\|estadoAtual.pausado fsm:comb_3\|estadoAtual.pausado " "Info: create_clock -period 1.000 -name fsm:comb_3\|estadoAtual.pausado fsm:comb_3\|estadoAtual.pausado" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.638 " "Info: Worst-case setup slack is -27.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.638      -360.930 fsm:comb_3\|estadoAtual.pausado  " "Info:   -27.638      -360.930 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.622      -305.595 clk  " "Info:    -7.622      -305.595 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.205 " "Info: Worst-case hold slack is -0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205        -0.553 clk  " "Info:    -0.205        -0.553 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033         0.000 fsm:comb_3\|estadoAtual.pausado  " "Info:     1.033         0.000 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -71.105 clk  " "Info:    -3.000       -71.105 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 fsm:comb_3\|estadoAtual.pausado  " "Info:     0.434         0.000 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.996 " "Info: Worst-case setup slack is -24.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.996      -326.173 fsm:comb_3\|estadoAtual.pausado  " "Info:   -24.996      -326.173 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.844      -273.138 clk  " "Info:    -6.844      -273.138 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.184 " "Info: Worst-case hold slack is -0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.545 clk  " "Info:    -0.184        -0.545 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.976         0.000 fsm:comb_3\|estadoAtual.pausado  " "Info:     0.976         0.000 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -71.105 clk  " "Info:    -3.000       -71.105 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 fsm:comb_3\|estadoAtual.pausado  " "Info:     0.455         0.000 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fsm:comb_3\|estadoAtual.pausado\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.875 " "Info: Worst-case setup slack is -12.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.875      -167.498 fsm:comb_3\|estadoAtual.pausado  " "Info:   -12.875      -167.498 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.346      -125.495 clk  " "Info:    -3.346      -125.495 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.314 " "Info: Worst-case hold slack is -0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314        -1.104 clk  " "Info:    -0.314        -1.104 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 fsm:comb_3\|estadoAtual.pausado  " "Info:     0.466         0.000 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.120 clk  " "Info:    -3.000       -59.120 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 fsm:comb_3\|estadoAtual.pausado  " "Info:     0.410         0.000 fsm:comb_3\|estadoAtual.pausado " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 10:24:23 2022 " "Info: Processing ended: Mon Apr 25 10:24:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Info: Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 10:24:25 2022 " "Info: Processing ended: Mon Apr 25 10:24:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Info: Quartus II Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
