<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="apbtoi2c.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="apb_i2c_ic.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="apb_i2c_ic.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="apb_i2c_ic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="apb_i2c_ic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="apb_i2c_ic.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="apb_i2c_ic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="apb_i2c_ic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="apb_i2c_ic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="apb_i2c_ic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="apb_i2c_ic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="apb_i2c_ic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="apb_i2c_ic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="apb_i2c_ic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="apb_i2c_ic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="apb_i2c_ic.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="apb_i2c_ic.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="apb_i2c_ic.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="apb_i2c_ic.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="apb_i2c_ic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="apb_i2c_ic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="apb_i2c_ic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="apb_i2c_ic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="apb_i2c_ic.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="apb_i2c_ic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="apb_i2c_ic.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="apb_i2c_ic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="apb_i2c_ic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="apb_i2c_ic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="apb_i2c_ic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="apb_i2c_ic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="apb_i2c_ic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="apb_i2c_ic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="apb_i2c_ic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="apb_i2c_ic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="apb_i2c_ic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="apb_i2c_ic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="apb_i2c_ic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="apb_i2c_ic_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="apb_i2c_ic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="apb_i2c_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="apb_i2c_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="apb_i2c_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="apb_i2c_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1670322576" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1670322576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670324518" xil_pn:in_ck="-127664385628025612" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670324518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="apb_i2c_ic.v"/>
      <outfile xil_pn:name="apb_i2c_tb.v"/>
      <outfile xil_pn:name="apb_slave.v"/>
      <outfile xil_pn:name="i2c_bridge.v"/>
      <outfile xil_pn:name="i2c_master.v"/>
    </transform>
    <transform xil_pn:end_ts="1670322576" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5691327625421515580" xil_pn:start_ts="1670322576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670322576" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7925520719065053946" xil_pn:start_ts="1670322576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670322576" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6085577971344165984" xil_pn:start_ts="1670322576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670324521" xil_pn:in_ck="-127664385628025612" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670324521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="apb_i2c_ic.v"/>
      <outfile xil_pn:name="apb_i2c_tb.v"/>
      <outfile xil_pn:name="apb_slave.v"/>
      <outfile xil_pn:name="i2c_bridge.v"/>
      <outfile xil_pn:name="i2c_master.v"/>
    </transform>
    <transform xil_pn:end_ts="1680857469" xil_pn:in_ck="-127664385628025612" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3358746221813552681" xil_pn:start_ts="1680857467">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="apb_i2c_tb_beh.prj"/>
      <outfile xil_pn:name="apb_i2c_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1686508467" xil_pn:in_ck="4918996604815268884" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7332951479870357178" xil_pn:start_ts="1686508466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="apb_i2c_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1671039673" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1671039673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671039673" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3794200780345869232" xil_pn:start_ts="1671039673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671039673" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6085577971344165984" xil_pn:start_ts="1671039673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671039673" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1671039673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671039673" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4258903857886468398" xil_pn:start_ts="1671039673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671039673" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1671039673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671039673" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3575200525958837590" xil_pn:start_ts="1671039673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671039681" xil_pn:in_ck="-6053028519999608949" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9187908291124601489" xil_pn:start_ts="1671039673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="apb_i2c_ic.lso"/>
      <outfile xil_pn:name="apb_i2c_ic.ngc"/>
      <outfile xil_pn:name="apb_i2c_ic.ngr"/>
      <outfile xil_pn:name="apb_i2c_ic.prj"/>
      <outfile xil_pn:name="apb_i2c_ic.stx"/>
      <outfile xil_pn:name="apb_i2c_ic.syr"/>
      <outfile xil_pn:name="apb_i2c_ic.xst"/>
      <outfile xil_pn:name="apb_i2c_ic_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1671039681" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767109247982508157" xil_pn:start_ts="1671039681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
    </transform>
    <transform xil_pn:end_ts="1671039686" xil_pn:in_ck="-3201684759244130559" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9017256216150994689" xil_pn:start_ts="1671039681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="apb_i2c_ic.bld"/>
      <outfile xil_pn:name="apb_i2c_ic.ngd"/>
      <outfile xil_pn:name="apb_i2c_ic_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1671039719" xil_pn:in_ck="-3201684759244130558" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1671039704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="apb_i2c_ic.pcf"/>
      <outfile xil_pn:name="apb_i2c_ic_map.map"/>
      <outfile xil_pn:name="apb_i2c_ic_map.mrp"/>
      <outfile xil_pn:name="apb_i2c_ic_map.ncd"/>
      <outfile xil_pn:name="apb_i2c_ic_map.ngm"/>
      <outfile xil_pn:name="apb_i2c_ic_map.xrpt"/>
      <outfile xil_pn:name="apb_i2c_ic_summary.xml"/>
      <outfile xil_pn:name="apb_i2c_ic_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1671039730" xil_pn:in_ck="3481558386375735067" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1671039719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="apb_i2c_ic.ncd"/>
      <outfile xil_pn:name="apb_i2c_ic.pad"/>
      <outfile xil_pn:name="apb_i2c_ic.par"/>
      <outfile xil_pn:name="apb_i2c_ic.ptwx"/>
      <outfile xil_pn:name="apb_i2c_ic.unroutes"/>
      <outfile xil_pn:name="apb_i2c_ic.xpi"/>
      <outfile xil_pn:name="apb_i2c_ic_pad.csv"/>
      <outfile xil_pn:name="apb_i2c_ic_pad.txt"/>
      <outfile xil_pn:name="apb_i2c_ic_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1671039743" xil_pn:in_ck="-3201684759244130690" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1671039733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="apb_i2c_ic.bgn"/>
      <outfile xil_pn:name="apb_i2c_ic.bit"/>
      <outfile xil_pn:name="apb_i2c_ic.drc"/>
      <outfile xil_pn:name="apb_i2c_ic.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1671039730" xil_pn:in_ck="-3201684759244130690" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1671039725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="apb_i2c_ic.twr"/>
      <outfile xil_pn:name="apb_i2c_ic.twx"/>
    </transform>
    <transform xil_pn:end_ts="1671039751" xil_pn:in_ck="-3201684759244130558" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1671039749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
    </transform>
  </transforms>

</generated_project>
