// Seed: 1531699260
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  generate
    if (1) begin : LABEL_0
      wire id_3;
      ;
    end
  endgenerate
  assign module_1.id_43 = 0;
endmodule
module module_1 #(
    parameter id_19 = 32'd97
) (
    input wand id_0,
    output tri0 id_1,
    input wire id_2,
    input wor id_3,
    input tri1 id_4,
    output logic id_5,
    input supply1 id_6,
    input supply1 id_7
    , _id_19,
    output uwire id_8,
    output supply1 id_9,
    input wand id_10,
    input tri0 id_11,
    input tri1 id_12,
    output wire id_13,
    output uwire id_14,
    input uwire id_15,
    input uwire id_16,
    output tri id_17
);
  wire id_20;
  ;
  logic [7:0] id_21;
  wire [-1 : -1] id_22;
  logic id_23;
  ;
  assign id_21[{1'h0}] = id_22;
  assign id_23 = id_23;
  always
    if (1);
    else id_5 <= id_3 == id_21;
  assign id_5 = -1'b0;
  wand  [  id_19  :  1 'b0 ]  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_12,
      id_9
  );
  assign id_49 = -1 + -1;
endmodule
