$date
	Tue Oct 06 01:41:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_Demux_if $end
$scope module tb $end
$var wire 1 ! in $end
$var wire 2 " sel [1:0] $end
$var reg 4 # out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 #
b0 "
1!
$end
#1000
b10 #
b1 "
#2000
b100 #
b10 "
#3000
b1000 #
b11 "
#4000
