<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US8041873 - Multiple module computer system and method including differential signal ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Multiple module computer system and method including differential signal channel comprising unidirectional serial bit channels to transmit encoded peripheral component interconnect bus transaction data"><meta name="DC.contributor" content="William W. Y. Chu" scheme="inventor"><meta name="DC.contributor" content="Acqis Llc" scheme="assignee"><meta name="DC.date" content="2009-7-16" scheme="dateSubmitted"><meta name="DC.description" content="A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to a connector. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system."><meta name="DC.date" content="2011-10-18" scheme="issued"><meta name="DC.relation" content="US:3996585" scheme="references"><meta name="DC.relation" content="US:4141068" scheme="references"><meta name="DC.relation" content="US:4228496" scheme="references"><meta name="DC.relation" content="US:4453215" scheme="references"><meta name="DC.relation" content="US:4623964" scheme="references"><meta name="DC.relation" content="US:4670837" scheme="references"><meta name="DC.relation" content="US:4680674" scheme="references"><meta name="DC.relation" content="US:4700362" scheme="references"><meta name="DC.relation" content="US:4760276" scheme="references"><meta name="DC.relation" content="US:4769764" scheme="references"><meta name="DC.relation" content="US:4791524" scheme="references"><meta name="DC.relation" content="US:4799258" scheme="references"><meta name="DC.relation" content="US:4872091" scheme="references"><meta name="DC.relation" content="US:4890282" scheme="references"><meta name="DC.relation" content="US:4918572" scheme="references"><meta name="DC.relation" content="US:4939735" scheme="references"><meta name="DC.relation" content="US:5056141" scheme="references"><meta name="DC.relation" content="US:5086499" scheme="references"><meta name="DC.relation" content="US:5103446" scheme="references"><meta name="DC.relation" content="US:5187645" scheme="references"><meta name="DC.relation" content="US:5191581" scheme="references"><meta name="DC.relation" content="US:5251097" scheme="references"><meta name="DC.relation" content="US:5278509" scheme="references"><meta name="DC.relation" content="US:5278730" scheme="references"><meta name="DC.relation" content="US:5282247" scheme="references"><meta name="DC.relation" content="US:5293487" scheme="references"><meta name="DC.relation" content="US:5293497" scheme="references"><meta name="DC.relation" content="US:5311397" scheme="references"><meta name="DC.relation" content="US:5317477" scheme="references"><meta name="DC.relation" content="US:5319771" scheme="references"><meta name="DC.relation" content="US:5325517" scheme="references"><meta name="DC.relation" content="US:5331509" scheme="references"><meta name="DC.relation" content="US:5339408" scheme="references"><meta name="DC.relation" content="US:5355391" scheme="references"><meta name="DC.relation" content="US:5428806" scheme="references"><meta name="DC.relation" content="US:5430607" scheme="references"><meta name="DC.relation" content="US:5432939" scheme="references"><meta name="DC.relation" content="US:5436857" scheme="references"><meta name="DC.relation" content="US:5436902" scheme="references"><meta name="DC.relation" content="US:5463742" scheme="references"><meta name="DC.relation" content="US:5519843" scheme="references"><meta name="DC.relation" content="US:5533125" scheme="references"><meta name="DC.relation" content="US:5537544" scheme="references"><meta name="DC.relation" content="US:5539616" scheme="references"><meta name="DC.relation" content="US:5546463" scheme="references"><meta name="DC.relation" content="US:5550710" scheme="references"><meta name="DC.relation" content="US:5550861" scheme="references"><meta name="DC.relation" content="US:5552776" scheme="references"><meta name="DC.relation" content="US:5572441" scheme="references"><meta name="DC.relation" content="US:5577205" scheme="references"><meta name="DC.relation" content="US:5578940" scheme="references"><meta name="DC.relation" content="US:5588850" scheme="references"><meta name="DC.relation" content="US:5590377" scheme="references"><meta name="DC.relation" content="US:5600800" scheme="references"><meta name="DC.relation" content="US:5603044" scheme="references"><meta name="DC.relation" content="US:5606717" scheme="references"><meta name="DC.relation" content="US:5608608" scheme="references"><meta name="DC.relation" content="US:5623637" scheme="references"><meta name="DC.relation" content="US:5630057" scheme="references"><meta name="DC.relation" content="US:5638521" scheme="references"><meta name="DC.relation" content="US:5640302" scheme="references"><meta name="DC.relation" content="US:5648762" scheme="references"><meta name="DC.relation" content="US:5659773" scheme="references"><meta name="DC.relation" content="US:5663661" scheme="references"><meta name="DC.relation" content="US:5673172" scheme="references"><meta name="DC.relation" content="US:5673174" scheme="references"><meta name="DC.relation" content="US:5680126" scheme="references"><meta name="DC.relation" content="US:5680536" scheme="references"><meta name="DC.relation" content="US:5689654" scheme="references"><meta name="DC.relation" content="US:5708840" scheme="references"><meta name="DC.relation" content="US:5721837" scheme="references"><meta name="DC.relation" content="US:5721842" scheme="references"><meta name="DC.relation" content="US:5724591" scheme="references"><meta name="DC.relation" content="US:5737194" scheme="references"><meta name="DC.relation" content="US:5737524" scheme="references"><meta name="DC.relation" content="US:5745733" scheme="references"><meta name="DC.relation" content="US:5751711" scheme="references"><meta name="DC.relation" content="US:5752080" scheme="references"><meta name="DC.relation" content="US:5764924" scheme="references"><meta name="DC.relation" content="US:5774703" scheme="references"><meta name="DC.relation" content="US:5774704" scheme="references"><meta name="DC.relation" content="US:5795228" scheme="references"><meta name="DC.relation" content="US:5802391" scheme="references"><meta name="DC.relation" content="US:5805903" scheme="references"><meta name="DC.relation" content="US:5809262" scheme="references"><meta name="DC.relation" content="US:5809538" scheme="references"><meta name="DC.relation" content="US:5815681" scheme="references"><meta name="DC.relation" content="US:5819050" scheme="references"><meta name="DC.relation" content="US:5826048" scheme="references"><meta name="DC.relation" content="US:5838932" scheme="references"><meta name="DC.relation" content="US:5848249" scheme="references"><meta name="DC.relation" content="US:5859669" scheme="references"><meta name="DC.relation" content="US:5862350" scheme="references"><meta name="DC.relation" content="US:5862381" scheme="references"><meta name="DC.relation" content="US:5878211" scheme="references"><meta name="DC.relation" content="US:5884049" scheme="references"><meta name="DC.relation" content="US:5884053" scheme="references"><meta name="DC.relation" content="US:5907566" scheme="references"><meta name="DC.relation" content="US:5930110" scheme="references"><meta name="DC.relation" content="US:7676624" scheme="references"><meta name="DC.relation" content="US:7818487" scheme="references"><meta name="citation_reference" content="“Defendants&#39; Amended Invalidity Contentions,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 18 pages."><meta name="citation_reference" content="“Defendants&#39; Notice of Errata Relating to Defendants&#39; P.R. 3-3 Invalidity Contentions,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 14 pages."><meta name="citation_reference" content="“Exhibit 5—Disclosure of Asserted Claims and Infringement Contentions”, submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, 14 pages."><meta name="citation_reference" content="“Exhibit a (Asserted Claims),” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages."><meta name="citation_reference" content="“Exhibit B—Table 1,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 75 pages."><meta name="citation_reference" content="“Exhibit C,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages."><meta name="citation_reference" content="“Exhibit D,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 106 pages."><meta name="citation_reference" content="“Exhibit E,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages."><meta name="citation_reference" content="“Family of VME Technology Specifications,” [online], date unknown, [retrieved on Dec. 29, 2010], Retrieved from the Internet: &lt;URL: http://www.vita.com/specifications.html&gt;, 1 page."><meta name="citation_reference" content="“Features Chart”, (Feb. 1, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b072a.html&gt;&gt;, (downloaded from web on Jun. 23, 2004), 3 pgs."><meta name="citation_reference" content="“IEEE Std 1355-1995 Standard for Heterogeneous InterConnect (HIC),” Open Micro-processor systems Initiative (OMI), [online], Oct. 30, 1998, [retrieved on Aug. 6, 2010], Retrieved from the Internet: &lt;URL: http://grouper.ieee.org/groups/1355/index.html&gt;, 6 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference ChatCom,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 52 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Compaq ProLiant Cluster,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 81 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Cubix BC/Density,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 64 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Ergo Moby Brick”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Eversys 8000 System,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 60 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Eversys CAPserver,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010; 59 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Gallagher 068 and Gallagher 503,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 108 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Hong 737,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 77 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference IBM 8260,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 53 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference IBM 8265,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Japanese Patent Application Publication H6-289953 (Hitachi)”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Japanese Patent Application Publication H7-84675 (Hitachi)”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference JP6-289956,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Network Engines P6000 Server,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 59 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Origin2000,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference QuantumNet,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 49 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Tyuluman 536,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 76 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. 5,339,408,” submitted by the Defendants in the U.S. District Court for the Eastern. District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 61 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. 5,436,857 (Nelson),” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. 5,608,608 (Flint)”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. 5,809,262,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. 5,978,821 (Freeny)”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. 5,999,952 (Jenkins)”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 4,453,215 (Reid),” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 5,187,645 (Spalding)”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 5,325,517 to Baker et al. (Appendix 1, Exhibit 15),” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 59 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 5,463,742 (Kobayashi)”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 5,577,205,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 60 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 5,802,391,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 61 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 6,564,274 (Heath),” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 57 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 6,715,100,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 64 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference U.S. Patent No. 7,339,786 (Bottom et al.),” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 57 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference WhiteCross 9800 System,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Wo 92/18924 (Wallsten)”, submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Ziatech Corp. Ketris 9000 System,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 68 pages."><meta name="citation_reference" content="“Invalidity Chart for Base Reference Ziatech STD 32 Star System,” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages."><meta name="citation_reference" content="“Invalidity Chart for Base References RLX Patents, U.S. Patent Nos. 6,747,878, 6,411,506, 6,325,636, 6,757,748, and 6,985,967 (Hipp et al.),” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 58 pages."><meta name="citation_reference" content="“Invalidity Chart for Japanese Patent Application H7-64672 (Toshiba &#39;672),” submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 55 pages."><meta name="citation_reference" content="“Memorandum Opinion and Order Construing Claim Terms and Denying Defendants&#39; Motion for Partial Summary Judgment,” Issued by the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Aug. 2, 2010, 18 pages."><meta name="citation_reference" content="“Memorandum Opinion and Order Construing Claim Terms,” Issued by the U.S. District Court for the Eastern District of Texas, Tyler Division, Case No. 6:09-cv-148-LED, Document 602, Feb. 3, 2011, 12 pgs."><meta name="citation_reference" content="“Microsoft Press Computer Dictionary, Third Edition,” Microsoft Press, 1997, pp. 199 and 332, Kim Fryer ed."><meta name="citation_reference" content="“SQL Server and NT Cluster Manager Availability Demo,” Microsoft WindowsNT Server, Microsoft Server Programmer Developers Conference, Nov. 4-6, 1996, 15 pages."><meta name="citation_reference" content="“SQL Server and NT Cluster Manager Availability Demo,”Microsoft Server Programmer Developers Conference, Nov. 1996, 15 pages."><meta name="citation_reference" content="“Think Modular,” Jun. 10, 1997, PC Magazine [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at: &lt;URL: wysiwyg://60/http://homezdnet.com/pcmag/issues/1611/pcmg0072.htm&gt;, 1 page."><meta name="citation_reference" content="“Transcript of Videotaped Deposition of William Mangione-Smith,” taken by the Defendants in connection with Case No. 6:09-cv-148-LED in the U.S. District Court for the Eastern District of Texas, Sep. 9, 2010, 192 pages."><meta name="citation_reference" content="ACCTON, Gigabit Ethernet PCI Adapter (1999) (2 pp) (No. 122.pdf)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Appendix 1-Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Appendix 1—Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Defendants&#39; Notice of Errata Re Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Defendants&#39; Notice of Errata Re Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit B-Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit B—Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit C-Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit C—Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit D-Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit D—Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit E-Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit E—Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit F-Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit F—Defendants&#39; Amended Invalidity Contentions (Mar. 1, 2010)."><meta name="citation_reference" content="Advanced Micro Devices, Inc., “AMD-K6-III Processor Data Sheet,” 21918B/0, Oct. 1999, 326 pages."><meta name="citation_reference" content="Agerwala, T. et al., &quot;SP2 System Architecture&quot;, IBM Systems Journal, vol. 34, No 2 (1995)."><meta name="citation_reference" content="AMD-K6-III Processor Data Sheet (1999) (326 pp) (No. 114.pdf)."><meta name="citation_reference" content="Amendment filed with Continued Prosecution Application for U.S. Patent No. 6,345,330, filed Jan. 17, 2001, 5 pages."><meta name="citation_reference" content="Amendment for U.S. Patent No. 6,345,330, filed Sep. 12, 2000, 5 pages."><meta name="citation_reference" content="Amendment for U.S. Patent No. 7,818,487, filed May 11, 2010, 15 pages."><meta name="citation_reference" content="Amendment Submitted After Notice of Allowance for U.S. Patent No. 7,818,487, filed Aug. 17, 2010, 14 pages."><meta name="citation_reference" content="Amendment Submitted with RCE for RE 41,076, filed Aug. 4, 2009, 2 pages."><meta name="citation_reference" content="Amendment Submitted with RCE for RE 41,076, filed Dec. 8, 2008, 44 pages."><meta name="citation_reference" content="Amendment Submitted with RCE for RE 41,076, filed Nov. 5, 2007, 19 pages."><meta name="citation_reference" content="Amendment Submitted with RCE for RE 41,294, filed May 27, 2008, 14 pages."><meta name="citation_reference" content="Amendment Submitted with RCE for U.S. Appl. No. 10/963,825, filed Feb. 20, 2009, 24 pages."><meta name="citation_reference" content="Amendment Submitted with RCE for U.S. Appl. No. 10/963,825, filed Jul. 27, 2006, 29 pages."><meta name="citation_reference" content="Amendment Submitted With RCE for U.S. Patent No. 7,099,981, filed Mar. 1, 2006, 23 pages."><meta name="citation_reference" content="Anderson, C.R. et al., “IEEE 1355 HS-Links: Present Status and Future Prospects,” [online], 1998, [retrieved on Aug. 11, 2010], Retrieved from the Internet: &lt;URL: http://wwvv94.web.cern.ch/HIS/dshs/publications/wotug21/hslink/pdf/hslinkpaPer.pdf&gt;, 14 pages."><meta name="citation_reference" content="Answer to 2nd Amended and Counterclaims by Fujitsu America, Inc., Case 6:09-cv-00148-LED, dated Aug. 10, 2009, 34 pages."><meta name="citation_reference" content="Appellants&#39; Brief for U.S. Appl. No. 10/963,825, filed Jan. 8, 2007, 31 pages."><meta name="citation_reference" content="Applicant Summary of Interview, filed Mar. 24, 2009, 1 page."><meta name="citation_reference" content="Bernal, Carlos, product brochure entitled: &quot;PowerSMP Series 4000&quot;, (Mar. 1998) &lt;&lt;http://www/winnetmag.com/Windows/Article/ArticleID/3095/(3095.html. downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Berst, “Hope for the Modular PCs We all Really Want” (Dec. 5, 1997)."><meta name="citation_reference" content="Berst, J., “Hope for the Modular PCs We All Really Want,” Dec. 5, 1997, Jesse Berst&#39;s Anchor Desk [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: &lt;URL: http://wvvw.zdnet.com/anchoedesk/story/story—1504.html&gt;, 3 pages."><meta name="citation_reference" content="Black Box Network Services &quot;Welcome to the ServSwitch Family&quot; (Jul. 1998) (52 pp) (No. 115.pdf)."><meta name="citation_reference" content="Boyd-Merritt, “Upgradable-PC Effort Takes Divergent Paths” (EE Times 1997) http://techweb.cmp/com/eet/news/97/949news/effort.html."><meta name="citation_reference" content="Boyd-Merritt, R., “Upgradable-PC Effort Takes Divergent Paths,” EE Times—Headline News [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at : &lt;URL: http://techweb.cmp.com/eet/news/97/949news/effort.html&gt;, 3 pages."><meta name="citation_reference" content="Burrow, M., WhiteCross Data Exploration, “A Technical Overview of the WXDES/9800,” Mar. 2, 1999, Revision 2.00, White Cross Systems Limited, pp. 1-90."><meta name="citation_reference" content="Burrow, Whitecross Data Exploration: A Technical Overview of the WXDES/98000 (Apr. 1999) (222 pp) (No. 26i.pdf)."><meta name="citation_reference" content="Burrow, Whitecross Data Exploration: A Technical Overview of the WXDES/98000 (Mar. 1999 Rev. 2.00) (90 pp) (No. 26f.pdf)."><meta name="citation_reference" content="CETIA Brochure “CETIA Powerengine CVME 603e” pp. 1-6 downloaded from the internet @ http://www.cetia.com/Products—Addons/wp-47-01.pdf. on Feb. 15, 2006."><meta name="citation_reference" content="Chapter 7: Designing a Data Protection Plan, (undated), pp. 170-171."><meta name="citation_reference" content="Chapter 7: Maintaining the NetWare Server, “Supervising the Network,” (undated), pp. 514-517."><meta name="citation_reference" content="Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, “Final Judgement”, issued by the US District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2011, 1 pg."><meta name="citation_reference" content="Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, “Jury Verdict Form”, Executed by Jury in the US District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Feb. 23, 2011, 2 pgs."><meta name="citation_reference" content="Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, “Supplemental Comments by Third Party Requestor Pursuant to 37 CFR 1.94, 7Exhibit BB-2: Claim Charts with Respect to Chatcom”, May 12, 2011, 94 pgs."><meta name="citation_reference" content="Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, “Supplemental Comments by Third Party Requestor Pursuant to 37 Cfr 1.947, Exhibit AA-2: Claim Charts with Respect to QuantumNet”, May 12, 2011, 120 pgs."><meta name="citation_reference" content="Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, “Supplemental Comments by Third Party Requestor Pursuant to 37 CFR 1.947, Exhibit CC-2: Claim Charts with Respect to Eversys”, May 12, 2011, 165 pgs."><meta name="citation_reference" content="Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, “Supplemental Comments by Third Party Requestor Pursuant to 37 CFR 1.947, Exhibit DD-2: Claim Charts with Respect to Origin2000 Manual”, May 12, 2011, 108 pgs."><meta name="citation_reference" content="Chu, Inter Partes Reexam of Usp 6,718,415, Reexam Control No. 95/001,276, “Supplemental Comments by Third Party Requestor Pursuant to 37 Cfr 1.947, Exhibit EE-2: Claim Charts with Respect to Gallagher”, May 12, 2011, 91 pgs."><meta name="citation_reference" content="Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, “Supplemental Comments by Third Party Requestor Pursuant to 37 CFR 1.947”, May 12, 2011, 45 pgs."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit AA, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, 60 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit B, US Patent No. 6,718,415 File History, 159 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit BB, Claim Charts with respect to Chatcom for Anticipation and Obviousness, 51 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit C, Patent Owner&#39;s Asserted Claim Construction against Hewlett-Packard Company, 15 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit CC, Claim Charts with respect to Eversys for Anticipation and Obviousness, 51 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit D, Patent Owner&#39;s Asserted Claim Construction against International Business Machines Corporation, 11 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit DD, Claim Chart with respect to the Origin2000 Manual for Obviousness, 36 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit E, QuantumNet.com [Oct. 11, 1997], [online], [retrieved on Nov. 16, 2009] Retrieved from the Internet Archive (archive.org) using Internet, 16 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit EE, Claim Chart with respect to Gallagher for Anticipation and Obviousness, 59 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit F, jlChatCom.com {Jan. 4, 1997], [online], [retrieved on Dec. 2, 2009] Retrieved from the Internet Archive (archive.org) using Internet, 15 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit G, Eversys.com [Nov. 4, 1996], [online], [retrieved on Nov. 16, 2009] Retrieved from the Internet Archive (archive.org) using Internet, 17 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit H, Origin2000 Rackmount Owner&#39;s Guide [Jun. 15, 1998], [online], [retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics, Inc. using Internet , 149 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit H, Origin2000 Rackmount Owner&#39;s Guide [Jun. 15, 1998], [online], [retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics, Inc. using Internet &lt;URL:http://techpubs.sgi.com/library/manuals/3000/007-3415-003/pdf/007-3415-003.pdf&gt;, 149 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit K, Novell Netware 4.11 documentation [1996], [online], [retreived on Nov. 16, 2009] Retreived from Novell Inc. using Internet ,URL:http://www.novell.com/documentation/nw4/docui/&gt;, 14 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit L, Origin and Onyx2 Theory of Operations Manual [Jun. 15, 1998], [online], [retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics, Inc. using Internet , 127 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit L, Origin and Onyx2 Theory of Operations Manual [Jun. 15, 1998], [online], [retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics, Inc. using Internet &lt;URL:http://techpubs.sgi.com/library/manuals/3000/007-3439-002/pdf/007-3439-002.pdf&gt;, 127 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit M (Part 1), IRIS Failsafe Administrator&#39;s Guide {Apr. 6, 1997], [online], [Retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics Inc. using Internet , 115 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit M (Part 1), IRIS Failsafe Administrator&#39;s Guide {Apr. 6, 1997], [online], [Retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics Inc. using Internet &lt;URL:http://techpubs.sgi.com/librarymanuals/3000/007-3109-003/pdf/007-3109-003.pdf&gt;, 115 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit M (Part 2), IRIS Failsafe Administrator&#39;s Guide {Apr. 6, 1997], [online], [retrieved on Nov. 16, 20096] Retrieved from Silicon Graphics Inc. using Internet , 101 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit M (Part 2), IRIS Failsafe Administrator&#39;s Guide {Apr. 6, 1997], [online], [retrieved on Nov. 16, 20096] Retrieved from Silicon Graphics Inc. using Internet &lt;URL:http://techpubs.sgi.com/librarymanuals/3000/007-3109-003/pdf/007-3109-003.pdf&gt;, 101 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit N, CAPserver Product Guide, 1995, pp. 1-16, 19 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit O, Declaration Under 37 CFR 1.132 of Vincent P. Conroy, Nov. 24, 2009, 3 pages."><meta name="citation_reference" content="Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Request for Inter Partes Reexamination, 44 pages."><meta name="citation_reference" content="Cisco AS5800 Universal Access Server Dial Shelf Controller Card Installation &amp; Replacement (1997/1999) (28 pp) (No. 116.pdf)."><meta name="citation_reference" content="Compaq Computer Corporation, Compaq ActiveAnswers Installation Guide, Installation and Configuration Guide for Linux and Apache Web Server on Compaq Prosignia and ProLiant Servers, May 1999, pp. 1-40."><meta name="citation_reference" content="Compaq Computer Corporation, Compaq Performance Brief, ProLiant 1600 ServerBench Performance Summary, Aug. 1998, pp. 1-7."><meta name="citation_reference" content="Compaq Computer Corporation, Compaq White Paper, “Accelerating Financial Spreadsheet Simulations with Workstation Clusters,” Oct. 1998, pp. 1-14."><meta name="citation_reference" content="Compaq Computer Corporation, Compaq White Paper, “Microsoft Internet Information Server 4.0 on the Compaq ProLiant 6500,” Aug. 1998, pp. 1-14."><meta name="citation_reference" content="Compaq Computer Corporation, Compaq White Paper, “ServerNet—A High Bandwith, Low Latency Cluster Interconnection,” Sep. 1998, pp. 1-9."><meta name="citation_reference" content="Compaq Computer Corporation, et al., “Universal Serial Bus Specification,” Apr. 27, 2000, Revision 2.0, 650 pages."><meta name="citation_reference" content="Compaq Computer Corporation, et al., “Universal Serial Bus Specification,” Sep. 23, 1998, Revision 1.1, 327 pages."><meta name="citation_reference" content="Compaq Computer Corporation, ProLiant 6500-PDC/O1000 C/S with 4 ProLiant 1850R, TPC-C Rev. 3.4, Report Date: Dec. 22, 1998, pp. 1-3."><meta name="citation_reference" content="Compaq Computer Corporation, QuickSpecs, Compaq Pro Liant Cluster Series F Model 100, (undated), pp. 8-36 to 8-37."><meta name="citation_reference" content="Compaq Computer Corporation, White Paper, “Order and Configuration Guide for Compaq ProLiant Cluster Series F Model 100,” Sep. 1998, pp. 1-8."><meta name="citation_reference" content="Complaint for Patent Infringement, Case 6:09-cv-00148, filed Apr. 2, 2009."><meta name="citation_reference" content="Concepts, Disk Driver and Disk Duplexing, (undated), pp. 82-83."><meta name="citation_reference" content="Cragle, Jonathan. &quot;Density System 1100&quot;, (May 1999) &gt;, downloaded from web on Jun. 21, 2004. 4 pgs."><meta name="citation_reference" content="Cragle, Jonathan. “Density System 1100”, (May 1999) &lt;&lt;http://www.winnetmag.com/Windows/Article/ArtideID/5199/5199.html&gt;&gt;, downloaded from web on Jun. 21, 2004. 4 pgs."><meta name="citation_reference" content="Crystal Advertisement for &quot;QuickConnect® Cable Management&quot;, (© 2000-2004) &gt; downloaded from web on Jun. 17, 2004, 4 pgs."><meta name="citation_reference" content="Crystal Advertisement for &quot;Rackmount Computers&quot;, (© 2000-2004) &gt;, downloaded from web on Jun. 17, 2004, 8 pgs."><meta name="citation_reference" content="Crystal Advertisement for “QuickConnect® Cable Management”, (© 2000-2004) &lt;&lt;http://www.crystalpc.com/products/quickconnect.asp&gt;&gt; downloaded from web on Jun. 17, 2004, 4 pgs."><meta name="citation_reference" content="Crystal Advertisement for “Rackmount Computers”, (© 2000-2004) &lt;&lt;http://www.crystalpc.com/products/roservrs.asp&gt;&gt;, downloaded from web on Jun. 17, 2004, 8 pgs."><meta name="citation_reference" content="Crystal Group Press Release, “Crystal Group Products Offer Industrial PCs With Built-In Flexibility,” Mar. 1, 1997, Crystal Group Inc. [online], [retrieved on May 14, 2004]. Retrieved from the Internet at &lt;URL: http://www.crystalpc.com/news/pressreleases/prodpr.asp&gt;, 2 pages."><meta name="citation_reference" content="Cubix Corporation, BC Series, Processor Boards Installation Guide, DOC 800A, Aug. 1994, 149 pages."><meta name="citation_reference" content="Cubix Corporation, Cubix ERS/FT II Systems [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19980124213320/www.cubix.com/support/steps/ers-ft2/intro.htm&gt;, 5 pages."><meta name="citation_reference" content="Cubix Corporation, Cubix Pentium II Plug-In Computers for Density Series Systems, Sep. 15, 1998, 1 page."><meta name="citation_reference" content="Cubix Corporation, Cubix Product Catalog, Summer 1995, 56 pages."><meta name="citation_reference" content="Cubix Corporation, Datasheet: ERS/FT II Server Chassis [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19970716204623/www.cubix.com/corporate/data/ersft2.htm&gt;, 3 pages."><meta name="citation_reference" content="Cubix Corporation, Datasheet: Single-Board Computers with Pentium Processors [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19970716204717/www.cubix.com/corporate/data/bcp5t.htm&gt;, 5 pages."><meta name="citation_reference" content="Cubix Corporation, Density Series Multi-Server Systems, Sep. 10, 1999, 4 pages."><meta name="citation_reference" content="Cubix Corporation, Density Series Plug-In Servers, Plug-In Computers for Managed Server Farms, Sep. 15, 1998, 2 pages."><meta name="citation_reference" content="Cubix Corporation, ERS/FT II—Enhanced Resource Subsystem/Fault Tolerant II, Nov. 1994, 4 pages."><meta name="citation_reference" content="Cubix Customer Service Support System, “Click on the Front Panel That Matches Your System,” ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://64.173.211.7/support/techinfo/density/density.htm&gt;, 1 page."><meta name="citation_reference" content="Cubix Product Brochure entitled, &quot;Density System&quot;, (© 2000) &gt; downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix Product Brochure entitled, &quot;Density System, Technical Specifications&quot;, (© 2000) &gt; downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix Product Brochure entitled, “Density System, Technical Specifications”, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/info/spec.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix Product Brochure entitled, “Density System”, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/density10.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix Product Brochure, “ERS/FT II System (includes PowerSMP and RemoteServ/IS),” © 2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://64.173.211.7/support/techinfo/system/ersft2/ersft2.htm&gt;, 4 pages."><meta name="citation_reference" content="Cubix Product Manual entitled, &quot;Density System&quot;, Chapter 1-Introduction, (© 2000) &gt; downloaded from web on Jun. 22, 2004, 5 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, &quot;Density System&quot;, Chapter 2-Installation, (© 2000) &gt; downloaded from web on Jun. 22, 2004, 9 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, &quot;Density System&quot;, Chapter 3-Operation, (© 2000) &gt; downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, &quot;Density System&quot;, Chapter 4-Maintenance and Repair, (© 2000) &gt; douwnloaded from web on Jun. 22, 2004, 5 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, “Density System”, Chapter 1—Introduction, (© 2000) &lt;&lt;http://64.173.211.7/support/techninfo/manuals/density/Chap-1.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 5 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, “Density System”, Chapter 2—Installation, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/density/Chap-2.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 9 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, “Density System”, Chapter 3—Operation, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/density/Chap-3.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Cubix Product Manual entitled, “Density System”, Chapter 4—Maintenance and Repair, (© 2000) &lt;&lt;http://64.173:211.7/support/techinfo/manuals/density/Chap-4.htm&gt;&gt; douwnloaded from web on Jun. 22, 2004, 5 pgs."><meta name="citation_reference" content="Cubix Product Manual, “ERS II and ERS/FT II,” Chapter 3, System Components, © 1997, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c3.htm&gt;, 21 pages."><meta name="citation_reference" content="Cubix Product Manual, “ERS II and ERS/FT II,” Chapter 6, Component Installation, © 1997, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://64.173.211.7/support/techinfo/manuals/ers2.ers2-c6.htm&gt;, 18 pages."><meta name="citation_reference" content="CUBIX White paper: Benefits of High Density Servers (Jul. 2009) (6 pp) (Cubix-1.pdf)."><meta name="citation_reference" content="Cubix, &quot;Click on the front panel that matches your system&quot;, (© 2000) &gt;, downloaded from web on Jun. 22, 2004, 1 pg."><meta name="citation_reference" content="Cubix, &quot;SP 5200XS Series Plug-in Computers&quot;, (© 2000) &gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, &quot;SP 5200XS Series Technical Specifications&quot;, (© 2000) &gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, &quot;What are Groups?&quot;, (© 2000) &gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, “Click on the front panel that matches your system”, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/densitry.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 1 pg."><meta name="citation_reference" content="Cubix, “DP 6200 ‘D’ Series Plug-in Computers” &lt;&lt;http://64.173.211.7/support/techinfo/bc/dp/6200d/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, “Installing DP or SP Series Boards” (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/bc/dp/6200d/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, “Multiplexing Video, Keyboard &amp; Mouse with Multiple Density Systems”, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/info/vkm-mux.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, “Powering On/Off or Resetting Plug-in Computers in an Density System”, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/info/power.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, “SP 520 Series” Chapter 1—lntroduction, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/sp5200/chap-1.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, “SP 5200 Series” Chapter 2—Switches &amp; Jumpers, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/sp5200/chap-2.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, “SP 5200 Series” Chapter 3—Installation, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/sp5200/chap-3.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Cubix, “SP 5200 Series” Chapter 4—Technical Reference, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/sp5200/chap-4.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Cubix, “SP 5200XS Series Plug-in Computers”, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/bc/sp5200xs/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, “SP 5200XS Series Technical Specifications”, (© 2000) &lt;http://64.173.211.7/support/techinfo/bc/sp5200xs/spec.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs."><meta name="citation_reference" content="Cubix, “What are Groups?”, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/info/groups.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs."><meta name="citation_reference" content="Decision on Appeal for U.S. Appl. No. 10/963,825, mailed Feb. 4, 2009, 13 pages."><meta name="citation_reference" content="Digital AlphaServer 4000 and 4100 Systems (1998) (4 pp) (No. 117.pdf)."><meta name="citation_reference" content="Digital Equipment Corporation, “DIGITAL AlphaServer 4000 and 4100 systems,” [Brochure], 1998, 4 pages."><meta name="citation_reference" content="Digital Semiconductor Product Brief, “21152 PCI-to-PCI Bridge,” Feb. 1996, 6 pages."><meta name="citation_reference" content="DY 4 Systems, Inc. Press Release, “Enhanced COTS SBC from DY 4 Systems Features 166MHz Pentium (TM) Processor,” Apr. 8, 1998, [online]. Retrieved from the Internet at &lt;URL: http://www.realtime-info.be/VPR/layout/display/pr.asp?/PRID=363&gt;, 2 pages."><meta name="citation_reference" content="DY 4 Systems, Inc. Product Brochure, “SVME/DMV-192 Pentium® II Single Board Computer,” Revision D Jun. 1999, pp. 1-9."><meta name="citation_reference" content="eBay Advertisement for “Total IT Group Network Engines”, &lt;&lt;http://egi.ebay.com/we/eBayISAPI.dII?ViewItem&amp;item=5706388046&amp;sspagename+STRK%AMDBI%3AMEBI3AIT&amp;rd=1&gt;&gt;, (downloaded from web on Jun. 25, 200), 1 pg."><meta name="citation_reference" content="EIA-422A-Standard (Superseded), Electrical Characteristics of Balanced Voltage Digital Interface Circuits (Dec. 1978) (20 pp) (No. 118a.pdf)."><meta name="citation_reference" content="EIA-422A—Standard (Superseded), Electrical Characteristics of Balanced Voltage Digital Interface Circuits (Dec. 1978) (20 pp) (No. 118a.pdf)."><meta name="citation_reference" content="Ellis, S., “IRIS FailSafe™ Administrator&#39;s Guide,” Document No. 007-3109-003, Apr. 6, 1997, 212 pages."><meta name="citation_reference" content="Eversys CAPcard 9500/sa Product Brief [online], (undated), [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19961104093144/www.eversys.com/cc95sa—Brief.htm&gt;, 3 pages."><meta name="citation_reference" content="Eversys CAPserver Product Brief [online], (undated), [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19961104093115/www.eversys.com/CAPbriefhtm&gt;, 10 pages."><meta name="citation_reference" content="Eversys Corporation Slide Presentation, “Eversys System 8000 Consolidated Network Server, Market and Product Overview,” Product to be Released Mar. 1, 2007, [online]. Retrieved from the Internet at &lt;URL: http://eversys.com&gt;, 20 pages."><meta name="citation_reference" content="Eversys Corporation Web Product Brief, “System 8000,” Bomara Associates [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://www.bomara.com/Eversys/brief/Default.htm&gt;, 4 pages."><meta name="citation_reference" content="Eversys Corporation, “Eversys System 8000 Consolidated Network Server Market and Product Overview” Slide presentation, downloaded from &lt;http://eversys.com&gt;, (Product to be Released Mar. 1, 2007), 20 pages."><meta name="citation_reference" content="Eversys Corporation, EVERSYS System 8000 Peripheral Sharing Switch (PSS) User&#39;s Guide, 1st Edition—Jun. 1997, 2nd Edition—Jan. 1998, 17 pages."><meta name="citation_reference" content="Eversys Corporation, S8000 Single Module Body Assemby, Oct. 9, 1998, 9 pages."><meta name="citation_reference" content="Eversys Corporation, System 8000 Consolidated Network Server Product Brief, (undated), 2 pages."><meta name="citation_reference" content="Eversys Corporation, System 8000 Consolidated Network Server, Pentium II Processor Module User&#39;s Guide for Module version P2D-BXT, Jan. 1998, 49 pages."><meta name="citation_reference" content="Eversys Corporation, System 8000 Consolidated Server Presentation, (undated), 23 pages."><meta name="citation_reference" content="Eversys Corporation, System 8000 Consolidated Server, (undated), [retrieved on Nov. 9, 2009], Retrieved from C: drive &lt;path: file://C:\Documents and Settings\Daniel\M Documents\Eversys\Eversys Web Site Master...&gt;, 6 pages."><meta name="citation_reference" content="Eversys Corporation, WebView 8000 version 1.1 User&#39;s Guide, Web-Based Management Software fo the EVERSYS System 8000 Consolidated Server, Revision A—Nov. 1998, Revision B—Dec. 1998, 56 pages."><meta name="citation_reference" content="EVERSYS, “CAPcard 9500/sa Product Brief,” [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archieve.org/web/19961104093144/www.eversys.com/cc95sa—Brief.htm&gt;, 3 pages."><meta name="citation_reference" content="EVERSYS, “CAPserver Product Brief” [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archieve.org/web/19961104093115/www.eversys.com/CAPbrief.htm&gt;, 10 pages."><meta name="citation_reference" content="EVERSYS, “Products” [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archieve.org/web/19961104093103/www.eversys.com/prodinfo.htm&gt;, 2 pages."><meta name="citation_reference" content="EVERSYS, “Welcome to EverSys” [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archieve.org/web/19961104092834/www.eversys.com/index2.htm&gt;, 1 page."><meta name="citation_reference" content="Eversys, CAPserver Product Brief (Nov. 2009) (No. 119.pdf)."><meta name="citation_reference" content="Examiner Interview Summary Record, mailed Feb. 24, 2009, 4 pages."><meta name="citation_reference" content="Examiner Interview Summary Record, mailed Jan. 15, 2009, 1 page."><meta name="citation_reference" content="Examiner Interview Summary Record, mailed Sep. 22, 2009, 5 pages."><meta name="citation_reference" content="Examiner&#39;s Amendment for RE 41,092, mailed Nov. 4, 2009, 4 pages."><meta name="citation_reference" content="Examiner&#39;s Answer for U.S. Appl. No. 10/963,825, mailed Aug. 8, 2007, 30 pages."><meta name="citation_reference" content="Excerpt from “Microsoft Computer Dictionary, 4th Edition”, Microsoft Press, 1999, pp. 184-185, 241, 432 (7 pages)."><meta name="citation_reference" content="Excerpt from “Microsoft Computer Dictionary, 4th Edition”, Microsoft Press, 1999, pp. 40, 241, 432 (6 pages)."><meta name="citation_reference" content="Excerpt from “Microsoft Computer Dictionary, 5th Edition”, Microsoft Press, 2002, pp. 96 and 547."><meta name="citation_reference" content="Excerpt from IEEE 100: The Authoritative Dictionary of IEEE Standards Terms (7th Ed., 2000), pp. 181,304 and 771."><meta name="citation_reference" content="Excerpt from IEEE 100: The Authoritative Dictionary of IEEE Standards Terms (7th Ed., 2000), pp. 78, 79 and 128."><meta name="citation_reference" content="Faegre, D. S. et al., “CTOS Revealed—Unisys&#39; Best-Kept Secret is an Operating System Built for Distributed Business Applications,” Dec. 1994, Core Technologies, BYTE [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: &lt;URL: http://www.byte.com/art/9412/sec13/art2.htm&gt;, 6 pages."><meta name="citation_reference" content="Faegre, et al., “Unisys&#39; Best-Kept Secret Is an Operating System Built for Distributed Business Applications.” BYTE (Dec. 1994)."><meta name="citation_reference" content="Feakes, L., “Disk Connector Card Functional Requirement Specification,” Jan. 14, 1998, White Cross Systems Limited, pp. 1-4."><meta name="citation_reference" content="Feakes, L., “Disk Connector Card Layout Specification,” Jan. 14, 1998, White Cross Systems Limited, pp. 1-6."><meta name="citation_reference" content="Feldman, Jonathan, &quot;Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network&quot;, &gt; Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Feldman, Jonathan, “Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network”, &lt;&lt;http://www.networkcomputing.com/shared/print/Artide.jhtml?article=/910/910r3sidel.htm...&gt;&gt; Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Fetters, Dave, &quot;Cubix High-Density Server Leads the Way With Standout Management Software&quot;, (Feb. 8, 1999) &gt;, downloaded form web on Jun. 23, 2004, 5 pgs."><meta name="citation_reference" content="Fetters, Dave, “Cubix High-Density Server Leads the Way With Standout Management Software”, (Feb. 8, 1999) &lt;&lt;http://www. nwc.com/shared/printArticle.jhtml?article=/1003/1003r3full.html&amp;pub=nwc&gt;&gt;, downloaded form web on Jun. 23, 2004, 5 pgs."><meta name="citation_reference" content="Freakes, Louise &quot;Disk Connector Card Functional Requirement / Layout Specifications&quot; (Jan. 1998) (9 pp.) (No. 26d.pdf)."><meta name="citation_reference" content="Galitzine, G., “Industrial Computers,” Apr. 1999, Internet Telephony Roundup [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at &lt;URL: http://www.tmcnet.com/articles/itmag/0499/0499roundup.htm&gt;, 5 pages."><meta name="citation_reference" content="Galles, M., “Spider: A Hide-Speed Network Interconnect,” IEEE Micro, 1997, pp. 34-39. (6 pages)."><meta name="citation_reference" content="Gardner, Michael and Null, Christopher, &quot;A Server Condominium&quot;, &gt;, Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Gardner, Michael and Null, Christopher, “A Server Condominium”, &lt;&lt;http://www.lantimes.com/testing/98jun/806a042ahtml&gt;&gt;, Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Grow et al. (XLNT Designs), &quot;Gigabit Media Independent Interface Proposal,&quot; IEEE 802.z Vancouver (Nov. 11, 1996) (22 pp) (No. 124.pdf)."><meta name="citation_reference" content="Haas, S., “The IEEE 1355 Standard: Developments, Performance and Application in High Energy Physics,” Thesis for degree of Doctor of Philosophy, University of Liverpool, Dec. 1998, 138 pages."><meta name="citation_reference" content="Harrison, Dave, &quot;VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME&quot;&gt;, (Feb. 9, 1998), pp. 1-34."><meta name="citation_reference" content="Harrison, Dave, “VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME”&lt;&lt; http://www.dv4.com&gt;&gt;, (Feb. 9, 1998), pp. 1-34."><meta name="citation_reference" content="HP: HDMP-1636, Gigabit Ethernet Transceiver Chip, Preliminary Technical Data (May 1997) (No. 123.pdf)."><meta name="citation_reference" content="Huq et al. &quot;An Overview of LVDS Technology&quot; National Semiconductor Corp. (Jul. 1998) (6 pp.) (No. 118d.pdf)."><meta name="citation_reference" content="IBM 8260 ATM Product Architecture (Sep. 1997) (220 pp.) (No. 1.pdf)."><meta name="citation_reference" content="IBM 8265 Nways ATM Switch Product Description (1994 / 1998) (144 pp.) (No. 2.pdf)."><meta name="citation_reference" content="IBM Corporation, “Grounding Spring for Peripheral Device and Bezel Bracket,” IBM Technical Disclosure Bulletin, Nov. 1, 1993, vol. 36, No. 11, 2 pages."><meta name="citation_reference" content="Intel Corporation Advance Information, “Intel 440LX AGPSET: 82443LX PCI A.G.P. Controller (PAC),” Aug. 1997, 4 pages."><meta name="citation_reference" content="Intel Corporation Architectural Overview, “Intel 430TX PCISET: 82439TX System Controller (MTXC),” Feb. 1997, 4 pages."><meta name="citation_reference" content="Intel Corporation Architectural Overview, “Intel 82371AB PCI-to-ISA/IDE XCEL-ERATOR (PIIX4),” Apr. 1997, 3 pages."><meta name="citation_reference" content="Intel Pentium II Processor Datasheet (Aug. 1998) (84 pp.) (No. 129.pdf)."><meta name="citation_reference" content="Intel, 21143 PCI/CardBus 10/100Mb/s Ethernet LAN Controller, Product Datasheet (Oct. 1998) (8 pp.) (No. 127.pdf)."><meta name="citation_reference" content="Intel, 82559 Fast Ethernet Multifunction PCl/Cardbus Controller (Jan. 1999) (56 pp.) (No. 128.pdf)."><meta name="citation_reference" content="International Preliminary Examination Report for International Patent Application No. PCT/US99/09369, report completed Jul. 5, 2000, 4 pages."><meta name="citation_reference" content="International Search Report for International Patent Application No. PCT/US99/09369, report mailed Nov. 16, 1999, 7 pages."><meta name="citation_reference" content="Internet Telephone Roundup, “Industrial Computers”, &lt;&lt;http://www.tmcnet.com/articles/itmag/0499/0499roundup.htm&gt;&gt;, (downloaded from web on Jun. 23, 2004), 5 pgs"><meta name="citation_reference" content="JL ChatCom, Inc., “ChatExpress PB5 Series P166 Pentium PCI/ISA CPU Card,” 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222157/www.jlchatcom.com/chat599.htm&gt;, 2 pages."><meta name="citation_reference" content="JL ChatCom, Inc., “ChatPower Plus,” 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222122/www.jlchatcom.com/chatplus.htm&gt;, 3 pages."><meta name="citation_reference" content="JL ChatCom, Inc., “ChatterBox ChatPower Plus,” (undated) [retrieved on Dec. 2, 2009], JLChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222556/www.jlchatcom.com/cpp1.gif&gt;, 1 page."><meta name="citation_reference" content="JL ChatCom, Inc., “ChatTwin,” [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222644/www.jlchatcom.com/chattwin.htm&gt;, 2 pages."><meta name="citation_reference" content="JL ChatCom, Inc.—Highly Adaptable Intranet and Web Seivers, “ChatCom, Inc. Announces Highly Adaptable Intranet and Web Servers,” Sep. 3, 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104221941/www.jlchatcom.com/chat4int.htm&gt;, 2 pages."><meta name="citation_reference" content="JL ChatCom, Inc.—Scaleable Application and Communication Servers, “ChatCom, Inc. Announces Complete Line of Scaleable Application and Communication Servers,” Aug. 30, 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19970104221932/www.jlchatcom.com/cpofrel.htm&gt;, 4 pages."><meta name="citation_reference" content="JL ChatCom, Inc.—Web Site, JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], 1996 [retrieved on Dec. 2, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19970104221841/http://www.jlchatcom.com/&gt;, 1 page."><meta name="citation_reference" content="JL.ChatCom, Inc., “ChatExpress—2 Slot,” [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222644/www.jlchatcom.com/exp2ill.gif&gt;, 1 page."><meta name="citation_reference" content="Khan, Fasil Ethernet Switch Card Design-Layout Specification, Rev. 2.00) (Aug. 2001) (63 pp) (No. 26j.pdf)."><meta name="citation_reference" content="Khan, M. F., “Ethernet Switch Card Design Specification,” Mar. 8, 2001, White Cross Systems Limited, pp. 1-32."><meta name="citation_reference" content="Khan, M. F., “Ethernet Switch Card Layout Specifications,” Mar. 8, 2001, pp. 1-31."><meta name="citation_reference" content="KTI Networks, Installation Guide 10/100 Dual-speed Fast Ethernet PCI Adapters (1999) (24 pp.) (No. 126.pdf)."><meta name="citation_reference" content="Kunzman et al., “1394 High Performance Serial Bus: The Digital Interface for ATV”, IEEE Transactions on Consumer Electronics, vol. 41, No. 3, Aug. 3, 1995, pp. 893-900."><meta name="citation_reference" content="Liquorman, “Convergent Technologies Had This Idea” (Dec. 5, 1997)."><meta name="citation_reference" content="Liquorman, M., “Convergent Technologies Had This Idea,” Dec. 5, 1997, Jesse Berst&#39;s Anchor Desk [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: &lt;URL: http://www.zdnet.com/anchordesk/talkback/talkback—56555.html&gt;, 1 page."><meta name="citation_reference" content="Mamakos, L. et al., “Request for Comments 2516—A method for Transmitting PPP Over Ethernet (PPPoE),” [online], 1999, [retrieved on Aug. 18, 2010], Retrieved from the Internet: &lt;URL: http://ttols.ietf.org/html/rfc2516&gt;, 35 pages."><meta name="citation_reference" content="Miastkowski, S. (Editor), “A Whale of a System,” BYTE, Aug. 1991, 4 pages, vol. 16, No. 8."><meta name="citation_reference" content="Miastkowski, Stan &quot;A Whale of a System,&quot; Byte (Aug. 1991) pp. 39-40 (No. 35.pdf)."><meta name="citation_reference" content="Micronet SP2500R Series Etherfast 10/100 MBPS Adapter, User&#39;s Guide (1999) (10 pp.) (No. 136.pdf)."><meta name="citation_reference" content="Microsoft Cluster Service Center, “MSCS Basics,” [online], [retrieved on Feb. 7, 2005]. Retrieved from the Internet at &lt;URL: http://www.nwnetworks.com/mscsbasics.htm&gt;, 6 pages."><meta name="citation_reference" content="Microsoft Cluster Service Center, MSCS Basics, downloaded from &lt;&lt;http://www.networks.com/mscsbasics.htm., Feb. 7, 2005, 6 pages."><meta name="citation_reference" content="MPL Brochure “IPM 486 Brochure/IPM5 User Manual”, pp. 1-9, downloaded from the internet @ http://www.mplch/DOCS./u48600xd.pdf on Feb. 15, 2006."><meta name="citation_reference" content="MPL Brochure, “The First Rugged All in One Industrial 486FDX-133 Mhz PC”, (1998), pp. 53."><meta name="citation_reference" content="MPL Brochure, “The First Rugged All-in-One Industrial 486FDX-133 MHz PC,” IMP486/IPM5 User Manual, 1998, 15 pages."><meta name="citation_reference" content="MPL Brochure, “The First Rugged All-in-One Industrial 486FDX-133 MHz PC,” MPL [online], [retrieved on Feb. 16, 2006]. Retrieved from the Internet at &lt;URL: http://www.mpl.ch/DOCs/ds48600.pdf&gt;, 2 pages."><meta name="citation_reference" content="National Semiconductor Product Folder, “DS90CR215 Plus-3.3V Rising Edge Data Strobe LVDS 21-Bit Channel and Link—66 MHz,” National Semiconductor Corporation [online], [retrieved on Oct. 30, 1997]. Retrieved from the Internet at &lt;URL: http://www.national.com/search/search.cgi/design?keywords=DS90CR215&gt;, 2 pages."><meta name="citation_reference" content="National Semiconductor, DS90R215/DS90CR216 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link-66 MHz, Jul. 1997, 2 pages."><meta name="citation_reference" content="NEC Computer Systems: Server HX4500 User&#39;s Guide (Dec. 1998) (160 pp.) (No. 132.pdf)."><meta name="citation_reference" content="Network Engines ClusterDirector User&#39;s Manual (Jun. 1998) (32 pp.) (No. 22b.pdf)."><meta name="citation_reference" content="Network Engines, “P6000EXP Fault-tolerant Load-balanced Clustered Server,” 1997, 3 pages."><meta name="citation_reference" content="Network Engines: P6000EXP Fault-Tolerant Load-Balanced Cluster Server (NEI00095) (1997) (4 pp.) (No. 22a.pdf)."><meta name="citation_reference" content="Novell, Inc., “Novell&#39;s NetWare 4.1 Momentum Continues—NetWare 4 Now World&#39;s Best-Selling Network Operating System,” [online], Mar. 21, 1996, [retrieved on Nov. 16, 2009]. Retrieved from the Internet: &lt;URL: http://www.novell.com/news/press/archive/1996/03/pr96056.html&gt;, 2 pages."><meta name="citation_reference" content="NT Enterprise, NT Product Pipeline—Hardware, “Cubix PowerSMP Series 4000,” Nov. 1997, Windows Magazine [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://www.techweb.com/winmag/library/1997/1101/ntent008.htm&gt;, p. NT07, 1 page."><meta name="citation_reference" content="Office Action for RE 41,076, mailed Dec. 30, 2008, 8 pages."><meta name="citation_reference" content="Office Action for RE 41,076, mailed Feb. 11, 2008, 62 pages."><meta name="citation_reference" content="Office Action for RE 41,076, mailed Jul. 13, 2007, 38 pages."><meta name="citation_reference" content="Office Action for RE 41,076, mailed Jun. 9, 2008, 25 pages."><meta name="citation_reference" content="Office Action for RE 41,076, mailed Oct. 17, 2007, 55 pages."><meta name="citation_reference" content="Office Action for RE 41,092, mailed Sep. 17, 2008, 8 pages."><meta name="citation_reference" content="Office Action for RE 41,294, mailed Apr. 15, 2008, 10 pages."><meta name="citation_reference" content="Office Action for RE 41,294, mailed Nov. 16, 2007, 10 pages."><meta name="citation_reference" content="Office Action for RE 41,294, mailed Sep. 16, 2008, 11 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 09/312,199, mailed Mar. 26, 2003, 5 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 09/642,628, mailed Apr. 5, 2001, 9 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 10/963,825, mailed May 14, 2009, 5 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 10/963,825, mailed May 31, 2006, 29 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 10/963,825, mailed Oct. 20, 2006, 28 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 10/963,825, mailed Oct. 27, 2005, 25 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 10/963,825, mailed Sep. 15, 2009, 14 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 11/545,056, mailed Mar. 12, 2010, 26 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 12/322,858, mailed Jun. 25, 2010, 22 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 12/322,858, mailed Mar. 4, 2010, 24 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 12/561,138, mailed Sep. 29, 2010, 4 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 12/577,074, mailed Apr. 13, 2010, 7 pages."><meta name="citation_reference" content="Office Action for U.S. Appl. No. 12/577,074, mailed Nov. 10, 2010, 6 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 6,216,185, mailed Apr. 12, 2000, 9 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 6,216,185, mailed Aug. 25, 2000, 9 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 6,345,330, mailed Jun. 15, 2000, 7 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 6,345,330, mailed Mar. 23, 2001, 6 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 6,718,415, mailed Jan. 29, 2003, 7 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 6,718,415, mailed Jun. 4, 2003, 8 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 6,718,415, mailed Oct. 10, 2002, 7 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 7,328,297, mailed Feb. 8, 2007, 5 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 7,328,297, mailed Jul. 12, 2007, 13 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 7,363,415, mailed on Apr. 12, 2007, 23 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 7,363,416, mailed Apr. 12, 2007, 23 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 7,376,779, mailed Sep. 28, 2007, 24 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 7,676,624, mailed Dec. 1, 2008, 8 pages."><meta name="citation_reference" content="Office Action for U.S. Patent No. 7,818,487, mailed Sep. 29, 2009, 10 pages."><meta name="citation_reference" content="Office Action for U.S. Publication No. 2010/0174844, mailed Oct. 28, 2010, 11 pages."><meta name="citation_reference" content="Office Action in Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, mailed Jul. 27, 2010, 103 pages."><meta name="citation_reference" content="Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, mailed May 26, 2010, 39 pages."><meta name="citation_reference" content="Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, mailed Jul. 6, 2010, 83 pages."><meta name="citation_reference" content="Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, mailed Jun. 24, 2010, 86 pages."><meta name="citation_reference" content="Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, mailed Aug. 4, 2010, 95 pages."><meta name="citation_reference" content="Office Action in Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, mailed Nov. 1, 2010, 75 pages."><meta name="citation_reference" content="Office Action in Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, mailed Dec. 6, 2010, 63 pages."><meta name="citation_reference" content="Office Action in Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, mailed Dec. 20, 2010, 105 pages."><meta name="citation_reference" content="Origin and Onyx Theory of Operations Manual, Document No. 007-3439-002, 1997, Silicon Graphics, Inc., 124 pages."><meta name="citation_reference" content="Parkes, SM, “High-Speed, Low-Power, Excellent EMC: LVDS for On-Board Data Handling,” Proceedings of 6th International Workshop on Digital Signal Processing Techniques for Space Applications, IEEE (1998), Sep. 1998, pp. 16 (“Parkes 1355”) [includes a reference page establishing date of publication retrieved from &lt;http://spacetech.dundee.ac.uklresearch/spacecraft-onboard-data-handling/publications/high-speed-low-power-excellent-emc-lvds-board&gt;."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Sep. 27, 2010, 55 pages."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Jul. 27, 2010, 29 pages."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Jul. 27, 2010, 41 pages."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Sep. 3, 2010, 63 pages."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Sep. 3, 2010, 52 pages."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Sep. 3, 2010, 61 pages."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, filed Aug. 24, 2010, 45 pages."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Oct. 4, 2010, 61 pages."><meta name="citation_reference" content="Patent Owner&#39;s Response to Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, filed Oct. 4, 2010, 49 pages."><meta name="citation_reference" content="PC Magazine, “Think Modular” (Jun. 10, 1997)."><meta name="citation_reference" content="PCI Local Bus Specification (Rev. 2.2, Dec. 1998) (322 pp.) (No. 135.pdf)."><meta name="citation_reference" content="Phillips, 9800 Processor Card Layout &amp; Design Specifications (Jul. 1997) (142 pp) (No. 26o.pdf)."><meta name="citation_reference" content="Phillips, J., “9800 Disk Card Design Specification,” May 26, 1998, White Cross Systems Limited, pp. 1-44."><meta name="citation_reference" content="Phillips, J., “9800 Disk Card Layout Specification,” Apr. 6, 1998, White Cross Systems Limited, pp. 1-22."><meta name="citation_reference" content="Phillips, J., “9800 Processor Card Design Specification,” Feb. 25, 1998, White Cross Systems Limited, pp. 1-41."><meta name="citation_reference" content="Phillips, J., “9800 Processor Card Layout Specification,” Sep. 29, 1997, White Cross Systems Limited, pp. 1-13."><meta name="citation_reference" content="Press Release: Hiawatha, Iowa, (Mar. 1, 1997) entitled “Crystal Group Products Offer Industrial PCs with Built-in Flexibility”, &lt;&lt;http://www.crystalpe.com/news/pressreleases/prodpr.asp&gt;&gt;, (downloaded from web on May 14, 2004), 2 pgs."><meta name="citation_reference" content="Press Release; Kanata, Ontario, Canada, (Apr. 1998) entitled “Enhanced COTS SBC from DY 4 Systems features 166MHz PentiumTu Processor” &lt;&lt;http://www.realtime-info.be/VPR/layout/display/pr.asp?/pr.asp?PRID=363&gt;&gt;, 2 pgs."><meta name="citation_reference" content="Product Brochure entitled “SVME/DM-192 Pentium® II Single Board Computer” (Jun. 1999) pp. 1-9."><meta name="citation_reference" content="Product Brochure entitled “System 8000”, &lt;&lt;http://www.bomara.com/Eversys/briefDefault.htm&gt;&gt;, (downloaded from web on Jun. 22, 2004), 4 pgs."><meta name="citation_reference" content="Product Brochure entitled: “ERS/FT II System”, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/ersft2/ersft2.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Product Manual entitled: “ERS II and ERS/ FT II”, Chap, 3, System Components, &lt;&lt;http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c3.htm&gt;&gt;, (downloaded from web on Jun. 22, 2004), 21 pgs."><meta name="citation_reference" content="Product Manual entitled; “ERS II and ERS/FT II”, Chap. 6, Component Installation, &lt;&lt;http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c6.htm&gt;&gt;, (downloaded from web on Jun. 22, 2004), 18 pgs."><meta name="citation_reference" content="QuantumNet, Inc., QuantumNet 6000 Sharing Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19971011194326/www.quantumnet.com/dsq60xx.htm&gt;, 3 pages."><meta name="citation_reference" content="QuantumNet, Inc., QuantumNet 6500 Processor Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19971011194317/www.quantumnet.com/ds6500.htm&gt;, 4 pages."><meta name="citation_reference" content="QuantumNet, Inc., QuantumNet Product Overview [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19971011194003/www.quantumnet.com/products.htm&gt;, 1 page."><meta name="citation_reference" content="QuantumNet, Inc., QuantumNet: The Next Generation Computing and Networking Environment [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19971011194123/ww.quantumnet.com/qnetovw.htm&gt;, 7 pages."><meta name="citation_reference" content="QuantumNet, Inc., QuantumServer Chassis [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19971011194309/www.quantumnet.com/dsq6000.htm&gt;, 3 pages."><meta name="citation_reference" content="Reply Brief for U.S. Appl. No. 10/963,825, filed Sep. 4, 2007, 4 pages."><meta name="citation_reference" content="Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, Banankhah, Majid A., Nonfinal Office Action, Jun. 14, 2011, 44 pgs."><meta name="citation_reference" content="Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, 39 pages."><meta name="citation_reference" content="Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit AA to Request Claim Charts with respect to the Hitachi &#39;953 for Anticipation and Obviousness, 136 pages."><meta name="citation_reference" content="Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit BB Claim Charts with respect to Kobayashi for Anticipation and Obviousness, 128 pages."><meta name="citation_reference" content="Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit CC Claim Charts with respect to Byte for Anticipation and Obviousness, 122 pages."><meta name="citation_reference" content="Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit DD Claim Charts with respect to the Hitachi &#39;675 for Anticipation and Obviousness, 119 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Dec. 2, 2009, 44 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Dec. 2, 2009, Exhibit O, Declaration Under 37 CFR 1.132 of Vincent P. Conroy, Nov. 24, 2009, 3 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit AA, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Jan. 5, 2010, 109 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit BB, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Jan. 5, 2010, 91 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit CC, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Jan. 5, 2010, 85 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit DD, Claim Charts with respect to the Origin2000 Manual for Obviousness, filed Jan. 5, 2010, 72 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit EE, Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Jan. 5, 2010, 107 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, “Comments by Third Party Requester”, filed Apr. 8, 2011, total: 32 pgs."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit AA, Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Feb. 9, 2010, 164 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit BB, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Feb. 9, 2010, 158 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit CC, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Feb. 9, 2010, 167 pages"><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit DD, Claim Charts with respect to the Eversys for Obviousness, filed Feb. 9, 2010, 111 pages."><meta name="citation_reference" content="Request for Inter &#39;Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Dec. 2, 2009, Exhibit O, Declaration Under 37 CFR 1.132 of Vincent P. Conroy, Nov. 24, 2009, 3 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Feb. 9, 2010, 33 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Comments by Third Party Requester, filed Apr. 8, 2011, 23 pgs."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit AA (Part 1), Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Mar. 19, 2010, 186 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit AA (Part 2), Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Mar. 19, 2010, 161 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit BB (Part 2), Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Mar. 19, 2010, 128 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit CC, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Mar. 19, 2010, 68 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, filed Mar. 19, 2010, 35 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,146,446; Control No. 95/001,328,, Exhibit BB (Part 1), Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Mar. 19, 2010, 139 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, “Supplemental Comments by Third Party Requester” filed May 12, 2011, 32 pgs."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit AA, Claim Charts with respect to Gallagher for Obviousness, filed Apr. 19, 2010, 131 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit BB, Claim Charts with respect to QuantumNet for Obviousness, filed Apr. 19, 2010, 139 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit CC, Claim Charts with respect to Chatcom for Obviousness, filed Apr. 19, 2010, 114 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, filed Apr. 19, 2010, 33 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Aug. 25, 2010, 114 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Aug. 25, 2010, 92 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Aug. 25, 2010, 121 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Aug. 25, 2010, 99 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Aug. 25, 2010, 91 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Aug. 25, 2010, 94 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, filed Aug. 25, 2010, 34 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 70 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 64 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 64 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 71 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 64 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 67 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, filed Oct. 27, 2010, 37 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, “Comments by Third Party Requestor”, filed Jun. 24, 2011, 24 pgs."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Banankhah, Majid A., Action Closing Prosecution, Apr. 27, 2011, 209 pgs."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 128 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 153 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 108 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 112 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 112 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 118 pages."><meta name="citation_reference" content="Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, filed Oct. 27, 2010, 35 pages."><meta name="citation_reference" content="Response for RE 41,076, filed Apr. 7, 2008, 18 pages."><meta name="citation_reference" content="Response for RE 41,076, filed Jan. 16, 2009, 14 pages."><meta name="citation_reference" content="Response for Re 41,076, filed Sep. 26, 2007, 18 pages."><meta name="citation_reference" content="Response for RE 41,092, filed Oct. 27, 2008, 27 pages."><meta name="citation_reference" content="Response for RE 41,294, filed Dec. 20, 2007, 21 pages."><meta name="citation_reference" content="Response for RE 41,294, filed Oct. 30, 2008, 14 pages."><meta name="citation_reference" content="Response for U.S. Appl. No. 09/312,199, filed Jun. 11, 2003, 5 pages."><meta name="citation_reference" content="Response for U.S. Appl. No. 10/963,825, filed Jan. 9, 2006, 22 pages."><meta name="citation_reference" content="Response for U.S. Appl. No. 10/963,825, filed May 22, 2009, 2 pages."><meta name="citation_reference" content="Response for U.S. Appl. No. 10/963,825, filed Oct. 1, 2009, 7 pages."><meta name="citation_reference" content="Response for U.S. Appl. No. 11/545,056, filed Jun. 14, 2010, 18 pages."><meta name="citation_reference" content="Response for U.S. Appl. No. 12/322,858, filed Jun. 4, 2010, 15 pages."><meta name="citation_reference" content="Response for U.S. Appl. No. 12/322,858, filed Oct. 25, 2010, 12 pages."><meta name="citation_reference" content="Response for U.S. Appl. No. 12/577,074; filed Jul. 13, 2010, 3 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 6,216,185, filed Aug. 3, 2000, 15 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 6,216,185, filed Oct. 24, 2000, 10 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 6,718,415, filed Mar. 6, 2003, 8 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 6,718,415, filed Nov. 7, 2002, 9 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 6,718,415, filed Sep. 4, 2003, 10 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 7,328,297, filed Apr. 19, 2007, 32 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 7,328,297, filed Jul. 23, 2007, 20 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 7,363,415, filed on Apr. 24, 2007, 25 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 7,376,779, filed Oct. 16, 2007, 23 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 7,676,624, filed Jan. 13, 2009, 14 pages."><meta name="citation_reference" content="Response for U.S. Patent No. 7,818,487, filed Nov. 6, 2009, 3 pages."><meta name="citation_reference" content="Response for. U.S. Patent No. 7,363,416, filed Apr. 24, 2007, 23 pages."><meta name="citation_reference" content="Response to Office Action for U.S. Patent No. 6,345,330, filed Jul. 19, 2001; 5 pages."><meta name="citation_reference" content="Restriction Requirement for U.S. Patent No. 6,345,330, mailed Dec. 19, 2000, 5 pages."><meta name="citation_reference" content="Revised Appellants&#39; Brief for U.S. Appl. No. 10/963,825, filed Apr. 20, 2007, 34 pages."><meta name="citation_reference" content="Silicon Graphics International, “Additional Information for: IRIS FailSafe Administrator&#39;s Guide (IRIX 6.4),” [online], Document No. 007-3109-003, Published Apr. 6, 1997, [retrieved on Nov. 5, 2009], Retrieved from the Internet: &lt;URL:http://techpubs.sgi.com/library/tpl/cgi-bin/summary.cgi?coll=0640&amp;db=bks&amp;docnumber=...&gt;, http://techpubs.sgi.com/library/tpl/cgi-bin/summary.cgi?coll=0640&amp;db=bks&amp;docnumber=...&gt;, 2 pages."><meta name="citation_reference" content="Smith, B., “Processor Backplane Design Specification,” Feb. 3, 1998, White Cross Systems Limited, pp. 1-16."><meta name="citation_reference" content="Smith, B., “Processor Backplane Layout Specification,” Nov. 12, 1997, White Cross Systems Limited, pp. 1-7."><meta name="citation_reference" content="Smith, B., Processor Backplane Functional Requirement Specification, Jul. 31, 1997, White Cross Systems Limited, pp. 1-11."><meta name="citation_reference" content="Smith, Brendon &quot;Processor Backplane Functional Requirement Specification&quot; (Jul. 1997) (45 pp) (No. 26k.pdf)."><meta name="citation_reference" content="Snyder, J., “Better Management Through Consolidation,” Aug. 18, 1997, Network World [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://www.opus1.com/www.jms/nw-con-0818rev.html.&gt;, pp. 1-6."><meta name="citation_reference" content="Spang, “Component House: Design Technology for ‘PCs in a snap’—NeoSystems Offers Building Blocks” TECHWEB (Apr. 21, 1997:732)."><meta name="citation_reference" content="Spang, K., “Component House: Design Technology for ‘PCs in a Snap’—NeoSystems Offers Building Blocks,” Computer Reseller News, Apr. 21, 1997, Issue: 732, Section: Channel Assembly, TechWeb [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at: &lt;URL: http://www.techweb.com/se/directlink.cgi?CRN19970421S0054&gt;, 2 pages."><meta name="citation_reference" content="Sun Microsystems Computer Company, “Sun™ Enterprise™ 250 Server Owner&#39;s Guide,” Jun. 1998, Part No. 805-5160-10, Revision A, 324 pages."><meta name="citation_reference" content="Sun Microsystems, Inc., “UltraSPARC™-II CPU Module, Datasheet 400 MHz CPU, 2.0 MP E-Cache,” Jul. 1999, 28 pages."><meta name="citation_reference" content="Sun Microsystems, Netra ft 1800 White Paper (Apr. 1999) (50 pp.) (No. 139.pdf)."><meta name="citation_reference" content="Sun Microsystems, Sun Enterprise 250 Server Owner&#39;s Guide (Jun. 1998) (324 pp.) (No. 137.pdf)."><meta name="citation_reference" content="Sun Microsystems, UltraSPARC-II CPU Module Datasheet (Jul. 1999) (28 pp.) (No. 138.pdf)."><meta name="citation_reference" content="Supplemental Amendment Submitted with RCE for RE 41,294, filed Jul. 8, 2008, 12 pages."><meta name="citation_reference" content="Supplemental Response for RE 41,294, filed Aug. 17, 2009, 3 pages."><meta name="citation_reference" content="Supplemental Response for RE 41,294, filed Feb. 20, 2009, 13 pages."><meta name="citation_reference" content="Supplemental Response for U.S. Patent No. 7,676,624, filed on Feb. 6, 2009, 13 pages."><meta name="citation_reference" content="Synder, Joel, “Better Management Through Consolidation,” (Aug. 18, 1997), pp. 1-6 downloaded from the internet @ http://www.opus1.com/www/jms/nw-con-0818rev.html."><meta name="citation_reference" content="TIA/EIA (644) Standard Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits (Mar. 1996) (42 pp) (No. 118c.pdf)."><meta name="citation_reference" content="USB Compaq, Intel, Microsoft, NEC-(Rev. Apr. 2000) (650 pp.) (No. 141.pdf)."><meta name="citation_reference" content="USB Compaq, Intel, Microsoft, NEC—(Rev. Apr. 2000) (650 pp.) (No. 141.pdf)."><meta name="citation_reference" content="USB Compaq, Intel, Microsoft, NEC-Rev. (Sep. 1998) (327 pp.) No. 140.pdf."><meta name="citation_reference" content="USB Compaq, Intel, Microsoft, NEC—Rev. (Sep. 1998) (327 pp.) No. 140.pdf."><meta name="citation_reference" content="Video Electronics Standards Association (VESA), Plug and Display (P&amp;D) Standard, P&amp;D and Digital Transition Minimized Differential Signaling (TMDS) Video Transmission Overview, 1997, Version 1, Revision 0, pp. 13 &amp; 31-34."><meta name="citation_reference" content="White Cross Systems Limited, WhiteCross Configuration &amp; Maintenance Manual, Nov. 2002, Version 5.2, 305 pages."><meta name="citation_reference" content="White Cross Systems Limited, WhiteCross Data Exploration Configuration and Maintenance Manual, Jul. 2000, 354 pages."><meta name="citation_reference" content="White Cross Systems Limited, WhiteCross Data Exploration, White Paper: R&amp;D 99Q3-01, “WXDES-Technical Information,” Sep. 3, 1999, pp. 1-38."><meta name="citation_reference" content="White Cross Systems Limited, WhiteCross WX/DES Hardware Maintenance, 2000, pp. 1-72."><meta name="citation_reference" content="Whitecross Data Exploration Configuration and Maintenance Manual. Draft. (Jul. 2000) (699 pp.) (No. 26e.pdf)."><meta name="citation_reference" content="Whitecross WX-DES Hardware Maintenance (2000) (284 pp) (No. 26g.pdf)."><meta name="citation_reference" content="Whitecross WX-DES Technical Overview (2000) (211 pp) (No. 26h.pdf)."><meta name="citation_reference" content="Williams, Dennis, &quot;ChatCom Inc. Chatterbox&quot;, (Feb. 17, 1997) &gt;downloaded from web on Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;Consolidated Servers&quot;, (Feb. 17, 2997) &gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;Cubix Corp. ERS/FT 11&quot;, (Feb. 17, 1997) &gt; downloaded from web on Jun. 23, 2004, 4 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;EVERSYS Corp. System 8000&quot;, (Feb. 17, 1997) &gt; downloaed from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;Executive Summary: Consolidate Now&quot;, (Feb. 17, 1997) &gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Williams, Dennis, &quot;Top Scores for Useability and Openness&quot;, (Feb. 17, 1997) &gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Williams, Dennis, “ChatCom Inc. Chatterbox”, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b066a.html&gt;&gt;downloaded from web on Jun. 23, 2004, 3 pgs."><meta name="citation_reference" content="Williams, Dennis, “Consolidated Servers”, (Feb. 17, 2997) &lt;&lt;http://www.lantimes.com/testing/97compare/pcconsol.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Williams, Dennis, “Cubix Corp. ERS/FT 11”, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b068b.html&gt;&gt; downloaded from web on Jun. 23, 2004, 4 pgs."><meta name="citation_reference" content="Williams, Dennis, “EVERSYS Corp. System 8000”, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b070b.html&gt;&gt; downloaed from web on Jun. 22, 2004, 4 pgs."><meta name="citation_reference" content="Williams, Dennis, “Executive Summary: Consolidate Now”, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b064a,html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Williams, Dennis, “Top Scores for Useability and Openness”, (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b064a.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs."><meta name="citation_reference" content="Windows Magazine, “Cubix PowerSMP Series 4000”, (Nov. 1997), &lt;http://&lt;www.techweb.com/winmag/library/1997/1101/ntent008.htm&gt;&gt; downloaded from the web on Jun. 22, 2004, p. NT07."><meta name="citation_reference" content="Wolfpack or Microsoft Cluster Services on STAR System, (undated), 3 pages."><meta name="citation_reference" content="Ziatech Corp. Industrial BIOS or CompacktPCl and STD 32 Systems Software Manual (Jul. 1998) (134 pp) No. 19h.pdf)."><meta name="citation_reference" content="Ziatech Corp. Press Release (Feb. 1996) (2 pp.) (No. 19i.pdf)."><meta name="citation_reference" content="Ziatech Corp. System Designer&#39;s Guide: Hot Swap Capability on STD 32 Computers (Jan. 1996) (6 pp) (No. 19e.pdf)."><meta name="citation_reference" content="Ziatech Corp. ZT 8907 Product Description (1998) (4 pp) (No. 19b.pdf)."><meta name="citation_reference" content="Ziatech Corp. ZT 8908 Product Description (1998)+A249 (6 pp) (No. 19c.pdf)."><meta name="citation_reference" content="Ziatech Corp. zVID2 Local Bus Super VGA/FPD Adapter Product Description (2 pp) (Apr. 1996) (No. 19f.pdf)."><meta name="citation_reference" content="Ziatech Corp.System Designers Guide: Expanding STD Bus Performance Through Multiprocessing. (Apr. 1996) (6 pp.) (No. 19d.pdf)."><meta name="citation_reference" content="Ziatech Corporation, “New STD 32 Fault Tolerant Computer Provides Modular Platform for ‘Non-Stop’ Applications,” Feb. 5, 1996, 2 pages."><meta name="citation_reference" content="Ziatech Corporation, Ketris 9000 System Hardware Manual, 2000, 46 pages."><meta name="citation_reference" content="Ziatech Corporation, Ketris 9000, Aug. 1, 2000, 4 pages."><meta name="citation_reference" content="Ziatech Corporation, Ketris Manager Software Manual, 2000, pp. 1-28."><meta name="citation_reference" content="Ziatech Corporation, Ketris Media Blade Hardware Manual, 2000, pp. 1-17."><meta name="citation_reference" content="Ziatech Corporation, Ketris Server Blade Hardware Manual, 2000, pp. 1-60."><meta name="citation_reference" content="Ziatech Corporation, Ketris System Management Overview, Jun. 22, 2000, 4 pages."><meta name="citation_reference" content="Ziatech Corporation, STD 32 Star System Multiprocessing Computer System, 1998, 6 pages."><meta name="citation_reference" content="Ziatech Corporation, STD 32 zVID2 Local Bus Super VGA/FPD Adapter, Apr. 1996, 2 pages."><meta name="citation_reference" content="Ziatech Corporation, System Designer&#39;s Guide, Expanding STD Bus Performance Through Multiprocessing, Apr. 1996, 6 pages."><meta name="citation_reference" content="Ziatech Corporation, System Designer&#39;s Guide, Hot Swap Capability on STD 32 Computers, Jan. 1996, 6 pages."><meta name="citation_reference" content="Ziatech Corporation, Ziatech Industrial BIOS for CompactPCI and STD 32 Systems, Software Manual for Industrial BIOS Version 4.7, Jul. 27, 1998, 134 pages."><meta name="citation_reference" content="Ziatech Corporation, ZT 8907 Single Board Computer with IntelDX4 Microprocessor, 1998, 4 pages."><meta name="citation_reference" content="Ziatech Corporation, ZT 8908 Single Board Computer with Pentium Processor or AMD-K6, 1998, 6 pages."><meta name="citation_reference" content="Ziatech Corporation-Ketris9000 Product Manual (2000) (159 pp.) (No. 18.pdf)."><meta name="citation_reference" content="Ziatech, STD 32 Star System Product Description(6 pp) (No. 19a.pdf)."><meta name="citation_patent_number" content="US:8041873"><meta name="citation_patent_application_number" content="US:12/504,534"><link rel="canonical" href="http://www.google.com/patents/US8041873"/><meta property="og:url" content="http://www.google.com/patents/US8041873"/><meta name="title" content="Patent US8041873 - Multiple module computer system and method including differential signal channel comprising unidirectional serial bit channels to transmit encoded peripheral component interconnect bus transaction data"/><meta name="description" content="A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to a connector. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system."/><meta property="og:title" content="Patent US8041873 - Multiple module computer system and method including differential signal channel comprising unidirectional serial bit channels to transmit encoded peripheral component interconnect bus transaction data"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("TkXsU-PnM-bAsQTFzoG4AQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GBR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("TkXsU-PnM-bAsQTFzoG4AQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GBR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us8041873?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US8041873"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=ZHgZBwABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS8041873&amp;usg=AFQjCNEXgKoL0999yqYJZpa8K5H5YrNxcQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US8041873.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US8041873.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20100174844"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US8041873"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US8041873" style="display:none"><span itemprop="description">A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer...</span><span itemprop="url">http://www.google.com/patents/US8041873?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US8041873 - Multiple module computer system and method including differential signal channel comprising unidirectional serial bit channels to transmit encoded peripheral component interconnect bus transaction data</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US8041873 - Multiple module computer system and method including differential signal channel comprising unidirectional serial bit channels to transmit encoded peripheral component interconnect bus transaction data" title="Patent US8041873 - Multiple module computer system and method including differential signal channel comprising unidirectional serial bit channels to transmit encoded peripheral component interconnect bus transaction data"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US8041873 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 12/504,534</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 18, 2011</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jul 16, 2009</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">May 14, 1999</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6718415">US6718415</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7099981">US7099981</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7146446">US7146446</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7328297">US7328297</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7363415">US7363415</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7363416">US7363416</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7376779">US7376779</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7676624">US7676624</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7818487">US7818487</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8234436">US8234436</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8626977">US8626977</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8756359">US8756359</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040177200">US20040177200</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050174729">US20050174729</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050182882">US20050182882</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050195575">US20050195575</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050204083">US20050204083</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050246469">US20050246469</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20080244149">US20080244149</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20090157939">US20090157939</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20100174844">US20100174844</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20110208893">US20110208893</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20130024596">US20130024596</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20130097352">US20130097352</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20130198430">US20130198430</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20140195713">US20140195713</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">12504534, </span><span class="patent-bibdata-value">504534, </span><span class="patent-bibdata-value">US 8041873 B2, </span><span class="patent-bibdata-value">US 8041873B2, </span><span class="patent-bibdata-value">US-B2-8041873, </span><span class="patent-bibdata-value">US8041873 B2, </span><span class="patent-bibdata-value">US8041873B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22William+W.+Y.+Chu%22">William W. Y. Chu</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Acqis+Llc%22">Acqis Llc</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US8041873.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8041873.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8041873.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (101),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (525),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (9),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (12),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (3)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/8041873&usg=AFQjCNFGQImtKfYdvI3iXy2zBInoTEKlRw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D8041873&usg=AFQjCNHsCxMUQPrppgLYPQhsA98oCe9Itw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D8041873B2%26KC%3DB2%26FT%3DD&usg=AFQjCNG7ostc6XN68IeqX2D4R2qCLsN4mg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT106258354" lang="EN" load-source="patent-office">Multiple module computer system and method including differential signal channel comprising unidirectional serial bit channels to transmit encoded peripheral component interconnect bus transaction data</invention-title></span><br><span class="patent-number">US 8041873 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA88038651" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to a connector. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(25)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00018.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00018.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00019.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00019.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00020.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00020.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00021.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00021.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00022.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00022.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00023.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00023.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US8041873B2/US08041873-20111018-D00024.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US8041873B2/US08041873-20111018-D00024.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(103)</span></span></div><div class="patent-text"><div mxw-id="PCLM38559371" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites,</div>
<div class="claim-text">a serial communication hub controller, and</div>
<div class="claim-text">an enclosure housing the coupling sites and the serial communication hub controller; and</div>
</div>
<div class="claim-text">a plurality of computer modules coupled to respective ones of the coupling sites, at least one of the computer modules comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions,</div>
<div class="claim-text">a serial controller coupled to the serial communication hub controller, and</div>
<div class="claim-text">a first interface controller coupled to the LVDS channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The computer system of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the computer modules are similar in design to each other.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The computer system of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the console further comprises a second interface controller to communicate with the at least one of the computer modules through the LVDS channel.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The computer system of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the console further comprises a hard disk drive coupled to the at least one of the computer modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. The computer system of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites, and</div>
<div class="claim-text">an enclosure housing the coupling sites; and</div>
</div>
<div class="claim-text">a plurality of computer modules coupled to respective ones of the coupling sites, each of the computer modules comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions,</div>
<div class="claim-text">an Ethernet controller to communicate with an external network, and</div>
<div class="claim-text">a first interface controller coupled to the LVDS channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. The computer system of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the computer modules are similar in design to each other.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. The computer system of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the console further comprises a second interface controller to communicate with the first interface controller of at least one of the computer modules through the LVDS channel of the at least one of the computer modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The computer system of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the console further comprises an Ethernet hub controller coupled to the Ethernet controller of at least one of the computer modules to communicate with the external network.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The computer system of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites, each of the coupling sites comprising a slot,</div>
<div class="claim-text">a power supply, and</div>
<div class="claim-text">an enclosure housing the coupling sites and the power supply; and</div>
</div>
<div class="claim-text">a plurality of computer modules, each of the computer modules coupled to a respective one of the coupling sites through the slot of the respective one of the coupling sites, each of the computer modules comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions, and</div>
<div class="claim-text">an interface controller coupled to the LVDS channel to transmit encoded Peripheral Component Interconnect (PCI) bus transaction data,</div>
</div>
<div class="claim-text">wherein the computer modules receive power from the power supply upon coupling to the console.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. The computer system of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the computer modules are similar in design to each other.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. The computer system of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein at least one of the computer modules further comprises an Ethernet controller to communicate with an external network.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. The computer system of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the console further comprises a mass storage device that is shared between the computer modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. The computer system of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the encoded PCI bus transaction data comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00016" num="00016" class="claim">
      <div class="claim-text">16. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites,</div>
<div class="claim-text">a power supply,</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions,</div>
<div class="claim-text">an interface controller coupled to the LVDS channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">an enclosure housing the coupling sites, the power supply, the LVDS channel, and the interface controller; and</div>
</div>
<div class="claim-text">a computer module coupled to one of the coupling sites and comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit, and</div>
<div class="claim-text">a mass storage device coupled to the processing unit,</div>
</div>
<div class="claim-text">wherein the computer module receives power from the power supply for operation.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
      <div class="claim-text">17. The computer system of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the mass storage device comprises a flash memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
      <div class="claim-text">18. The computer system of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the computer module further comprises a serial controller coupled to the console for data communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
      <div class="claim-text">19. The computer system of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00020" num="00020" class="claim">
      <div class="claim-text">20. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites, each of the coupling sites comprising a connector,</div>
<div class="claim-text">a pair of unidirectional, multiple serial bit, low voltage differential signal (LVDS) channels to transmit encoded Peripheral Component Interconnect (PCI) bus transaction data in opposite directions, and</div>
<div class="claim-text">an enclosure housing the coupling sites and the LVDS channels; and</div>
</div>
<div class="claim-text">a computer module coupled to one of the coupling sites through the connector of the one of the coupling sites, the computer module comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device comprising a flash memory, and</div>
<div class="claim-text">a serial communication controller,</div>
</div>
<div class="claim-text">wherein the serial communication controller is coupled to the console for data communication upon coupling of the computer module to the console.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00021" num="00021" class="claim">
      <div class="claim-text">21. The computer system of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein the data communication of the serial communication controller comprises Universal Serial Bus (USB) communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
      <div class="claim-text">22. The computer system of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein the computer module further comprises a computing environment for a personal computer user.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00023" num="00023" class="claim">
      <div class="claim-text">23. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites, at least one of the coupling sites comprising a connector,</div>
<div class="claim-text">a Digital Versatile Disk (DVD) drive,</div>
<div class="claim-text">a first differential signal channel comprising a pair of unidirectional, serial bit channels to transmit data in opposite directions, and</div>
<div class="claim-text">an enclosure housing the coupling sites, the DVD drive, and the first differential signal channel; and</div>
</div>
<div class="claim-text">a computer module coupled to the at least one of the coupling sites through the connector, the computer module comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device comprising a flash memory,</div>
<div class="claim-text">a second differential signal channel comprising a pair of unidirectional, serial bit channels to transmit data in opposite directions, and</div>
<div class="claim-text">an interface controller coupled to the console through the second differential signal channel and the connector,</div>
</div>
<div class="claim-text">wherein the first differential signal channel and the second differential signal channel are coupled to each other upon insertion of the computer module into the console.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00024" num="00024" class="claim">
      <div class="claim-text">24. The computer system of <claim-ref idref="CLM-00023">claim 23</claim-ref>, wherein the computer module further comprises a computing environment for a personal computer user.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00025" num="00025" class="claim">
      <div class="claim-text">25. The computer system of <claim-ref idref="CLM-00023">claim 23</claim-ref>, wherein the console further comprises a power supply, and the computer module receives power from the power supply upon insertion of the computer module into the console.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00026" num="00026" class="claim">
      <div class="claim-text">26. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites, each of the coupling sites comprising a connector,</div>
<div class="claim-text">a power supply,</div>
<div class="claim-text">an integrated Liquid Crystal Display (LCD),</div>
<div class="claim-text">a first differential signal channel comprising a pair of unidirectional, serial bit channels to transmit data in opposite directions, and</div>
<div class="claim-text">an enclosure housing the coupling sites, the power supply, the LCD, and the first differential signal channel; and</div>
</div>
<div class="claim-text">a computer module coupled to one of the coupling sites through the connector of the one of the coupling sites, the computer module comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device comprising a flash memory, and</div>
<div class="claim-text">a second differential signal channel comprising a pair of unidirectional, serial bit channels to transmit data in opposite directions,</div>
</div>
<div class="claim-text">wherein the first differential signal channel and the second differential signal channel are coupled to each other upon insertion of the computer module into the console, and the computer module is at least partially powered by the power supply for operation.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00027" num="00027" class="claim">
      <div class="claim-text">27. The computer system of <claim-ref idref="CLM-00026">claim 26</claim-ref>, wherein the computer module further comprises a computing environment for a personal computer user.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00028" num="00028" class="claim">
      <div class="claim-text">28. The computer system of <claim-ref idref="CLM-00026">claim 26</claim-ref>, wherein the console further comprises a Digital Versatile Disk (DVD) drive.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00029" num="00029" class="claim">
      <div class="claim-text">29. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites, each of the coupling sites comprising a connector, and</div>
<div class="claim-text">a first pair of unidirectional, multiple bit, low voltage differential signal (LVDS) channels to transmit encoded Peripheral Component Interconnect (PCI) bus transaction as serial data along a pair of directions that are different from each other; and</div>
</div>
<div class="claim-text">a computer module coupled to one of the coupling sites through the connector of the one of the coupling sites, the computer module comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a mass storage device coupled to the processing unit,</div>
<div class="claim-text">a second pair of unidirectional, multiple bit, LVDS channels to transmit encoded PCI bus transaction as serial data along a pair of directions that are different from each other, and</div>
<div class="claim-text">an interface controller coupled to the second pair of LVDS channels,</div>
</div>
<div class="claim-text">wherein the interface controller is coupled to the console for data communication upon coupling of the computer module to the console.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00030" num="00030" class="claim">
      <div class="claim-text">30. The computer system of <claim-ref idref="CLM-00029">claim 29</claim-ref>, wherein the console further comprises a Digital Versatile Disk (DVD) drive.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00031" num="00031" class="claim">
      <div class="claim-text">31. The computer system of <claim-ref idref="CLM-00029">claim 29</claim-ref>, wherein the computer module further comprises a password mechanism to control access to the computer module.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00032" num="00032" class="claim">
      <div class="claim-text">32. The computer system of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein the encoded PCI bus transaction data comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00033" num="00033" class="claim">
      <div class="claim-text">33. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites, each of the coupling sites comprising a slot,</div>
<div class="claim-text">a mass storage device, and</div>
<div class="claim-text">an enclosure housing the coupling sites and the mass storage device; and</div>
</div>
<div class="claim-text">a plurality of computer modules, each of the computer modules coupled to a respective one of the coupling sites through the slot of the respective one of the coupling sites, each of the computer modules comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions,</div>
<div class="claim-text">a serial communication controller, and</div>
<div class="claim-text">an interface controller coupled to the LVDS channel to transmit encoded Peripheral Component Interconnect (PCI) bus transaction data,</div>
</div>
<div class="claim-text">wherein the computer modules are similar in design to each other, and wherein the mass storage device is coupled to the computer modules during operation.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00034" num="00034" class="claim">
      <div class="claim-text">34. The computer system of <claim-ref idref="CLM-00033">claim 33</claim-ref>, wherein the serial communication controller of at least one of the computer modules is coupled to the console for data communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00035" num="00035" class="claim">
      <div class="claim-text">35. The computer system of <claim-ref idref="CLM-00033">claim 33</claim-ref>, wherein the console further comprises a power supply to supply power to the computer modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00036" num="00036" class="claim">
      <div class="claim-text">36. The computer system of <claim-ref idref="CLM-00033">claim 33</claim-ref>, wherein the encoded PCI bus transaction data comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00037" num="00037" class="claim">
      <div class="claim-text">37. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a plurality of coupling sites, each of the coupling sites comprising a slot,</div>
<div class="claim-text">a mass storage device, and</div>
<div class="claim-text">an enclosure housing the coupling sites and the mass storage device; and</div>
</div>
<div class="claim-text">a plurality of computer modules, each of the computer modules coupled to a respective one of the coupling sites through the slot of the respective one of the coupling sites, at least one of the computer modules comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit,</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions,</div>
<div class="claim-text">a serial communication controller, and</div>
<div class="claim-text">an interface controller coupled to the LVDS channel to transmit encoded Peripheral Component Interconnect (PCI) bus transaction data,</div>
</div>
<div class="claim-text">wherein the computer modules are similar in design to each other, and wherein the at least one of the computer modules is configured to provide protection against failure of another one of the computer modules.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00038" num="00038" class="claim">
      <div class="claim-text">38. The computer system of <claim-ref idref="CLM-00037">claim 37</claim-ref>, wherein the serial communication controller of the at least one of the computer modules is coupled to the console for data communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00039" num="00039" class="claim">
      <div class="claim-text">39. The computer system of <claim-ref idref="CLM-00037">claim 37</claim-ref>, wherein the mass storage device is coupled to the computer modules upon insertion of the computer modules into the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00040" num="00040" class="claim">
      <div class="claim-text">40. The computer system of <claim-ref idref="CLM-00037">claim 37</claim-ref>, wherein the encoded PCI bus transaction data comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00041" num="00041" class="claim">
      <div class="claim-text">41. A computer system comprising:
<div class="claim-text">a plurality of coupling sites;</div>
<div class="claim-text">a power supply;</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel associated with at least one of the coupling sites, the LVDS channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions;</div>
<div class="claim-text">a first interface controller associated with the at least one of the coupling sites and coupled to the LVDS channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction; and</div>
<div class="claim-text">a plurality of computer modules coupled to respective ones of the coupling sites, at least one of the computer modules comprising
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit, and</div>
<div class="claim-text">a second interface controller coupled to the first interface controller through the LVDS channel,</div>
</div>
<div class="claim-text">wherein the computer modules receive power from the power supply for operation.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00042" num="00042" class="claim">
      <div class="claim-text">42. The computer system of <claim-ref idref="CLM-00041">claim 41</claim-ref>, wherein at least one of the computer modules further comprises an Ethernet controller to communicate with an external network.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00043" num="00043" class="claim">
      <div class="claim-text">43. The computer system of <claim-ref idref="CLM-00041">claim 41</claim-ref>, wherein the computer system further comprises a mass storage device that is shared between the computer modules.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00044" num="00044" class="claim">
      <div class="claim-text">44. The computer system of <claim-ref idref="CLM-00041">claim 41</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00045" num="00045" class="claim">
      <div class="claim-text">45. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a first coupling site,</div>
<div class="claim-text">a second coupling site,</div>
<div class="claim-text">a power supply,</div>
<div class="claim-text">a first low voltage differential signal (LVDS) channel associated with the first coupling site, the first LVDS channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions,</div>
<div class="claim-text">a second LVDS channel associated with the second coupling site, the second LVDS channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions,</div>
<div class="claim-text">a first interface controller coupled to at least one of the first LVDS channel and the second LVDS channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction, and</div>
<div class="claim-text">an enclosure housing the first coupling site, the second coupling site, the power supply, the first LVDS channel, the second LVDS channel, and the first interface controller.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00046" num="00046" class="claim">
      <div class="claim-text">46. The computer system of <claim-ref idref="CLM-00045">claim 45</claim-ref>, further comprising:
<div class="claim-text">a first computer module coupled to the first coupling site; and</div>
<div class="claim-text">a second computer module coupled to the second coupling site, wherein at least one of the first computer module and the second computer module comprises
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit, and</div>
<div class="claim-text">a second interface controller to communicate with the console through one of the first LVDS channel and the second LVDS channel.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00047" num="00047" class="claim">
      <div class="claim-text">47. The computer system of <claim-ref idref="CLM-00046">claim 46</claim-ref>, wherein each of the first computer module and the second computer module receives power from the power supply for operation.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00048" num="00048" class="claim">
      <div class="claim-text">48. The computer system of <claim-ref idref="CLM-00045">claim 45</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00049" num="00049" class="claim">
      <div class="claim-text">49. A computer system comprising:
<div class="claim-text">a console comprising
<div class="claim-text">a coupling site,</div>
<div class="claim-text">a power supply,</div>
<div class="claim-text">a first low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions to communicate an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction,</div>
<div class="claim-text">a second differential channel associated with the coupling site, the second differential channel comprising two sets of unidirectional, serial bit channels in opposite directions,</div>
<div class="claim-text">a first interface controller coupled to the second differential channel, and</div>
<div class="claim-text">an enclosure housing the coupling site, the power supply, the first LVDS channel, the second differential channel, and the first interface controller.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00050" num="00050" class="claim">
      <div class="claim-text">50. The computer system of <claim-ref idref="CLM-00049">claim 49</claim-ref>, further comprising:
<div class="claim-text">a computer module coupled to the coupling site,</div>
<div class="claim-text">wherein the computer module comprises
<div class="claim-text">a processing unit,</div>
<div class="claim-text">a main memory coupled to the processing unit, and</div>
<div class="claim-text">a second interface controller to communicate, via Universal Serial Bus (USB) communication, with the console through the second differential channel.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00051" num="00051" class="claim">
      <div class="claim-text">51. The computer system of <claim-ref idref="CLM-00050">claim 50</claim-ref>, wherein the computer module receives at least partial power from the power supply of the console for operation upon coupling to the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00052" num="00052" class="claim">
      <div class="claim-text">52. The computer system of <claim-ref idref="CLM-00050">claim 50</claim-ref>, wherein the computer module further comprises a computing environment for a personal computer user.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00053" num="00053" class="claim">
      <div class="claim-text">53. The computer system of <claim-ref idref="CLM-00049">claim 49</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00054" num="00054" class="claim">
      <div class="claim-text">54. A computer module insertable into a coupling site of a console for data communication, comprising:
<div class="claim-text">a main circuit board;</div>
<div class="claim-text">a processing unit coupled to the main circuit board;</div>
<div class="claim-text">a main memory coupled to the processing unit;</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction; and</div>
<div class="claim-text">a peripheral bridge directly coupled to the processing unit, the peripheral bridge comprising an interface controller directly coupled to the LVDS channel.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00055" num="00055" class="claim">
      <div class="claim-text">55. The computer module of <claim-ref idref="CLM-00054">claim 54</claim-ref>, further comprising a removable hard disk drive.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00056" num="00056" class="claim">
      <div class="claim-text">56. The computer module of <claim-ref idref="CLM-00054">claim 54</claim-ref>, further comprising a serial communication controller to couple to the console for data communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00057" num="00057" class="claim">
      <div class="claim-text">57. The computer module of <claim-ref idref="CLM-00054">claim 54</claim-ref>, wherein the computer module is configured to operate upon receiving power from the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00058" num="00058" class="claim">
      <div class="claim-text">58. The computer module of <claim-ref idref="CLM-00054">claim 54</claim-ref>, further comprising an enclosure housing the main circuit board, the processing unit, the main memory, the LVDS channel, and the interface controller, and the enclosure is insertable into the coupling site of the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00059" num="00059" class="claim">
      <div class="claim-text">59. The computer module of <claim-ref idref="CLM-00054">claim 54</claim-ref>, further comprising a connector distinct from the main circuit board, and the connector is configured to couple to the coupling site of the console for data communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00060" num="00060" class="claim">
      <div class="claim-text">60. The computer module of <claim-ref idref="CLM-00054">claim 54</claim-ref>, wherein the peripheral bridge corresponds to a north bridge.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00061" num="00061" class="claim">
      <div class="claim-text">61. The computer module of <claim-ref idref="CLM-00054">claim 54</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00062" num="00062" class="claim">
      <div class="claim-text">62. The computer module of <claim-ref idref="CLM-00056">claim 56</claim-ref>, wherein the data communication of the serial communication controller comprises Ethernet communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00063" num="00063" class="claim">
      <div class="claim-text">63. The computer module of <claim-ref idref="CLM-00056">claim 56</claim-ref>, wherein the data communication of the serial communication controller comprises Universal Serial Bus (USB) communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00064" num="00064" class="claim">
      <div class="claim-text">64. The computer module of <claim-ref idref="CLM-00059">claim 59</claim-ref>, wherein the interface controller is configured to communicate the encoded serial bit stream of PCI bus transaction through the LVDS channel and the connector.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00065" num="00065" class="claim">
      <div class="claim-text">65. A computer module comprising:
<div class="claim-text">an enclosure insertable into a slot of a console for guidance to a first connector of the console for operation;</div>
<div class="claim-text">a processing unit housed in the enclosure;</div>
<div class="claim-text">a main memory coupled to the processing unit and housed in the enclosure;</div>
<div class="claim-text">an Ethernet controller coupled to the processing unit and housed in the enclosure;</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions;</div>
<div class="claim-text">a second connector configured to couple to the first connector of the console; and</div>
<div class="claim-text">an interface controller housed in the enclosure and coupled to the second connector through the LVDS channel for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00066" num="00066" class="claim">
      <div class="claim-text">66. The computer module of <claim-ref idref="CLM-00065">claim 65</claim-ref>, wherein the Ethernet controller is configured to couple to the first connector of the console for data communication.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00067" num="00067" class="claim">
      <div class="claim-text">67. The computer module of <claim-ref idref="CLM-00066">claim 66</claim-ref>, wherein the Ethernet controller is coupled to the second connector.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00068" num="00068" class="claim">
      <div class="claim-text">68. The computer module of <claim-ref idref="CLM-00066">claim 66</claim-ref>, wherein the Ethernet controller is configured to communicate with an external network through the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00069" num="00069" class="claim">
      <div class="claim-text">69. The computer module of <claim-ref idref="CLM-00065">claim 65</claim-ref>, wherein the computer module is configured to operate only upon receiving power from the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00070" num="00070" class="claim">
      <div class="claim-text">70. The computer module of <claim-ref idref="CLM-00065">claim 65</claim-ref>, wherein the enclosure defines a set of grooves to engage a corresponding set of rails of the slot of the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00071" num="00071" class="claim">
      <div class="claim-text">71. The computer module of <claim-ref idref="CLM-00065">claim 65</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00072" num="00072" class="claim">
      <div class="claim-text">72. A computer module comprising:
<div class="claim-text">a main circuit board;</div>
<div class="claim-text">a first connector distinct from the main circuit board;</div>
<div class="claim-text">a processing unit coupled to the main circuit board;</div>
<div class="claim-text">a main memory coupled to the processing unit;</div>
<div class="claim-text">a hard disk drive coupled to the processing unit;</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions; and</div>
<div class="claim-text">an interface controller coupled to the LVDS channel and the first connector for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction,</div>
<div class="claim-text">wherein the computer module is configured to engage rails on opposite sides of a slot of a console for guidance towards a second connector of the console.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00073" num="00073" class="claim">
      <div class="claim-text">73. The computer module of <claim-ref idref="CLM-00072">claim 72</claim-ref>, wherein the LVDS channel is configured to couple to the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00074" num="00074" class="claim">
      <div class="claim-text">74. The computer module of <claim-ref idref="CLM-00072">claim 72</claim-ref>, wherein the first connector of the computer module is configured to mate with the second connector of the console upon the computer module being inserted into the console for operation.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00075" num="00075" class="claim">
      <div class="claim-text">75. The computer module of <claim-ref idref="CLM-00074">claim 74</claim-ref>, wherein the LVDS channel is configured to couple to the console through the first connector of the computer module and the second connector of the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00076" num="00076" class="claim">
      <div class="claim-text">76. The computer module of <claim-ref idref="CLM-00072">claim 72</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00077" num="00077" class="claim">
      <div class="claim-text">77. A computer module comprising:
<div class="claim-text">a processing unit;</div>
<div class="claim-text">a main memory coupled to the processing unit;</div>
<div class="claim-text">a mass storage device coupled to the processing unit;</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction; and</div>
<div class="claim-text">a serial communication controller configured to couple to a console,</div>
<div class="claim-text">wherein the computer module is insertable into a slot of the console for guidance to a connector of the console for serial data communication.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00078" num="00078" class="claim">
      <div class="claim-text">78. The computer module of <claim-ref idref="CLM-00077">claim 77</claim-ref>, wherein the mass storage device comprises a SCSI hard disk drive.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00079" num="00079" class="claim">
      <div class="claim-text">79. The computer module of <claim-ref idref="CLM-00077">claim 77</claim-ref>, wherein the computer module is configured to operate only upon receiving power from the console.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00080" num="00080" class="claim">
      <div class="claim-text">80. The computer module of <claim-ref idref="CLM-00077">claim 77</claim-ref>, wherein the serial communication controller comprises an Ethernet controller to communicate with an external network through the console.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00081" num="00081" class="claim">
      <div class="claim-text">81. A console to couple to a plurality of computer modules to form a server system, comprising:
<div class="claim-text">a first coupling site to couple to a first computer module;</div>
<div class="claim-text">a second coupling site to couple to a second computer module;</div>
<div class="claim-text">a power supply coupled to at least one of the first coupling site and the second coupling site;</div>
<div class="claim-text">a printed circuit board;</div>
<div class="claim-text">a first low voltage differential signal (LVDS) channel coupled to the printed circuit board and comprising two sets of unidirectional, multiple serial bit channels in opposite directions;</div>
<div class="claim-text">a second LVDS channel coupled to the printed circuit board and comprising two sets of unidirectional, multiple serial bit channels in opposite directions; and</div>
<div class="claim-text">an enclosure housing the first coupling site, the second coupling site, the power supply, the first LVDS channel, the second LVDS channel, and the printed circuit board.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00082" num="00082" class="claim">
      <div class="claim-text">82. The computer module of <claim-ref idref="CLM-00077">claim 77</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00083" num="00083" class="claim">
      <div class="claim-text">83. The console of <claim-ref idref="CLM-00081">claim 81</claim-ref>, further comprising a first interface controller coupled to at least one of the first LVDS channel and the second LVDS channel to communicate an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00084" num="00084" class="claim">
      <div class="claim-text">84. The console of <claim-ref idref="CLM-00083">claim 83</claim-ref>, wherein at least one of the first computer module and the second computer module comprises a second interface controller, and the first interface controller is configured to couple to the second interface controller.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00085" num="00085" class="claim">
      <div class="claim-text">85. The console of <claim-ref idref="CLM-00081">claim 81</claim-ref>, wherein the power supply is configured to provide power to each of the first computer module and the second computer module for operation.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00086" num="00086" class="claim">
      <div class="claim-text">86. The console of <claim-ref idref="CLM-00081">claim 81</claim-ref>, further comprising a hard disk drive configured to couple to at least one of the first computer module and the second computer module.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00087" num="00087" class="claim">
      <div class="claim-text">87. The console of <claim-ref idref="CLM-00081">claim 81</claim-ref>, further comprising an Ethernet hub controller configured to couple to at least one of the first computer module and the second computer module for communication with an external network.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00088" num="00088" class="claim">
      <div class="claim-text">88. The console of <claim-ref idref="CLM-00083">claim 83</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00089" num="00089" class="claim">
      <div class="claim-text">89. A console to couple to a plurality of computer modules to form a server system, comprising:
<div class="claim-text">a first coupling site to couple to a first computer module;</div>
<div class="claim-text">a second coupling site to couple to a second computer module;</div>
<div class="claim-text">a power supply;</div>
<div class="claim-text">a printed circuit board coupled to the first coupling site and the second coupling site;</div>
<div class="claim-text">a serial communication hub controller coupled to the printed circuit board;</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel associated with at least one of the first coupling site and the second coupling site, the LVDS channel comprising two sets of unidirectional, multiple serial bit channels in opposite directions for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction; and</div>
<div class="claim-text">an enclosure housing the first coupling site, the second coupling site, the power supply, the printed circuit board, the serial communication hub controller, and the LVDS channel.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00090" num="00090" class="claim">
      <div class="claim-text">90. The console of <claim-ref idref="CLM-00089">claim 89</claim-ref>, wherein each of the first coupling site and the second coupling site comprises a slot and a connector.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00091" num="00091" class="claim">
      <div class="claim-text">91. The console of <claim-ref idref="CLM-00089">claim 89</claim-ref>, further comprising an interface controller housed in the enclosure and coupled to the LVDS channel to communicate the encoded serial bit stream of PCI bus transaction.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00092" num="00092" class="claim">
      <div class="claim-text">92. The console of <claim-ref idref="CLM-00089">claim 89</claim-ref>, further comprising an integrated display device.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00093" num="00093" class="claim">
      <div class="claim-text">93. The console of <claim-ref idref="CLM-00089">claim 89</claim-ref>, wherein the serial communication hub controller comprises a multi-port, serial communication hub controller to support communication between the first computer module and the second computer module and with an external network.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00094" num="00094" class="claim">
      <div class="claim-text">94. The console of <claim-ref idref="CLM-00089">claim 89</claim-ref>, further comprising a storage subsystem housed in the enclosure and shared by the first computer module and the second computer module.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00095" num="00095" class="claim">
      <div class="claim-text">95. The console of <claim-ref idref="CLM-00089">claim 89</claim-ref>, wherein the power supply is configured to provide power to each of the first computer module and the second computer module for operation.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00096" num="00096" class="claim">
      <div class="claim-text">96. The console of <claim-ref idref="CLM-00089">claim 89</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00097" num="00097" class="claim">
      <div class="claim-text">97. A server comprising:
<div class="claim-text">a processing unit;</div>
<div class="claim-text">a main memory coupled to the processing unit;</div>
<div class="claim-text">a mass storage device coupled to the processing unit;</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction; and</div>
<div class="claim-text">a peripheral bridge directly coupled to the processing unit, the peripheral bridge comprising an interface controller directly coupled to the LVDS channel;</div>
<div class="claim-text">wherein the processing unit is configured to couple to an external network through the LVDS channel.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00098" num="00098" class="claim">
      <div class="claim-text">98. The server of <claim-ref idref="CLM-00097">claim 97</claim-ref>, further comprising an Ethernet controller coupled to the LVDS channel.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00099" num="00099" class="claim">
      <div class="claim-text">99. The server of <claim-ref idref="CLM-00097">claim 97</claim-ref>, wherein the peripheral bridge corresponds to a north bridge.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00100" num="00100" class="claim">
      <div class="claim-text">100. The server of <claim-ref idref="CLM-00097">claim 97</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00101" num="00101" class="claim">
      <div class="claim-text">101. A server comprising:
<div class="claim-text">a processing unit;</div>
<div class="claim-text">a main memory coupled to the processing unit;</div>
<div class="claim-text">a SCSI hard disk drive coupled to the processing unit;</div>
<div class="claim-text">a low voltage differential signal (LVDS) channel comprising two sets of unidirectional, multiple serial bit channels to transmit data in opposite directions for communicating an encoded serial bit stream of Peripheral Component Interconnect (PCI) bus transaction; and</div>
<div class="claim-text">an interface controller coupled to the LVDS channel;</div>
<div class="claim-text">wherein the processing unit is coupled to the interface controller for data communication with an external Ethernet network.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00102" num="00102" class="claim">
      <div class="claim-text">102. The server of <claim-ref idref="CLM-00101">claim 101</claim-ref>, further comprising an Ethernet controller coupled to the LVDS channel.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00103" num="00103" class="claim">
      <div class="claim-text">103. The server of <claim-ref idref="CLM-00101">claim 101</claim-ref>, wherein the encoded serial bit stream of PCI bus transaction comprises encoded PCI address and data bits. </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES44092501" lang="EN" load-source="patent-office" class="description">
    <heading>CROSS REFERENCE TO RELATED APPLICATIONS</heading> <p num="p-0002">This application is a continuation of U.S. application Ser. No. 12/077,503 filed Mar. 18, 2008 now U.S. Pat. No. 7,676,624, which is a continuation of U.S. nonprovisional application Ser. No. 11/166,656, filed Jun. 24, 2005 (Now U.S. Pat. No. 7,376,779), which is a continuation of U.S. nonprovisional application Ser. No. 11/097,694, filed Mar. 31, 2005 (Now U.S. Pat. No. 7,363,415), which is a continuation of U.S. nonprovisional application Ser. No. 10/772,214, filed Feb. 3, 2004 (Now U.S. Pat. No. 7,099,981), which is a continuation of U.S. nonprovisional application Ser. No. 09/569,758, filed May 12, 2000 (Now U.S. Pat. No. 6,718,415), and which claimed priority to U.S. Provisional Application No. 60/134,122 filed May 14, 1999. These applications are hereby incorporated by reference in their entirety.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">The present invention relates to computing devices. More particularly, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like. Merely by way of example, the present invention is applied to a modular computing environment for desk top computers, but it will be recognized that the invention has a much wider range of applicability. It can be applied to a server as well as other portable or modular computing applications.</p>
    <p num="p-0004">Many desktop or personal computers, which are commonly termed PCs, have been around and used for over ten years. The PCs often come with state-of-art microprocessors such as the Intel Pentium™ microprocessor chips. They also include a hard or fixed disk drive such as memory in the giga-bit range. Additionally, the PCs often include a random access memory integrated circuit device such as a dynamic random access memory device, which is commonly termed DRAM. The DRAM devices now provide up to millions of memory cells (i.e., mega-bit) on a single slice of silicon. PCs also include a high resolution display such as cathode ray tubes or CRTs. In most cases, the CRTs are at least 15 inches or 17 inches or 20 inches in diameter. High resolution flat panel displays are also used with PCs.</p>
    <p num="p-0005">Many external or peripheral devices can be used with the PCs. Among others, these peripheral devices include mass storage devices such as a Zip™ Drive product sold by Iomega Corporation of Utah. Other storage devices include external hard drives, tape drives, and others. Additional devices include communication devices such as a modem, which can be used to link the PC to a wide area network of computers such as the Internet. Furthermore, the PC can include output devices such as a printer and other output means. Moreover, the PC can include special audio output devices such as speakers the like.</p>
    <p num="p-0006">PCs also have easy to use keyboards, mouse input devices, and the like. The keyboard is generally configured similar to a typewriter format. The keyboard also has the length and width for easily inputting information by way of keys to the computer. The mouse also has a sufficient size and shape to easily move a cursor on the display from one location to another location.</p>
    <p num="p-0007">Other types of computing devices include portable computing devices such as “laptop” computers and the like. Although somewhat successful, laptop computers have many limitations. These computing devices have poor display technology. In fact, these devices often have a smaller flat panel display that has poor viewing characteristics. Additionally, these devices also have poor input devices such as smaller keyboards and the like. Furthermore. these devices have limited common platforms to transfer information to and from these devices and other devices such as PCs.</p>
    <p num="p-0008">Up to now, there has been little common ground between these platforms including the PCs and laptops in terms of upgrading, ease-of-use, cost, performance, and the like. Many differences between these platforms, probably somewhat intentional, has benefited computer manufacturers at the cost of consumers. A drawback to having two separate computers is that the user must often purchase both the desktop and laptop to have “total” computing power, where the desktop serves as a “regular” computer and the laptop serves as a “portable” computer. Purchasing both computers is often costly and runs “thousands” of dollars. The user also wastes a significant amount of time transferring software and data between the two types of computers. For example, the user must often couple the portable computer to a local area network (i.e., LAN), to a serial port with a modem and then manually transfer over files and data between the desktop and the portable computer. Alternatively, the user often must use floppy disks to “zip” up files and programs that exceed the storage capacity of conventional floppy disks, and transfer the floppy disk data manually.</p>
    <p num="p-0009">Another drawback with the current model of separate portable and desktop computer is that the user has to spend money to buy components and peripherals the are duplicated in at least one of these computers. For example, both the desktop and portable computers typically include hard disk drives, floppy drives, CD-ROMs, computer memory, host processors, graphics accelerators, and the like. Because program software and supporting programs generally must be installed upon both hard drives in order for the user to operate programs on the road and in the office, hard disk space is often wasted.</p>
    <p num="p-0010">One approach to reduce some of these drawbacks has been the use of a docking station with a portable computer. Here, the user has the portable computer for “on the road” use and a docking station that houses the portable computer for office use.</p>
    <p num="p-0011">Similar to separate desktop and portable computers, there is no commonality between two desktop computers. To date, most personal computers are constructed with a single motherboard that provides connection for CPU and other components in the computer. Dual CPU systems have been available through Intel's slot 1 architecture. For example, two Pentium II cartridges can be plugged into two “slot 1” card slots on a motherboard to form a Dual-processor system. The two CPU's share a common host bus that connects to the rest of the system, e.g. main memory, hard disk drive, graphics subsystem, and others. Dual CPU systems have the advantage of increased CPU performance for the whole system. Adding a CPU cartridge requires no change in operating systems and application software. However, dual CPU systems may suffer limited performance improvement if memory or disk drive bandwidth becomes the limiting factor. Also, dual CPU systems have to time-share the processing unit in running multiple applications. CPU performance improvement efficiency also depends on software coding structure. Dual CPU systems provide no hardware redundancy to help fault tolerance. In running multiple applications, memory and disk drive data throughput will become the limiting factor in improving performance with multi-processor systems.</p>
    <p num="p-0012">The present invention generally relates to computer interfaces. More specifically, the present invention relates to an interface channel that interfaces two computer interface buses that operate under protocols that are different from that used by the interface channel.</p>
    <p num="p-0013">Interfaces coupling two independent computer buses are well known in the art. A block diagram of a computer system utilizing such a prior art interface is shown in <figref idrefs="DRAWINGS">FIG. 5</figref>. In <figref idrefs="DRAWINGS">FIG. 5</figref>, a primary peripheral component interconnect (PCI) bus <b>505</b> of a notebook PC <b>500</b> is coupled to a secondary PCI bus <b>555</b> in a docking system <b>550</b> (also referred to as docking station <b>550</b>) through high pin count connectors <b>501</b> and <b>502</b>, which are normally mating connectors. The high pin count connectors <b>501</b> and <b>502</b> contain a sufficiently large number of pins so as to carry PCI bus signals between the two PCI buses without any translation. The main purpose for interfacing the two independent PCI buses is to allow transactions to occur between a master on one PCI bus and a target on the other PCI bus. The interface between these two independent PCI buses additionally includes an optional PCI to PCI bridge <b>560</b>, located in the docking station <b>550</b>, to expand the add on capability in docking station <b>550</b>. The bridge <b>560</b> creates a new bus number for devices behind the bridge <b>560</b> so that they are not on the same bus number as other devices in the system thus increasing the add on capability in the docking station <b>550</b>.</p>
    <p num="p-0014">An interface such as that shown in <figref idrefs="DRAWINGS">FIG. 5</figref> provides an adequate interface between the primary and secondary PCI buses. However, the interface is limited in a number of ways. The interface transfers signals between the primary and secondary PCI buses using the protocols of a PCI bus. Consequently, the interface is subject to the limitations under which PCI buses operate. One such limitation is the fact that PCI buses are not cable friendly. The cable friendliness of the interface was not a major concern in the prior art. However, in the context of the computer system of the present invention, which is described in the present inventor's (William W. Y. Chu's) application for “Personal Computer Peripheral Console With Attached. Computer Module” filed concurrently with the present application on Sep. 8, 1998 and incorporated herein by reference, a cable friendly interface is desired for interfacing an attached computer module (ACM) and a peripheral console of the present invention. Furthermore, as a result of operating by PCI protocols, the prior art interface includes a very large number of signal channels with a corresponding large number of conductive lines (and a similarly large number of pins in the connectors of the interface) that are commensurate in number with the number of signal lines in the PCI buses which it interfaces. One disadvantage of an interface having a relatively large number of conductive lines and pins is that it costs more than one that uses a fewer number of conductive lines and pins. Additionally, an interface having a large number of conductive lines is bulkier and more cumbersome to handle. Finally, a relatively large number of signal channels in the interface renders the option of using differential voltage signals less viable because a differential voltage signal method would require duplicating a large number of signal lines. It is desirable to use a low voltage differential signal (LVDS) channel in the computer system of the present invention because an LVDS channel is more cable friendly, faster, consumes less power, and generates less noise, including electromagnetic interferences (EMI), than a PCI channel. The term LVDS is herein used to generically refer to low voltage differential signals and is not intended to be limited to any particular type of LVDS technology.</p>
    <p num="p-0015">Thus, what is needed are computer systems that can have multiple computer modules. Each computer module has dedicated memory and disk drive, and can operate independently.</p>
    <heading>BRIEF SUMMARY OF THE INVENTION</heading> <p num="p-0016">According to the present invention, a technique including a method and device for multi-module computing is provided. In an exemplary embodiment, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like.</p>
    <p num="p-0017">In a specific embodiment, the present invention provides a computer system for multi-processing purposes. The computer system has a console comprising a first coupling site and a second coupling site, e.g., computer module bay. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to one of the connectors. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, and a mass storage device coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system.</p>
    <p num="p-0018">In an alternative specific embodiment, the present invention provides a multi-processing computer system. The system has a console comprising a first coupling site and a second coupling site. Each coupling site comprises a connector. The console is an enclosure that is capable of housing each coupling site. The system also has a plurality of computer modules, where each of the computer modules is coupled to one of the connectors. Each of the computer modules has a processing unit, a main memory coupled to the processing unit, a graphics controller coupled to the processing unit, a mass storage device coupled to the processing unit, and a video output coupled to the processing unit. Each of the computer modules is substantially similar in design to each other to provide independent processing of each of the computer modules in the computer system. A video switch circuit is coupled to each of the computer modules through the video output. The video switch is configured to switch a video signal from any one of the computer modules to a display.</p>
    <p num="p-0019">Numerous benefits are achieved using the present invention over previously existing techniques. In one embodiment, the invention provides improved processing and maintenance features. The invention can also provide increased CPU performance for the whole system. The invention also can be implemented without changes in operating system and application software. The present invention is also implemented using conventional technologies that can be provided in the present computer system in an easy and efficient manner.</p>
    <p num="p-0020">In another embodiment, the invention provides at least two users to share the same modular desktop system. Each user operates on a different computer module. The other peripheral devices, i.e. CDROM, printer, DSL connection, etc. can be shared. This provides lower system cost, less desktop space and more efficiency. Depending upon the embodiment, one or more of these benefits can be available. These and other advantages or benefits are described throughout the present specification and are described more particularly below.</p>
    <p num="p-0021">In still further embodiments, the present invention provides methods of using multiple computer modules.</p>
    <p num="p-0022">The present invention encompasses an apparatus for bridging a first computer interface bus and a second computer interface bus. where each of the first and second computer interface buses have a number of parallel multiplexed address/data bus lines and operate at a clock speed in a predetermined clock speed range having a minimum clock speed and a maximum clock speed. The apparatus comprises an interface channel having a clock line and a plurality of bit lines for transmitting bits; a first interface controller coupled to the first computer interface bus and to the interface channel to encode first control signals from the first computer interface bus into first control bits to be transmitted on the interface channel and to decode second control bits received from the interface channel into second control signals to be transmitted to the first computer interface bus; and a second interface controller coupled to the interface channel and the second computer interface bus to decode the first control bits from the interface channel into third control signals to be transmitted on the second computer interface bus and to encode fourth control signals from the second computer interface bus into the second control bits to be transmitted on the interface channel.</p>
    <p num="p-0023">In one embodiment, the first and second interface controllers comprise a host interface controller (HIC) and a peripheral interface controller (PIC), respectively, the first and second computer interface buses comprise a primary PCI and a secondary PCI bus, respectively, and the interface channel comprises an LVDS channel.</p>
    <p num="p-0024">The present invention overcomes the aforementioned disadvantages of the prior art by interfacing two PCI or PCI-like buses using a non-PCI or non-PCI-like channel. In the present invention, PCI control signals are encoded into control bits and the control bits, rather than the control signals that they represent, are transmitted on the interface channel. At the receiving end, the control bits representing control signals are decoded back into PCI control signals prior to being transmitted to the intended PCI bus.</p>
    <p num="p-0025">The fact that control bits rather than control signals are transmitted on the interface channel allows using a smaller number of signal channels and a correspondingly small number of conductive lines in the interface channel than would otherwise be possible. This is because the control bits can be more easily multiplexed at one end of the interface channel and recovered at the other end than control signals. This relatively small number of signal channels used in the interface channel allows using LVDS channels for the interface. As mentioned above, an LVDS channel is more cable friendly, faster, consumes less power, and generates less noise than a PCI bus channel, which is used in the prior art to interface two PCI buses. Therefore, the present invention advantageously uses an LVDS channel for the hereto unused purpose of interfacing PCI or PCI-like buses. The relatively smaller number of signal channels in the interface also allows using connectors having smaller pins counts. As mentioned above an interface having a smaller number of signal channels and, therefore, a smaller number of conductive lines is less bulky and less expensive than one having a larger number of signal channels. Similarly, connectors having a smaller number of pins are also less expensive and less bulky than connectors having a larger number of pins.</p>
    <p num="p-0026">In one embodiment, the present invention encompasses an apparatus for bridging a first computer interface bus and a second computer interface bus, in a microprocessor based computer system where each of the first and second computer interface buses have a number of parallel multiplexed address/data bus lines and operate at a clock speed in a predetermined clock speed range having a minimum clock speed and a maximum clock speed. The apparatus comprises an interface channel having a clock channel and a plurality of bit channels for transmitting bits; a first interface controller coupled to the first computer interface bus and to the interface channel to encode first control signals from the first computer interface bus into first control bits to be transmitted on the interface channel and to decode second control bits received from the interface channel into second control signals to be transmitted to the first computer interface bus; and a second interface controller coupled to the interface channel and the second computer interface bus to decode the first control bits from the interface channel into third control signals to be transmitted on the second computer interface bus and to encode fourth control signals from the second computer interface bus into the second control bits to be transmitted on the interface channel.</p>
    <p num="p-0027">In one embodiment, the first and second interface controllers comprise a host interface controller (HIC) and a peripheral interface controller (PIC), respectively, the first and second computer interface buses comprise a primary PCI and a secondary PCI bus, respectively, and the interface channel comprises an LVDS channel.</p>
    <p num="p-0028">In a preferred embodiment, the interface channel has a plurality of serial bit channels numbering fewer than the number of parallel bus lines in each of the PCI buses and operates at a clock speed higher than the clock speed at which any of the bus lines operates. More specifically, the interface channel includes two sets of unidirectional serial bit channels which transmit data in opposite directions such that one set of bit channels transmits serial bits from the HIC to the PIC while the other set transmits serial bits from the PIC to the HIC. For each cycle of the PCI clock, each bit channel of the interface channel transmits a packet of serial bits.</p>
    <p num="p-0029">The HIC and PIC each include a bus controller to interface with the first and second computer interface buses, respectively, and to manage transactions that occur therewith. The HIC and PIC also include a translator coupled to the bus controller to encode control signals from the first and second computer interface buses, respectively, into control bits and to decode control bits from the interface channel into control signals. Additionally, the HIC and PIC each include a transmitter and a receiver coupled to the translator. The transmitter converts parallel bits into serial bits and transmits the serial bits to the interface channel. The receiver receives serial bits from the interface channel and converts them into parallel bits.</p>
    <p num="p-0030">According to the present invention, a technique including a method and device for securing a computer module using a password in a computer system is provided. In an exemplary embodiment, the present invention provides a security system for an attached computer module (“ACM”). In an embodiment, the ACM inserts into a Computer Module Bay (CMB) within a peripheral console to form a functional computer.</p>
    <p num="p-0031">In a specific embodiment, the present invention provides a computer module. The computer module has an enclosure that is insertable into a console. The module also has a central processing unit (i.e., integrated circuit chip) in the enclosure. The module has a hard disk drive in the enclosure, where the hard disk drive is coupled to the central processing unit. The module further has a programmable memory device in the enclosure, where the programmable memory device can be configurable to store a password for preventing a possibility of unauthorized use of the hard disk drive and/or other module elements. The stored password can be any suitable key strokes that a user can change from time to time. In a further embodiment, the present invention provides a permanent password or user identification code stored in flash memory, which also can be in the processing unit, or other integrated circuit element. The permanent password or user identification code is designed to provide a permanent “finger print” on the attached computer module.</p>
    <p num="p-0032">In a specific embodiment, the present invention provides a variety of methods. In one embodiment, the present invention provides a method for operating a computer system such as a modular computer system and others. The method includes inserting an attached computer module (“ACM”) into a bay of a modular computer system. The ACM has a microprocessor unit (e.g. microcontroller, microprocessor) coupled to a mass memory storage device (e.g., hard disk). The method also includes applying power to the computer system and the ACM to execute a security program, which is stored in the mass memory storage device. The method also includes prompting for a user password from a user on a display (e.g., flat panel, CRT). In a further embodiment, the present method includes a step of reading a permanent password or user identification code stored in flash memory, or other integrated circuit element. The permanent password or user identification code provides a permanent finger print on the attached computer module. The present invention includes a variety of these methods that can be implemented in computer codes, for example, as well as hardware.</p>
    <p num="p-0033">Numerous benefits are achieved using the present invention over previously existing techniques. The present invention provides mechanical and electrical security systems to prevent theft or unauthorized use of the computer system in a specific embodiment. Additionally, the present invention substantially prevents accidental removal of the ACM from the console. In some embodiments, the present invention prevents illegal or unauthorized use during transit. The present invention is also implemented using conventional technologies that can be provided in the present computer system in an easy and efficient manner. Depending upon the embodiment, one or more of these benefits can be available. These and other advantages or benefits are described throughout the present specification and are described more particularly below.</p>
    <p num="p-0034">These and other embodiments of the present invention, as well as its advantages and features, are described in more detail in conjunction with the text below and attached Figs.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0035"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a simplified diagram of a computer system according to an embodiment of the present invention;</p>
      <p num="p-0036"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a simplified block diagram of a computer system according to an alternative embodiment of the present invention;</p>
      <p num="p-0037"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a simplified block diagram of a compeer system according to a further alternative embodiment of the present invention, and</p>
      <p num="p-0038"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a simplified flow diagram of a method according to an embodiment of the present invention.</p>
      <p num="p-0039"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a block diagram of a computer system using a prior art interface between a primary and a secondary PCI bus.</p>
      <p num="p-0040"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a block diagram of one embodiment of a computer system using the interface of the present invention.</p>
      <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a partial block diagram of a computer system using the interface of the present invention as a bridge between the north and south bridges of the computer system.</p>
      <p num="p-0042"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a partial block diagram of a computer system in which the north and south bridges are integrated with the host and peripheral interface controllers, respectively.</p>
      <p num="p-0043"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a block diagram of one embodiment of the host interface controller and the peripheral interface controller of the present invention.</p>
      <p num="p-0044"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a detailed block diagram of one embodiment of the host interface controller of the present invention.</p>
      <p num="p-0045"> <figref idrefs="DRAWINGS">FIG. 11</figref> is a detailed block diagram of one embodiment of the PIC of the present invention.</p>
      <p num="p-0046"> <figref idrefs="DRAWINGS">FIG. 12</figref> is a table showing the symbols, signals, data rate and description of signals in a first embodiment of the XPBus.</p>
      <p num="p-0047"> <figref idrefs="DRAWINGS">FIG. 13</figref> is a table showing the information transmitted on the XPBus during two clock cycles of the XPBus in one embodiment of the present invention where 10 data bits transmitted in each clock cycle of the XPBus.</p>
      <p num="p-0048"> <figref idrefs="DRAWINGS">FIG. 14</figref> is a table showing information transmitted on the XPBus during four clock cycles of the XPBus in another embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus.</p>
      <p num="p-0049"> <figref idrefs="DRAWINGS">FIG. 15</figref> is a schematic diagram of the signal lines PCK, PD<b>0</b> to PD<b>3</b>, and PCN.</p>
      <p num="p-0050"> <figref idrefs="DRAWINGS">FIG. 16</figref> is a table showing the names, types, number of pins dedicated to, and the description of the primary bus PCI signals.</p>
      <p num="p-0051"> <figref idrefs="DRAWINGS">FIG. 17</figref> is a block diagram of one embodiment of a computer system employing the present invention.</p>
      <p num="p-0052"> <figref idrefs="DRAWINGS">FIG. 18</figref> is a block diagram of an attached computing module (ACM).</p>
      <p num="p-0053"> <figref idrefs="DRAWINGS">FIG. 19</figref> illustrates an external view of one embodiment of an ACM.</p>
      <p num="p-0054"> <figref idrefs="DRAWINGS">FIG. 19</figref> <i>b </i>illustrates one possible embodiment of a computer bay.</p>
      <p num="p-0055"> <figref idrefs="DRAWINGS">FIG. 20</figref> illustrates the internal component layout for one embodiment of an ACM.</p>
      <p num="p-0056"> <figref idrefs="DRAWINGS">FIG. 21</figref> is a block diagram of a peripheral console (PCON).</p>
      <p num="p-0057"> <figref idrefs="DRAWINGS">FIG. 22</figref> is a simplified layout diagram of a security system for a computer system according to an embodiment of the present invention; and</p>
      <p num="p-0058"> <figref idrefs="DRAWINGS">FIG. 23</figref> is a simplified block diagram of a security system for a computer module according to an embodiment of the present invention.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p num="p-0059">According to the present invention, a technique including a method and device for multi-module computing is provided. In an exemplary embodiment, the present invention provides a system including a plurality of computer modules that can independently operate to provide backup capability, dual processing, and the like.</p>
    <p num="p-0060"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a simplified diagram of a computer system <b>100</b> according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The computer system <b>100</b> includes an attached computer module (i.e., ACM) <b>113</b>, a desktop console <b>101</b>, among other elements. The computer system also has another ACM module <b>117</b>. Each ACM module has a respective slot <b>121</b>, <b>119</b>, which mechanically houses and electrically couples each ACM to the computer console. Also shown is a display <b>111</b>, which connects to the console. Additionally, keyboard <b>109</b> and mouse <b>115</b> are also shown. A second display <b>102</b>, keyboard <b>105</b>, and mouse <b>107</b> can be coupled to the console in some optional embodiments to allow more than one user to operate the computer system. The computer system is modular and has a variety of components that are removable. Some of these components (or modules) can be used in different computers, workstations, computerized television sets, and portable or laptop units.</p>
    <p num="p-0061">In the present embodiment, each ACM <b>113</b> includes computer components. as will be described below, including a central processing unit (“CPU”). IDE controller, hard disk drive, computer memory, and the like. The computer module bay (i.e., CMB) <b>121</b> is an opening or slot in the desktop console. The CMB houses the ACM and provides communication to and from the ACM. The CMB also provides mechanical protection and support to the ACM. The CMB has a mechanical alignment mechanism for mating a portion of the ACM to the console. The CMB further has thermal heat dissipation sinks, electrical connection mechanisms, and the like. Some details of the ACM can be found in co-pending patent application Ser. Nos. 09/149,882 and 09/149,548 filed Sep. 8, 1998, commonly assigned, and hereby incorporated by reference for all purposes.</p>
    <p num="p-0062">In a specific embodiment, the present multiple computer module system has a peripheral console that has two or more computer bays that can receive a removable computer module or ACM. Multiple computer module system can function as a personal computer with only one ACM and the peripheral console. The second and additional ACM can be added later to increase overall system performance and reliability. The ACM operates independently as self-contained computer, communicates with each other through a high-speed serial communication and share most peripheral devices within the peripheral console. Each ACM controls its independent graphics subsystem and drives separate video output signals. A practical implementation is a dual ACM system. In a dual ACM system, two monitors can be used to display the two ACMs' graphics outputs at the same time. For a single monitor, a RGB switch is used to switch between the video outputs of the two ACMs and can be controlled by a command from the user. Similarly, input devices (i.e. keyboard and mouse) are switched between the two computer systems with a command from the user. Command from the user can be in the form of either a dedicated key on the keyboard or a special icon on the screen that the mouse can click on.</p>
    <p num="p-0063">In most embodiments, the ACM includes an enclosure such as the one described with the following components, which should not be limiting:</p>
    <p num="p-0064">1) A CPU with cache memory;</p>
    <p num="p-0065">2) Core logic device or means;</p>
    <p num="p-0066">3) Main memory;</p>
    <p num="p-0067">4) A single primary Hard Disk Drive (“HDD”) that has a security program;</p>
    <p num="p-0068">5) Flash memory with system BIOS and programmable user password;</p>
    <p num="p-0069">6) Operating System, application software, data files on primary HDD;</p>
    <p num="p-0070">7) An interface device and connectors to peripheral console;</p>
    <p num="p-0071">8) A software controllable mechanical lock, lock control means, and other accessories.</p>
    <p num="p-0072">The ACM connects to a peripheral console with power supply, a display device, an input device, and other elements. Some details of these elements with the present system are described in more detail below. In a dual ACM system, the primary ACM can connect directly to the peripheral board in the peripheral console. The second ACM can connect either directly or indirectly to the peripheral board. For indirect connection, a receptacle board is added to allow a cable connection to the peripheral board. This is to facilitate the mechanical positioning of the second ACM inside the computer chassis. The receptacle board approach can even be used for the primary ACM if a high bandwidth peripheral bus, e.g. PCI Bus, is not connected from the primary ACM to the peripheral board.</p>
    <p num="p-0073">The shared peripheral console has a chassis and a motherboard that connects the following devices:</p>
    <p num="p-0074">1) Input means, e.g. keyboard and mouse,</p>
    <p num="p-0075">2) Display means, e.g. RGB monitor,</p>
    <p num="p-0076">3) Add-on means, e.g. PCI add-on slots,</p>
    <p num="p-0077">4) Two Computer Module Bays (CMB) with connectors to two ACMs,</p>
    <p num="p-0078">5) A serial communication Hub controller that interfaces to serial communication controller of both ACMs,</p>
    <p num="p-0079">6) Shared storage subsystem, e.g. Floppy drive, CDROM drive, DVD drive, or 2nd Hard Drive,</p>
    <p num="p-0080">7) Communication device, e.g. modem,</p>
    <p num="p-0081">8) Power supply, and others.</p>
    <p num="p-0082">The computer bay is an opening in the peripheral console that receives an ACM. CMB provides mechanical protection to ACM, mechanical alignment for connector mating, mechanical locking system to prevent theft and accidental removal, and connectors at the end of the opening for connecting to ACM. The interface bus between ACM and the peripheral console has a video bus, peripheral connections, serial communication connection, control signals and power connection. Video bus includes video output of graphics devices, i.e. analog RGB and control signals for monitor. Power connection supplies the power for ACM.</p>
    <p num="p-0083">An implementation of peripheral sharing is the use of Ethernet controllers to bridge the communication between the two ACMs. Some of the peripheral devices residing in the peripheral console are shown in the simplified diagram of <figref idrefs="DRAWINGS">FIG. 2</figref>. As shown, the diagram is merely an illustration which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, alternatives, and modifications. As shown, a primary ACM <b>203</b> is connected to PCI peripheral devices in the peripheral console through the PCI bus <b>225</b> that passes through the connection between primary ACM <b>203</b> and peripheral console <b>201</b>. As shown, ACM has a CPU module <b>207</b> coupled to the PCI bus through a North Bridge <b>211</b>.</p>
    <p num="p-0084">The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.</p>
    <p num="p-0085">In the CPU module, peripheral controller <b>213</b> is coupled to BIOS/flash memory <b>217</b>. Additionally, the peripheral controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The ACM has the hard drive module <b>215</b>. Among other elements, the ACM includes north bridge <b>215</b>, graphics subsystem <b>223</b> (e.g., graphics accelerator, graphics memory), an IDE controller, and other components. Adjacent to and in parallel alignment with the hard drive module <b>215</b> is the PCI bus. In a specific embodiment, North Bridge unit <b>211</b> often couples to a computer memory <b>209</b>, to the graphics subsystem, and to the peripheral controller via the PCI bus. Graphics subsystem typically couples to a graphics memory, and other elements. IDE controller generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as part of a P114XE controller from Intel, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, 1394, and the like in alternative embodiments of the present invention.</p>
    <p num="p-0086">The hard drive module or mass storage unit <b>215</b> typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module <b>215</b> includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5″, is currently contemplated, however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit <b>240</b> may also support other interfaces than IDE.</p>
    <p num="p-0087">Among other features, the computer system includes an ACM with security protection.</p>
    <p num="p-0088">The ACM also has a network controller, which can be an Ethernet controller <b>219</b>, which is coupled to the North Bridge through the PCI bus. The North Bridge is coupled to the CPU. The Ethernet controller can be a 10/100 Base, such as Intel's 82559 or the like. Other types of network connection devices can also be used. For example, the invention can use Gbit Ethernet 1394, and USB 2.0. The network controller couples to a hub <b>233</b> in the console, which includes shared peripheral system <b>201</b>.</p>
    <p num="p-0089">Also shown is the second ACM <b>205</b>. The second ACM has the same or similar components as the first ACM. Here, like reference numerals have been used for easy cross-referencing, but is not intended to be limiting. In some embodiments, the secondary ACM is not connected to the PCI bus in the peripheral console directly. The secondary ACM <b>219</b> accesses peripheral devices controlled by the primary ACM through the Ethernet connection to the primary ACM, e.g. CD-ROM, or PCI modem. The implementation is not restricted to Ethernet serial communication and can use other high-speed serial communication such as USB 2.0, and 1394. The Ethernet hub is coupled to an external output port <b>235</b>, which connects to an external network.</p>
    <p num="p-0090">The primary hard disk drive in each ACM can be accessed by the other ACM as sharable hard drive through the Ethernet connection. This allows the easy sharing of files between the two independent computer modules. The Ethernet Hub Controller provides the high-speed communication function between the two computer modules. Ethernet data bandwidth of 100 Mbit/sec allows fast data communication between the two computer modules. The secondary ACM access peripheral devices of the primary ACM through the network connection provided by Ethernet link. The operating system, e.g. Windows98, provides the sharing of resources between the two ACMs. In some embodiments, critical data in one ACM can be backup into the other ACM.</p>
    <p num="p-0091">The Ethernet hub also couples to PCI bus <b>239</b>, which connects to PCI devices <b>241</b>, <b>243</b>, e.g., modem, SCSI controller. A flash memory <b>242</b> can also be coupled to the PCI bus. The flash memory can store passwords and security information, such as those implementations described in U.S. Ser. No. 09/183,493, which is commonly owned, and hereby incorporated by reference. The hub <b>233</b> also couples to an I/O control <b>237</b>, which connects to keyboard/mouse switch <b>245</b>, which couples to keyboard/mouse <b>247</b>. Optionally, the keyboard/mouse switch also couples to a second keyboard/house <b>259</b> via PS2 or USB signal line <b>251</b>. The keyboard/mouse switch has at least a first state and a second state, which allow operation of respectively multiple keyboards or a single keyboard. The switch also couples to each I/O controller <b>221</b> in each ACM via lines <b>253</b>, <b>255</b>. The I/O control <b>237</b> also couples to an RGB switch <b>257</b>, which allows video signals to pass to the first monitor <b>259</b>. Alternatively, the RGB switch couples to a second monitor <b>261</b>. The RGB switch includes analog video switches such as MAXIM's MAX4545.</p>
    <p num="p-0092">The peripheral system <b>201</b> also has an independent power supply <b>231</b> for each ACM. Each power supply provides power to each ACM. As merely an example, the power supply is a MICRO ATX 150W made by ENLIGHT, but can be others. The power supply is connected or coupled to each ACM through a separate line, for example. The independent power supply allows for independent operation of each ACM in some embodiments.</p>
    <p num="p-0093">The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.</p>
    <p num="p-0094"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a simplified block diagram <b>300</b> of a computer system according to an alternative embodiment of the present invention. This diagram is merely an example which should not limit the scope of the claims herein. One of ordinary skill in the art would recognizes many other variations, modifications, and alternatives. Like reference numerals are used in this Fig. as the previous Figs. for easy referencing, but are not intended to be limiting. As shown, each ACM includes common elements as the previous Fig. A primary ACM <b>203</b> is connected to PCI peripheral devices in the peripheral console through the PCI bus <b>225</b> that passes through the connection between primary ACM <b>203</b> and peripheral console <b>201</b>. As shown, ACM has a CPU module <b>207</b> coupled to the PCI bus through a North Bridge <b>211</b>.</p>
    <p num="p-0095">The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.</p>
    <p num="p-0096">In the CPU module, peripheral controller <b>213</b> is coupled to BIOS/flash memory <b>217</b>. Additionally, the peripheral controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The ACM has the hard drive module <b>215</b>. Among other elements, the ACM includes north bridge <b>215</b>, graphics subsystem <b>223</b> (e.g., graphics accelerator, graphics memory), an IDE controller, and other components. Adjacent to and in parallel alignment with the hard drive module <b>215</b> is the PCI bus. In a specific embodiment, North Bridge unit <b>211</b> often couples to a computer memory <b>209</b>, to the graphics subsystem, and to the peripheral controller via the PCI bus. Graphics subsystem typically couples to a graphics memory, and other elements. IDE controller generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as part of a P114XE controller from Intel, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, 1394, and the like in alternative embodiments of the present invention.</p>
    <p num="p-0097">The hard drive module or mass storage unit <b>215</b> typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module <b>215</b> includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5″, is currently contemplated, however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit <b>240</b> may also support other interfaces than IDE.</p>
    <p num="p-0098">Among other features, the computer system includes an ACM with security protection.</p>
    <p num="p-0099">The ACM also has a network controller, which can be coupled to a serial port <b>302</b>, which is coupled to the PCI bus in the ACM. The serial port is coupled to the peripheral console through a serial controller <b>301</b> in the serial console. The serial controller is connected to PCI bus <b>239</b>. The serial controller is also coupled to a serial hub controller <b>303</b>, which is coupled to the PCI bus and a second ACM. In a specific embodiment, a receptacle board <b>310</b> is added to connect to the second ACM. The purpose of the receptacle board is to allow a cable connection <b>307</b> to the peripheral board <b>300</b>. The cable connection is possible because the signals needed to connect to the peripheral board can be limited to video, I/O, serial communication, and power. The serial communication controller can be placed on the receptacle board and not in the ACM. As shown, the serial bus controller couples to the PCI bus. The receptacle board also couples to power, graphics subsystem, I/O controller, and other elements, which may be on a common bus. The overall operation of the present configuration is similar to the previous one except it operates in serial communication mode.</p>
    <p num="p-0100">The Dual ACM system can support different usage models:</p>
    <p num="p-0101">1. One user using both ACMs concurrently with 1 or 2 monitors, and a common keyboard/mouse.</p>
    <p num="p-0102">2. Two users using the two separate ACMs at the same time with separate monitors and keyboard/mouse. The 2 users share peripherals, e.g., printer, CDROM, and others. The two users share external networking.</p>
    <p num="p-0103">To support 1 monitor for both ACMs, a video switch in the peripheral console is used to switch between the video outputs of the two ACMs. The system can be set to support either 1 monitor or 2-monitor mode. The user presses a special key on the keyboard or a special icon on the screen to switch the screen display from one ACM to the other. This same action causes the keyboard and mouse connections to switch from one ACM to the other ACM.</p>
    <p num="p-0104">A dual ACM system can save space, wiring, and cost for a 2-person PC setup, with the added benefit that both PC systems can be accessed from one user site for increased system performance if the other user is not using the system. Files can be copied between the primary drive of both system and provides protection against a single ACM failure. Software needs to be developed to manage the concurrent use of two PC subsystems, the automatic sharing of selected files between the two systems, and fault tolerance.</p>
    <p num="p-0105">The design with more than two computer modules can be implemented with the use of multi-port, serial communication hub controller and multi-port I/O switches. In one embodiment, a peripheral console has four computer bays for four separate computer modules. The computer modules communicate through a four port Ethernet hub. The video, keyboard, and mouse switch will cycle through the connection from each computer module to the external monitor, keyboard, and mouse with a push button sequentially. This embodiment is useful for a server that performs different functions concurrently, e.g. email, application hosting, web hosting, firewall, etc.</p>
    <p num="p-0106">The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the an would recognize other variations, modifications, and alternatives.</p>
    <p num="p-0107"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a simplified diagram of a method according to an embodiment of the present invention. This diagram is merely an example which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives. The present diagram illustrates an automatic file backup procedure from one computer module to the other. As shown, a user selects (step <b>401</b>) a certain file in one of the computer module for automatic backup. Next, the method determines if another module is available, step <b>403</b>. If so, the method in the originating module requests the other computer module to create (step <b>405</b>) backup file. Alternatively, the method alerts the user of the missing or malfunctioning module, step <b>429</b>. The method then has the user try later <b>431</b>, once the missing or malfunctioning module has been replaced or repaired. Next, the method determines if there is sufficient storage available in the other computer module for the backup files. If so, the method goes to the next step. (Alternatively, the method prompts (step <b>433</b>) a message to the user indicating that the storage is full.) In the next step, the method stores the backup file in memory of the other module. After the backup file has been successfully created (step <b>409</b>), the software in the originating ACM sets a timer to check (step <b>411</b>) for file modification via branches <b>423</b>, <b>427</b> through continue, step <b>425</b> process. If a file selected for backup has been modified (step <b>415</b>), then the file is automatically back up to the other ACM again, step <b>417</b>. Alternatively, the method returns to step <b>411</b> through branch <b>421</b>.</p>
    <p num="p-0108">The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.</p>
    <p num="p-0109"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a block diagram of one embodiment of a computer system <b>600</b> using the interface of the present invention. Computer system <b>600</b> includes an attached computer module (ACM) <b>605</b> and a peripheral console <b>610</b>, which are described in greater detail in the application of William W. Y. Chu for “Personal Computer Peripheral Console With Attached Computer Module” filed concurrently with the present application on Sep. 8, 1998 and incorporated herein by reference. The ACM <b>605</b> and the peripheral console <b>610</b> are interfaced through an exchange interface system (XIS) bus <b>615</b>. The XIS bus <b>615</b> includes power bus <b>616</b>, video bus <b>617</b> and peripheral bus (XPBus) <b>618</b>, which is also herein referred to as an interface channel. The power bus <b>616</b> transmits power between ACM <b>605</b> and peripheral console <b>610</b>. In a preferred embodiment power bus <b>616</b> transmits power at voltage levels of 3.3 volts, 5 volts and 12 volts. Video bus <b>617</b> transmits video signals between the ACM <b>605</b> and the peripheral console <b>610</b>. In a preferred embodiment, the video bus <b>617</b> transmits analog Red Green Blue (RGB) video signals for color monitors, digital video signals (such as Video Electronics Standards Association (VESA) Plug and Display's Transition Minimized Differential Signaling (TMDS) signals for flat panel displays), and television (TV) and/or super video (S-video) signals. The XPBus <b>618</b> is coupled to host interface controller (HIC) <b>619</b> and to peripheral interface controller (PIC) <b>620</b>, which is also sometimes referred to as a bay interface controller.</p>
    <p num="p-0110">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 6</figref>, HIC <b>619</b> is coupled to an integrated unit <b>621</b> that includes a CPU, a cache and a north bridge. In another embodiment, such as that shown in <figref idrefs="DRAWINGS">FIG. 7</figref>, the CPU <b>705</b> and north bridge <b>710</b> are separate rather than integrated units. In yet another embodiment, such as that shown in <figref idrefs="DRAWINGS">FIG. 8</figref>, the HIC and PIC are integrated with the north and south bridges, respectively, such that integrated HIC and north bridge unit <b>805</b> includes an HIC and a north bridge, while integrated PIC and south bridge unit <b>810</b> includes a PIC and a south bridge.</p>
    <p num="p-0111"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a more detailed block diagram of one embodiment of an HIC <b>905</b> and a PIC <b>955</b> of the present invention. HIC <b>905</b> includes a peripheral component interconnect (PCI) bus controller <b>910</b>, an XPBus controller <b>915</b>, a phase lock loop (PLL) clock <b>920</b> and an input/output (IO) control <b>925</b>. Similarly, PIC <b>955</b> includes a PCI bus controller <b>960</b>, an XPBus controller <b>965</b>, a PLL clock <b>970</b> and an IO control <b>975</b>. PCI bus controllers <b>910</b> and <b>960</b> are coupled to the primary and secondary PCI buses <b>930</b> and <b>980</b>, respectively, and manage PCI transactions on the primary and secondary PCI buses <b>930</b> and <b>980</b>, respectively. Similarly, XPBus Controllers <b>915</b> and <b>965</b> are coupled to XPBus <b>990</b>. XPBus controller <b>915</b> drives the PCK line <b>991</b> and PD[0::3] and PCN lines <b>992</b> while XPBus controller <b>965</b> drives the PCKR lines <b>993</b>, the PDR[0::3] and PCNR lines <b>994</b> and the RESET# line <b>995</b>.</p>
    <p num="p-0112">PCI bus controller <b>910</b> receives PCI clock signals from the primary PCI bus <b>930</b> and is synchronized to the PCI clock. However, as indicated in <figref idrefs="DRAWINGS">FIG. 9</figref>, the XPBus controller <b>915</b> is asynchronous with the PCI bus controller <b>910</b>. Instead, the XPBus controller receives a clock signal from the PLL clock <b>920</b> and is synchronized therewith. PLL clock <b>920</b> generates a clock signal independent of the PCI clock. The asynchronous operation of the PCI bus and the XPBus allows the PCI Bus to change in frequency. for example as in a power down situation, without directly affecting the XPBus clocking. In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, the PLL clock <b>920</b> generates a clock signal having a frequency of 66 MHz, which is twice as large as the 33 MHz frequency of the PCI clock. (The clock signal generated by the PLL clock may have a clock speed different from, including lower than, 66 MHz. For example, in another embodiment, which is discussed in greater detail below, the PLL clock <b>920</b> generates a clock signal having a frequency of 132 MHz.)</p>
    <p num="p-0113">The XPBus <b>990</b> operates at the clock speed generated by the PLL clock <b>920</b>. Therefore, PCK, the clock signal from the XPBus controller <b>915</b> to XPBus controller <b>965</b> has the same frequency as the clock signal generated by PLL clock <b>920</b>. XPBus controller <b>965</b> receives the PCK signal after it has been buffered and operates at the clock speed of PCK. The buffered version of the clock signal PCK is used to generate the clock signal PCKR, the clock signal form the XPBus controller <b>965</b> to XPBus controller <b>915</b>. Accordingly, PCKR also has the same frequency as that generated by the PLL clock <b>920</b>. The synchronous operation of PCK and PCKR provides for improved reliability in the system. In another embodiment, PCKR may be generated independently of PCK and may have a frequency different from that of PCK. It is to be noted that even when PCKR is generated from PCK, the slew between PCK and PCKR cannot be guaranteed because of the unknown cable length used for the XPBus. For a cable that is several feet long, the cable propagation delay alone can be several nano seconds.</p>
    <p num="p-0114">As indicated in <figref idrefs="DRAWINGS">FIG. 9</figref>, PLL clock <b>970</b> is asynchronous with the XPBus controller <b>965</b>. Instead, PLL clock <b>970</b> independently generates a clock signal that is used as a PCI clock signal on the secondary PCI bus <b>980</b>. The secondary PCI bus <b>980</b> operates at the same clock speed as the primary PCI bus <b>930</b>, namely at a frequency of 33 MHz.</p>
    <p num="p-0115"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a detailed block diagram of one embodiment of the HIC of the present invention. As shown in <figref idrefs="DRAWINGS">FIG. 10</figref>, HIC <b>1000</b> comprises bus controller <b>1010</b>, translator <b>1020</b>, transmitter <b>1030</b>, receiver <b>1040</b>, a PLL <b>1050</b>, an address/data multiplexer (A/D MUX) <b>1060</b>, a read/write controller (RD/WR Cntl) <b>1070</b>, a video serial to parallel converter <b>1080</b> and a CPU control &amp; general purpose input/output latch/driver (CPU CNTL &amp; GPIO latch/driver) <b>1090</b>.</p>
    <p num="p-0116">HIC <b>1000</b> is coupled to an optional flash memory BIOS configuration unit <b>1001</b>. Flash memory unit <b>1001</b> stores basic input output system (BIOS) and PCI configuration information and supplies the BIOS and PCI configuration information to A/D MUX <b>1060</b> and RD/WR Control <b>1070</b>, which control the programming, read, and write of flash memory unit <b>1001</b>.</p>
    <p num="p-0117">Bus controller <b>1010</b> is coupled to the host PCI bus. which is also referred to herein as the primary PCI bus, and manages PCI bus transactions on the host PCI bus. Bus controller <b>1010</b> includes a slave (target) unit <b>1011</b> and a master unit <b>1016</b>. Both slave unit <b>1011</b> and master unit <b>1016</b> each include two first in first out (FIFO) buffers, which are preferably asynchronous with respect to each other since the input and output of the two FIFOs in the master unit <b>1016</b> as well as the two FIFOs in the slave unit <b>1011</b> are clocked by different clocks, namely the PCI clock and the PCK. Additionally, slave unit <b>1011</b> includes encoder <b>1022</b> and decoder <b>1023</b>, while master unit <b>1016</b> includes encoder <b>1027</b> and decoder <b>1028</b>. The FIFOs <b>1012</b>, <b>1013</b>, <b>1017</b> and <b>1018</b> manage data transfers between the host PCI bus and the XPBus, which in the embodiment shown in <figref idrefs="DRAWINGS">FIG. 10</figref> operate at 33 MHz and 106 MHz, respectively. PCI address/data (AD) from the host PCI bus is entered into FIFOs <b>1012</b> and <b>1017</b> before they are encoded by encoders <b>1022</b> and <b>1023</b>. Encoders <b>1022</b> and <b>1023</b> format the PCI address/data bits to a form more suitable for parallel to serial conversion prior to transmittal on the XPBus. Similarly, address and data information from the receivers is decoded by decoders <b>1023</b> and <b>1028</b> to a form more suitable for transmission on the host PCI bus. Thereafter the decoded data and address information is passed through FIFOs <b>1013</b> and <b>1018</b> prior to being transferred to the host PCI bus. FIFOs <b>1012</b>, <b>1013</b>, <b>1017</b> and <b>1018</b>, allow bus controller <b>1010</b> to handle posted and delayed PCI transactions and to provide deep buffering to store PCI transactions.</p>
    <p num="p-0118">Bus controller <b>1010</b> also comprises slave read/write control (RD/WR Cntl) <b>1014</b> and master read/write control (RD/WR Cntl) <b>1015</b>. RD/WR controls <b>1014</b> and <b>1015</b> are involved in the transfer of PCI control signals between bus controller <b>1010</b> and the host PCI bus.</p>
    <p num="p-0119">Bus controller <b>1010</b> is coupled to translator <b>1020</b>. Translator <b>1020</b> comprises encoders <b>1022</b> and <b>1027</b>, decoders <b>1023</b> and <b>1028</b>, control decoder &amp; separate data path unit <b>1024</b> and control encoder &amp; merge data path unit <b>1025</b>. As discussed above encoders <b>1022</b> and <b>1027</b> are part of slave data unit <b>1011</b> and master data unit <b>1016</b>, respectively, receive PCI address and data information from FIFOs <b>1012</b> and <b>1017</b>, respectively, and encode the PCI address and data information into a form more suitable for parallel to serial conversion prior to transmittal on the XPBus. Similarly, decoders <b>1023</b> and <b>1028</b> are part of slave data unit <b>1011</b> and master data unit <b>1016</b>, respectively, and format address and data information from receiver <b>1040</b> into a form more suitable for transmission on the host PCI bus. Control encoder &amp; merge data path unit <b>1025</b> receives PCI control signals from the slave RD/WR control <b>1014</b> and master RD/WR control <b>1015</b>. Additionally. control encoder &amp; merge data path unit <b>1025</b> receives control signals from CPU CNTL &amp; GPIO latch/driver <b>1090</b>, which is coupled to the CPU and north bridge (not shown in <figref idrefs="DRAWINGS">FIG. 10</figref>). Control encoder &amp; merge data path unit <b>1025</b> encodes PCI control signals as well as CPU control signals and north bridge signals into control bits, merges these encoded control bits and transmits the merged control bits to transmitter <b>1030</b>, which then transmits the control bits on the data lines PD<b>0</b> to PD<b>3</b> and control line PCN of the XPBus. Examples of control signals include PCI control signals and CPU control signals. A specific example of a control signal is FRAME# used in PCI buses. A control bit, on the other hand is a data bit that represents a control signal. Control decoder &amp; separate data path unit <b>1024</b> receives control bits from receiver <b>1040</b> which receives control bits on data lines PDR<b>0</b> to PDR<b>3</b> and control line PCNR of the XPBus. Control decoder &amp; separate data path unit <b>1024</b> separates the control bits it receives from receiver <b>1040</b> into PCI control signals, CPU control signals and north bridge signals, and decodes the control bits into PCI control signals, CPU control signals, and north bridge signals all of which meet the relevant timing constraints.</p>
    <p num="p-0120">Transmitter <b>1030</b> receives multiplexed parallel address/data (AID) bits and control bits from translator <b>1020</b> on the AD[31::0] out and the CNTL out lines, respectively. Transmitter <b>1030</b> also receives a clock signal from PLL <b>1050</b>. PLL <b>1050</b> takes a reference input clock and generates PCK that drives the XPBus. PCK is asynchronous with the PCI clock signal and operates at 106 MHz, twice the speed of the PCI clock of 33 MHz. The higher speed is intended to accommodate at least some possible increases in the operating speed of future PCI buses. As a result of the higher speed, the XPBus may be used to interface two PCI or PCI-like buses operating at 106 MHz rather than 33 MHz or having 104 rather than 32 multiplexed address/data lines.</p>
    <p num="p-0121">The multiplexed parallel A/D bits and some control bits input to transmitter <b>1030</b> are serialized by parallel to serial converters <b>1032</b> of transmitter <b>1030</b> into 10 bit packets. These bit packets are then output on data lines PD<b>0</b> to PD<b>3</b> of the XPBus. Other control bits are serialized by parallel to serial converter <b>1033</b> into 10 bit packets and send out on control line PCN of the XPBus.</p>
    <p num="p-0122">A 10× multiplier <b>1031</b> receives PCK, multiplies it by a factor of 10 and feeds a clock signal 10 times greater than PCK into the parallel to serial converters <b>1032</b> and <b>1033</b>. The parallel to serial converters <b>1032</b> and <b>1033</b> perform bit shifting at 10 times the PCK rate to serialize the parallel bits into 10 bit packets. As the parallel to serial converters <b>1032</b> and <b>1033</b> shift bits at 10 times the PCK rate, the bit rate for the serial bits output by the parallel to serial converters is 10 times higher than PCK rate, i.e., 1060 MHz. However, the rate at which data packets are transmitted on the XPBus is the same as the PCK rate, i.e., 106 MHz. As the PCI buses operate at a clock and bit rate of 33 MHz, the XPBus has a clock rate that is twice as large and a bit rate per bit line (channel) that is 100 times as large as that of the PCI buses which it interfaces.</p>
    <p num="p-0123">Receiver <b>1040</b> receives serial bit packets on data lines PDR<b>0</b> to PDR<b>3</b> and control line PCNR. Receiver <b>1040</b> also receives PCKR on the XPBus as well as the clock signal PCK from PLL <b>1050</b>. The synchronizer (SYNC) <b>1044</b> of receiver <b>1040</b> synchronizes the clock signal PCKR to the locally generated clock signal, PCK, in order to capture the bits received from the XPBus into PCK clock timing.</p>
    <p num="p-0124">Serial to parallel converters <b>1042</b> convert the serial bit packets received on lines PDR<b>0</b> to PDR<b>3</b> into parallel address/data and control bits that are sent to decoders <b>1023</b> and <b>1028</b> and control decoder and separate data path unit <b>1024</b>, respectively. Serial to parallel converter <b>1043</b> receives control bit packets from control line PCNR, converts them to parallel control bits and sends the parallel control bits to control decoder &amp; separate data path <b>1024</b>.</p>
    <p num="p-0125">A 10× multiplier <b>1041</b> receives PCKR, multiplies it by a factor of 10 and feeds a clock signal 10 times greater than PCKR into the serial to parallel converters <b>1042</b> and <b>1043</b>. Because the bits on PDR<b>0</b> to PDR<b>3</b> and PCNR are transmitted at a bit rate of 10 times the PCKR rate, the serial to parallel converters <b>1042</b> and <b>1043</b> perform bit shifting at 10 times the PCKR rate to convert the 10 bit packets into parallel bits. It is to be noted that the rate at which bit packets are transmitted on the XPBus is the same as the PCKR rate, i.e., 106 MHz. The parallel data and control bits are thereafter sent to decoders <b>1023</b> and <b>1028</b> by way of the AD[3::0] in line and to control decoder &amp; separate data path unit <b>1024</b> by way of CNTL in lines, respectively.</p>
    <p num="p-0126">Reset control unit <b>1045</b> of HIC <b>1000</b> receives the signal RESET#, which is an independent system reset signal, on the reset line RESET#. Reset control unit <b>1045</b> then transmits the reset signal to the CPU CNTL &amp; GPIO latch/driver unit <b>1090</b>.</p>
    <p num="p-0127">As may be noted from the above, the 32 line host and secondary PCI buses are interfaced by 10 XPBus lines (PD<b>0</b>, PD<b>1</b>, PD<b>2</b>, PD<b>3</b>, PCN, PDR<b>0</b>, PDR<b>1</b>, PDR<b>2</b>, PDR<b>3</b>, PCNR). Therefore, the interface channel, XPBus, of the present invention uses fewer lines than are contained in either of the buses which it interfaces, namely the PCI buses. XPBus is able to interface such PCI buses without backup delays because the XPBus operates at a clock rate and a per line (channel) bit rate that are higher than those of the PCI buses.</p>
    <p num="p-0128">In addition to receiving a reset signal, the CPU CNTL &amp; GPIO latch/driver <b>1090</b> is responsible for latching input signals from the CPU and north bridge and sending the signals to the translator. It also takes decoded signals from the control decoder &amp; separate data path unit <b>1024</b> and drives the appropriate signals for the CPU and north bridge.</p>
    <p num="p-0129">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 10</figref>, video serial to parallel converter <b>1080</b> is included in HIC <b>1000</b>. In another embodiment, video serial to parallel converter <b>1080</b> may be a separate unit from the HIC <b>1000</b>. Video serial to parallel converter <b>1080</b> receives serial video data on line VPD and a video clock signal VPCK from line VPCK of video bus <b>1081</b>. It then converts the serial video data into 16 bit parallel video port data and the appropriate video port control signals, which it transmits to the graphics controller (not shown in <figref idrefs="DRAWINGS">FIG. 10</figref>) on the video port data [0::15] and video port control lines, respectively.</p>
    <p num="p-0130">HIC <b>1000</b> handles the PCI bus control signals and control bits from the XPBus representing PCI control signals in the following ways:</p>
    <p num="p-0131">1. HIC <b>1000</b> buffers clocked control signals from the host PCI bus, encodes them into control bits and sends the encoded control bits to the XPBus;</p>
    <p num="p-0132">2. HIC <b>1000</b> manages the signal locally; and</p>
    <p num="p-0133">3. HIC <b>1000</b> receives control bits from XPBus, translates the control bits into PCI control signals and sends the PCI control signals to the host PCI bus.</p>
    <p num="p-0134"> <figref idrefs="DRAWINGS">FIG. 11</figref> is a detailed block diagram of one embodiment of the PIC of the present invention. PIC <b>1100</b> is nearly identical to HIC <b>1000</b> in its function, except that HIC <b>1000</b> interfaces the host PCI bus to the XPBus while PIC <b>1100</b> interfaces the secondary PCI bus to the XPBus. Similarly, the components in PIC <b>1100</b> serve the same function as their corresponding components in HIC <b>1000</b>. Reference numbers for components in PIC <b>1100</b> have been selected such that a component in PIC <b>1100</b> and its corresponding component in HIC <b>1000</b> have reference numbers that differ by 500 and have the same two least significant digits. Thus for example, the bus controller in PIC <b>1100</b> is referenced as bus controller <b>1110</b> while the bus controller in HIC <b>1000</b> is referenced as bus controller <b>1010</b>. As many of the elements in PIC <b>1100</b> serve the same functions as those served by their corresponding elements in HIC <b>1000</b> and as the functions of the corresponding elements in HIC <b>1000</b> have been described in detail above, the function of elements of PIC <b>1100</b> having corresponding elements in HIC <b>1000</b> will not be further described herein. Reference may be made to the above description of <figref idrefs="DRAWINGS">FIG. 10</figref> for an understanding of the functions of the elements of PIC <b>1100</b> having corresponding elements in HIC <b>1000</b>.</p>
    <p num="p-0135">As suggested above, there are also differences between HIC <b>1000</b> and PIC <b>1100</b>. Some of the differences between HIC <b>1000</b> and PIC <b>1100</b> include the following. First, receiver <b>1140</b> in PIC <b>1100</b>, unlike receiver <b>1040</b> in HIC <b>1000</b>, does not contain a synchronization unit. As mentioned above, the synchronization unit in HIC <b>1000</b> synchronizes the PCKR clock to the PCK clock locally generated by PLL <b>1050</b>. PIC <b>1100</b> does not locally generate a PCK clock and therefore, it does not have a locally generated PCK clock with which to synchronize the PCK clock signal that it receives from HIC <b>1000</b>. Another difference between PIC <b>1100</b> and HIC <b>1000</b> is the fact that PIC <b>1100</b> contains a video parallel to serial converter <b>1189</b> whereas HIC <b>1000</b> contains a video serial to parallel converter <b>1080</b>. Video parallel to serial converter <b>1189</b> receives 16 bit parallel video capture data and video control signals on the Video Port Data [0::15] and Video Port Control lines, respectively, from the video capture circuit (not shown in <figref idrefs="DRAWINGS">FIG. 11</figref>) and converts them to a serial video data stream that is transmitted on the VPD line to the HIC. The video capture circuit may be any type of video capture circuit that outputs a 16 bit parallel video capture data and video control signals. Another difference lies in the fact that PIC <b>1100</b>, unlike HIC <b>1000</b>, contains a clock doubler <b>1182</b> to double the video clock rate of the video clock signal that it receives. The doubled video clock rate is fed into video parallel to serial converter <b>1182</b> through buffer <b>1183</b> and is sent to serial to parallel converter <b>1080</b> through buffer <b>1184</b>. Additionally, reset control unit <b>1135</b> in PIC <b>1100</b> receives a reset signal from the CPU CNTL &amp; GPIO latch/driver unit <b>1190</b> and transmits the reset signal on the RESET# line to the HIC <b>1000</b> whereas reset control unit <b>1045</b> of HIC <b>1000</b> receives the reset signal and forwards it to its CPU CNTL &amp; GPIO latch/driver unit <b>1090</b> because, in the above embodiment, the reset signal RESET# is unidirectionally sent from the PIC <b>1100</b> to the HIC <b>1000</b>.</p>
    <p num="p-0136">Like HIC <b>1000</b>, PIC <b>1100</b> handles the PCI bus control signals and control bits from the XPBus representing PCI control signals in the following ways:</p>
    <p num="p-0137">1. PIC <b>1100</b> buffers clocked control signals from the secondary PCI bus. encodes them and sends the encoded control bits to the XPBus;</p>
    <p num="p-0138">2. PIC <b>1100</b> manages the signal locally; and</p>
    <p num="p-0139">3. PIC <b>1100</b> receives control bits from XPBus, translates them into PCI control signals and sends the PCI control signals to the secondary PCI bus.</p>
    <p num="p-0140">PIC <b>1100</b> also supports a reference arbiter on the secondary PCI Bus to manage the PCI signals REQ# and GNT#.</p>
    <p num="p-0141"> <figref idrefs="DRAWINGS">FIG. 12</figref> is a table showing the symbols, signals, data rate and description of signals on the XPBus, where RTN indicates a ground (GND) reference. In the above tables, P&amp;D stands for plug and display and is a trademark of the Video Electronics Standards Association (VESA) for the Plug and Display standard, DDC2:SCL and DDC2:SDA stand for the VESA display data channel (DDC) standard 2 clock and data signals, respectively, SV stands for super video, V33 is 3.3 volts, and V5 is 5.0 volts. TMDS stands for Transition Minimized Differential Signaling and is a trademark of Silicon Images and refers to their Panel Link technology, which is in turn a trademark for their LVDS technology. TMDS is used herein to refer to the Panel Link technology or technologies compatible therewith.</p>
    <p num="p-0142"> <figref idrefs="DRAWINGS">FIG. 13</figref> is a table showing the information transmitted on the XPBus during two clock cycles of the XPBus in one embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus. In <figref idrefs="DRAWINGS">FIG. 13</figref>, A<b>00</b> to A<b>31</b> represent 32 bits of PCI address A[31::0], D<b>00</b> to D<b>31</b> represent 32 bits of PCI data D[31::0], BS<b>0</b> to BS<b>3</b> represent 4 bits of bus status data indicating the status of the XPBus, CM<b>0</b># to CM<b>3</b># represent 4 bits of PCI command information, BE<b>0</b># to BE<b>3</b># represent 4 bits of PCI byte enable information, and CN<b>0</b> to CN<b>9</b> represent 10 bits of control information sent in each clock cycle. As shown in <figref idrefs="DRAWINGS">FIG. 13</figref>, for each of lines PD<b>0</b> to PD<b>3</b>, the 10 bit data packets contain one BS bit, one CM/BE bit, and eight AID bits. For the PCN line, the 10 bit data packet contains 10 CN bits. The first clock cycle shown in <figref idrefs="DRAWINGS">FIG. 13</figref> comprises an address cycle in which 4 BS bits, 4 CM bits, 32 A bits and 10 CN bits are sent. The second clock cycle comprises a data cycle in which 4 BS bits, 4 BE bits, 32 D bits and 10 CN bits are sent. The bits transmitted on lines PD<b>0</b> to PD<b>3</b> represent 32 PCI AD[31::0] signals, 4 PCI C/BE# [3::0] signals, and part of the function of PCI control signals, such as FRAME#, IRDY#, and TRDY#.</p>
    <p num="p-0143">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 13</figref>, BS<b>0</b> to BS<b>3</b> are sent at the beginning of each clock cycle. The bus status bits indicate the following bus cycle transactions: idle, address transfer, write data transfer, read data transfer, switch XPBus direction, last data transfer, wait, and other cycles.</p>
    <p num="p-0144">Bits representing signals transmitted between the CPU and South Bridge may also be sent on the lines interconnecting the HIC and PIC, such as lines PCN and PCNR. For example, CPU interface signals such as CPU interrupt (INTR), Address 20 Mask (A20M#), Non-Maskable Interrupt (NMI), System Management Interrupt (SMI#), and Stop Clock (STPCLK#), may be translated into bit information and transmitted on the XPBus between the HIC and the PIC.</p>
    <p num="p-0145"> <figref idrefs="DRAWINGS">FIG. 14</figref> is a table showing the information transmitted on the XPBus during four clock cycles of the XPBus in another embodiment of the present invention where 10 data bits are transmitted in each clock cycle of the XPBus. In this embodiment, the XPBus clock rate is twice as large as the PCI clock rate. This allows sending data and address bits every other XPBus cycle. As can be seen in <figref idrefs="DRAWINGS">FIG. 14</figref>, there are no address or data bits transmitted during the second or fourth XPBus clock cycle. The fact that the XPBus clock rate is higher than the PCI clock rate allows for compatibility of the XPBus with possible future expansions in the performance of PCI bus to higher data transfer and clock rates.</p>
    <p num="p-0146">In the embodiment shown in <figref idrefs="DRAWINGS">FIG. 14</figref>, there are 18 control bits, CN<b>0</b> to CN<b>17</b>, transmitted in every two XPBus clock cycles. The first bit transmitted on the control line in each XPBus clock cycle indicates whether control bits CN<b>0</b> to CN<b>8</b> or control bits CN<b>9</b> to CN<b>17</b> will be transmitted in that cycle. A zero sent at the beginning of a cycle on the control line indicates that CN<b>0</b> to CN<b>8</b> will be transmitted during that cycle, whereas a one sent at the beginning of a cycle on the control line indicates that CN<b>9</b> to CN<b>17</b> will be transmitted during that cycle. These bits also indicate the presence or absence of data and address bits during that cycle. A zero indicates that address or data bits will be transmitted during that cycle whereas a one indicates that no address or data bits will be transmitted during that cycle.</p>
    <p num="p-0147">In one embodiment, BS<b>0</b> and BS<b>1</b> are used to encode the PCI signals FRAME# and IRDY#, respectively. Additionally, in one embodiment, BS<b>2</b> and BS<b>3</b> are used to indicate the clock speed of the computer bus interface and the type of computer bus interface, respectively. For example. BS<b>2</b> value of zero may indicate that a 33 MHz PCI bus of 32 bits is used whereas a BS<b>2</b> value of one may indicate that a 66 MHz PCI bus of 32 bits is used. Similarly, a BS<b>3</b> value of zero may indicated that a PCI bus is used whereas a BS<b>3</b> value of one may indicated that another computer interface bus, such as an Institute of Electronics &amp; Electrical Engineers (IEEE) 1394 bus, is used.</p>
    <p num="p-0148"> <figref idrefs="DRAWINGS">FIG. 15</figref> is a schematic diagram of lines PCK, PD<b>0</b> to PD<b>3</b>, and PCN. These lines are unidirectional LVDS lines for transmitting clock signals and bits such as those shown in <figref idrefs="DRAWINGS">FIGS. 13 and 14</figref> from the HIC to the PIC. The bits on the PD<b>0</b> to PD<b>3</b> and the PCN lines are sent synchronously within every clock cycle of the PCK. Another set of lines, namely PCKR, PDR<b>0</b> to PDR<b>3</b>, and PCNR, are used to transmit clock signals and bits from the PIC to HIC. The lines used for transmitting information from the PIC to the HIC have the same structure as those shown in <figref idrefs="DRAWINGS">FIG. 15</figref>, except that they transmit data in a direction opposite to that in which the lines shown in <figref idrefs="DRAWINGS">FIG. 15</figref> transmit data. In other words they transmit information from the NC to the HIC. The bits on the PDR<b>0</b> to PDR<b>3</b> and the PCNR lines are sent synchronously within every clock cycle of the PCKR. Some of the examples of control information that may be sent in the reverse direction, i.e., on PCNR line, include a request to switch data bus direction because of a pending operation (such as read data available), a control signal change in the target requiring communication in the reverse direction, target busy, and transmission error detected.</p>
    <p num="p-0149">The XPBus which includes lines PCK, PD<b>0</b> to PD<b>3</b>, PCN, PCKR, PDR<b>0</b> to PDR<b>3</b>, and PCNR, has two sets of unidirectional lines transmitting clock signals and bits in opposite directions. The first set of unidirectional lines includes PCK, PD<b>0</b> to PD<b>3</b>, and PCN. The second set of unidirectional lines includes PCKR, PDR<b>0</b> to PDR<b>3</b>, and PCNR. Each of these unidirectional set of lines is a point-to-point bus with a fixed transmitter and receiver, or in other words a fixed master and slave bus. For the first set of unidirectional lines, the HIC is a fixed transmitter/master whereas the PIC is a fixed receiver/slave. For the second set of unidirectional lines, the PIC is a fixed transmitter/master whereas the HIC is a fixed receiver/slave. The LVDS lines of XPBus, a cable friendly and remote system I/O bus, transmit fixed length data packets within a clock cycle.</p>
    <p num="p-0150">The XPBus lines, PD<b>0</b> to PD<b>3</b>, PCN, PDR<b>0</b> to PDR<b>3</b> and PCNR, and the video data and clock lines, VPD and VPCK, are not limited to being LVDS lines, as they may be other forms of bit based lines. For example, in another embodiment, the XPBus lines may be IEEE 1394 lines.</p>
    <p num="p-0151">It is to be noted that although each of the lines PCK, PD<b>0</b> to PD<b>3</b>, PCN, PCKR, PDR<b>0</b> to PDR<b>3</b>, PCNR, VPCK, and VPD is referred to as a line, in the singular rather than plural. each such line may contain more than one physical line. For example, in the embodiment shown in <figref idrefs="DRAWINGS">FIG. 23</figref>, each of lines PCK, PD<b>0</b> to PD<b>3</b> and PCN includes two physical lines between each driver and its corresponding receiver. The term line, when not directly preceded by the terms physical or conductive, is herein used interchangeably with a signal or bit channel which may consist of one or more physical lines for transmitting a signal. In the case of non-differential signal lines, generally only one physical line is used to transmit one signal. However, in the case of differential signal lines, a pair of physical lines is used to transmit one signal. For example, a bit line or bit channel in an LVDS or IEEE 1394 interface consists of a pair of physical lines which together transmit a signal.</p>
    <p num="p-0152">A bit based line (i.e., a bit line) is a line for transmitting serial bits. Bit based lines typically transmit bit packets and use a serial data packet protocol. Examples of bit lines include an LVDS line, an IEEE 1394 line, and a Universal Serial Bus (USB) line.</p>
    <p num="p-0153"> <figref idrefs="DRAWINGS">FIG. 16</figref> is a table showing the names, types, number of pins dedicated to, and the description of the primary bus PCI signals. The pins represent those between the host PCI bus and the HIC.</p>
    <p num="p-0154"> <figref idrefs="DRAWINGS">FIG. 17</figref> is a block diagram of the components in one computer system employing the present invention. The computer system comprises an attached computer module (ACM), a peripheral console (PCON), and the interconnection apparatus between them. The ACM includes the central processing unit (CPU) <b>1710</b>, system memory <b>1720</b>, high performance devices <b>1750</b>, primary mass storage <b>1730</b>, and related interface and support circuitry <b>1740</b>. The PCON includes primary display <b>1810</b>, primary input <b>1820</b>, secondary mass storage <b>1750</b>, other devices <b>1860</b>, expansion slots <b>1870</b>, the primary power supply <b>1830</b>, and related interface and support circuitry <b>1840</b>. The interconnection apparatus <b>1900</b> includes circuitry to convey power and operational signals between the ACM and PCON.</p>
    <p num="p-0155">Within the ACM <b>1700</b>, the CPU <b>1710</b> executes instructions and manipulates data stored in the system memory. The CPU <b>1710</b> and system memory <b>1720</b> represent the user's core computing power. The core computing power may also include high performance devices <b>1750</b> such as advanced graphics processor chips that greatly increase overall system performance and which, because of their speed, need to be located close to the CPU. The primary mass storage <b>1730</b> contains persistent copies of the operating system software, application software, configuration data, and user data. The software and data stored in the primary mass storage device represent the user's computing environment. Interface and support circuitry <b>1740</b> primarily includes interface chips and signal busses that interconnect the CPU, system memory, high performance devices, and primary mass storage. The interface and support circuitry also connects ACM-resident components with the ACM-to-PCON interconnection apparatus as needed.</p>
    <p num="p-0156">Within the PCON <b>1800</b>, the primary display component <b>1810</b> may include an integrated display device or connection circuitry for an external display device. This primary display device may be, for example, an LCD, plasma, or CRT display screen used to display text and graphics to the user for interaction with the operating system and application software. The primary display component is the primary output of the computer system, i.e., the paramount vehicle by which programs executing on the CPU can communicate toward the user.</p>
    <p num="p-0157">The primary input component <b>1820</b> of the PCON may include an integrated input device or connection circuitry for attachment to an external input device. The primary input may be, for example, a keyboard, touch screen, keypad, mouse, trackball, digitizing pad, or some combination thereof to enable the user to interact with the operating system and application software. The primary input component is the paramount vehicle by which programs executing on the CPU receive signals from the user.</p>
    <p num="p-0158">The PCON may contain secondary mass storage <b>1850</b> to provide additional high capacity storage for data and software. Secondary mass storage may have fixed or removable media and may include, for example, devices such as diskette drives, hard disks, CD-ROM drives, DVD drives, and tape drives.</p>
    <p num="p-0159">The PCON may be enhanced with additional capability through the use of integrated “Other Devices” <b>1860</b> or add-on cards inserted into the PCON's expansion slots <b>1870</b>. Examples of additional capability include sound generators, LAN connections, and modems. Interface and support circuitry <b>1840</b> primarily includes interface chips, driver chips, and signal busses that interconnect the other components within the PCON. The interface and support circuitry also connects PCON-resident components with the ACM-to-PCON interconnection apparatus as needed.</p>
    <p num="p-0160">Importantly, the PCON houses the primary power supply <b>1830</b>. The primary power supply has sufficient capacity to power both the PCON and the ACM <b>1700</b> for normal operation. Note that the ACM may include a secondary “power supply” in the form, for example, of a small battery. Such a power supply would be included in the ACM to maintain, for example, a time-of-day clock, configuration settings when the ACM is not attached to a PCON, or machine state when moving an active ACM immediately from one PCON to another. The total energy stored in such a battery would, however, be insufficient to sustain operation of the CPU at its rated speed, along with the memory and primary mass storage, for more than a fraction of an hour, if the battery were able to deliver the required level of electrical current at all.</p>
    <p num="p-0161"> <figref idrefs="DRAWINGS">FIG. 18</figref> is a block diagram of an attached computing module (ACM) <b>1700</b>. The physical ACM package <b>1700</b> contains the ACM functional components <b>1701</b> and the ACM side of the ACM-to-PCON Interconnection <b>1900</b>. The ACM <b>1701</b> comprises a CPU component <b>1710</b>, a system memory component <b>1720</b>, a primary mass storage component <b>1730</b>, a high performance devices components <b>1750</b>, and an interface and support component <b>1740</b>.</p>
    <p num="p-0162">The ACM side of the ACM-to-PCON Interconnection <b>1900</b> comprises a Host Interface Controller (HIC) component <b>1920</b> and an ACM connector component <b>1930</b>. The HIC <b>1920</b> and connector <b>1930</b> components couple the ACM functional components <b>1700</b> with the signals of an ACM-to-PCON interface bus <b>1910</b> used to operatively connect an ACM with a PCON. The ACM-to-PCON interface bus <b>1910</b> comprises conveyance for electrical power <b>1914</b> and signals for a peripheral bus <b>1912</b>, video <b>1916</b>, video port <b>1917</b>, and console type <b>1918</b>. The preferred ACM-to-PCON Interconnection <b>1900</b> is described in detail in a companion U.S. patent application Ser. No. 09/149,882, entitled “A Communication Channel and Interface Devices for Bridging Computer Interface Buses,” by the same inventor, filed on the same day herewith, and hereby incorporated by reference. The preferred ACM-to-PCON interconnection <b>1900</b> includes circuitry to transmit and receive parallel bus information from multiple signal paths as a serial bit stream on a single signal path. This reduces the number of physical signal paths required to traverse the interconnection <b>1900</b>. Further, employing low-voltage differential signaling (LVDS) on the bit stream data paths provides very reliable, high-speed transmission across cables. This represents a further advantage of the present invention.</p>
    <p num="p-0163">The CPU component <b>1710</b> of the ACM functional circuitry <b>1701</b> of the presently described embodiment comprises a microprocessor <b>1712</b>, which is the chief component of the personal computer system, power supply connection point <b>1713</b>, and cache memory <b>1714</b> tightly coupled to the microprocessor <b>1712</b> by the CPU-to-cache bus <b>1714</b> comprising signal paths for address, data. and control information. The microprocessor <b>1712</b> of this embodiment is one of the models from the Pentium II family of processors from Intel Corporation. Microprocessor <b>1712</b> receives electrical power from power bus <b>1768</b> via connection point <b>1713</b>. Microprocessor <b>1712</b> couples to the Host Interface Controller (HIC) <b>1920</b> via CPU-to-HIC bus <b>1763</b> comprising signal paths to exchange control information such as an interrupt request. Microprocessor <b>1712</b> also couples to CPU Bridge <b>1746</b> via CPU main bus <b>1764</b> comprising signal paths for address, data, and control information.</p>
    <p num="p-0164">The CPU Bridge component <b>1746</b> of the interface and support circuitry <b>1740</b> operates to couple the high speed CPU main bus <b>1764</b> to specialty buses of varying speeds and capability that connect other computer components. The CPU Bridge of the presently described embodiment incorporates memory controller circuitry, advanced graphics processor support circuitry, and a general, industry-standard PCI bus controller in a single package. A CPU Bridge <b>1746</b> such as the 82443LX PCI/AGP Controller from Intel Corporation may be used.</p>
    <p num="p-0165">The system memory component <b>1720</b> of the ACM functional circuitry <b>1701</b> in the present embodiment comprises main system memory (RAM) <b>1722</b>, BIOS memory <b>1724</b>, and flash memory <b>1726</b>. The system memory <b>1720</b> is used to contain data and instructions that are directly addressable by the CPU. The RAM <b>1722</b> comprises volatile memory devices such as DRAM or SDRAM memory chips that do not retain their stored contents when power is removed. This form of memory represents the largest proportion of total system memory <b>1720</b> capacity. The BIOS memory <b>1724</b> comprises non-volatile memory devices such as ROM or EPROM memory chips that retain their stored contents regardless of the application of power and are read-only memory under normal operating conditions. The BIOS memory <b>1724</b> stores, for example, start-up instructions for the microprocessor <b>1712</b> and sets of instructions for rudimentary input/output tasks. The flash memory <b>1726</b> comprises non-volatile memory devices that retain their stored contents regardless of the application of power. Unlike the BIOS non-volatile memory, however, the stored contents of the flash memory <b>1726</b> are easily changed under normal operating conditions. The flash memory <b>1726</b> may be used to store status and configuration data, such as security identifiers or ACM specifications like the speed of the microprocessor <b>1712</b>. Some embodiments may combine the BIOS functions into the flash memory device, thus permitting BIOS contents to be rewritten, improving field upgradability.</p>
    <p num="p-0166">The main system memory (RAM) <b>1722</b> is coupled to memory controller circuitry resident within the CPU Bridge <b>1746</b> via direct memory bus <b>1765</b>. The BIOS <b>1724</b> and flash memory <b>1726</b> are coupled to HIC <b>1920</b> via switched memory bus <b>1766</b>. This permits the BIOS <b>1724</b> and flash <b>1726</b> memories to be accessed by circuitry in the HIC <b>1920</b> or other circuitry connected thereto. The direct memory bus <b>1765</b> and the switch memory bus <b>1766</b> each comprises conductors to convey signals for data, address, and control information.</p>
    <p num="p-0167">The primary mass storage component <b>1730</b> of the ACM functional circuitry <b>1701</b> in the present embodiment comprises a compact hard disk drive with an industry-standard, IDE interface. The hard disk drive (HDD) <b>1732</b> has a formatted storage capacity sufficient to contain an operating system for the computer, application software desired by the user, and related user configuration and operating parameter data. The HDD <b>1732</b> in the present embodiment serves as the “boot” device for the personal computer from which the operating system is loaded into RAM <b>1722</b> by the start-up program stored in the BIOS <b>1724</b>.</p>
    <p num="p-0168">The present HDD <b>1732</b> has a capacity of approximately 2,000 megabytes to provide adequate storage for common software configurations and reasonable space for user data. One example of a common software configuration includes the Windows 95 operating system from Microsoft Corporation, a word processing program, a spreadsheet program, a presentation graphics program, a database program, an email program, and a web browser such as Navigator from Netscape Corporation. The hard disk <b>1732</b> stores program and data files for each software component, including files distributed by the vendor as well as files created or updated by operation of the software after it is installed. For example, a word processor program may maintain information about a user's identity and latest preferences in an operating system registry file. Or, for example, the web browser may maintain a file of the user's favorite web sites or most recently viewed web pages. An HDD with 2000 megabyte capacity is readily available in the small size of hard disk (e.g., 2.5-inch or 3.5-inch) to minimize the space required within the ACM for the primary mass storage device <b>1730</b>.</p>
    <p num="p-0169">The HDD <b>1732</b> is coupled to IDE controller circuitry <b>1748</b> via IDE bus <b>1772</b>. The IDE controller circuitry <b>1748</b> is coupled to the CPU Bridge <b>1746</b> via the Host PCI bus <b>1767</b>. IDE controllers and busses, and the PCI bus are well known and understood in the industry. The above components operate together to couple the hard disk drive <b>1732</b> to the microprocessor <b>1712</b>.</p>
    <p num="p-0170">The high performance devices component <b>1750</b> of the ACM functional circuitry <b>1701</b> in the present embodiment comprises an Advanced Graphics Processor (AGP) <b>1752</b>. The Model 740 Graphics Device froth Intel Corporation may be used in the present embodiment as the AGP.</p>
    <p num="p-0171">Increases in computer screen size, graphics resolution, color depth, and visual motion frame rates, used by operating system and application software alike, have increased the computing power required to generate and maintain computer screen displays. An AGP removes a substantial portion of the graphics computing burden from the CPU to the specialized high-performance processor, but a high level of interaction between the CPU and the specialized processor is nonetheless required. To maximize the effective contribution of having a specialized processor in the presently described embodiment, the AGP <b>1752</b> is located in the ACM <b>1700</b>, where it is in close proximity to the microprocessor <b>1712</b>. The AGP <b>1752</b> is coupled to the microprocessor <b>1712</b> via the advanced graphics port bus <b>1773</b> of the CPU Bridge <b>1746</b>. The visual display signal generated by the AGP are conveyed toward actual display devices at the peripheral console (PCON) via video signal bus <b>1770</b>. Video information from a source external to the ACM and appearing as video port signals <b>1917</b> may be conveyed to the AGP <b>1752</b> via video port signal path <b>1771</b>.</p>
    <p num="p-0172">Other types of high performance components may be included in different ACM configurations. For example, an interface to an extremely high speed data communication facility may be desirable in some future computer where CPU-to-network interaction is of comparable intensity to today's CPU-to-graphics interaction. Because such high performance components tend to be high in cost, their inclusion in the ACM is desirable. Inclusion of high cost, high performance components in the ACM concentrates a user's core computing power and environment in a portable package. This represents a further advantage of the invention.</p>
    <p num="p-0173">The interface and support component <b>1740</b> of the ACM functional circuitry <b>1701</b> in the present embodiment comprises circuitry for power regulation <b>1742</b>, clocking <b>1744</b>, CPU Bridge <b>1746</b>, IDE controller <b>1748</b>, and signal conveyance paths <b>1761</b>-<b>1774</b>. The CPU Bridge <b>1746</b> couples the CPU component <b>1710</b> of the ACM <b>1700</b> with the other components of the ACM <b>1720</b>-<b>1750</b> and the CPU-to-PCON Interconnection <b>1900</b>. The CPU Bridge <b>1746</b> and IDE controller <b>1748</b> have already been discussed. Power regulation circuitry <b>1742</b> receives electrical power via the electrical power conduction path <b>1914</b> of the CPU-to-PCON Interconnection <b>1900</b>, conditions and distributes it to the other circuitry in the ACM using power distribution bus <b>1768</b>. Such regulation and distribution is well known and understood in the art.</p>
    <p num="p-0174">Clocking circuitry <b>1744</b> generates clock signals for distribution to other components within the ACM <b>1700</b> that require a timing and synchronization clock source. The CPU <b>1710</b> is one such component. Often, the total power dissipated by a CPU is directly proportional to the frequency of its main clock signal. The presently described embodiment of the ACM <b>1700</b> includes circuitry that can vary the frequency of the main CPU clock signal conveyed to the CPU via signal path <b>1762</b>, in response to a signal received from the host interface controller (HIC) <b>1920</b> via signal path <b>1761</b>. The generation and variable frequency control of clocking signals is well understood in the art. By varying the frequency, the power consumption of the CPU (and thus the entire ACM) can be varied.</p>
    <p num="p-0175">The variable clock rate generation may be exploited to match the CPU power consumption to the available electrical power. Circuitry in the host interface controller (HIC) <b>1920</b> of the presently described embodiment adjusts the frequency control signal sent via signal path <b>1761</b> to the clocking circuitry <b>1744</b>, based on the “console type” information signal <b>1918</b> conveyed from the peripheral console (PCON) by the CPU-to-PCON interconnection <b>1900</b>. In this arrangement, the console type signal originating from a desktop PCON would result in the generation of a maximum speed CPU clock. The desktop PCON, presumably has unlimited power from an electrical wall outlet and does not need to sacrifice speed for power conservation. The console type signal originating from a notebook PCON would, however, result in the generation of a CPU clock speed reduced from the maximum in order to conserve battery power and extend the duration of computer operation obtained from the energy stored in the battery. The console type signal originating from a notepad PCON would result in the generation of a CPU clock speed reduced further yet, the notepad PCON presumably having smaller batteries than the notebook PCON. Inclusion of control signals and circuitry to effect a CPU clock signal varying in frequency according to characteristics of the PCON to which the ACM is connected facilitates the movement of the user's core computing power and environment to different work settings, which is a further advantage of the present invention.</p>
    <p num="p-0176"> <figref idrefs="DRAWINGS">FIG. 19</figref> illustrates an external view of one embodiment of an ACM. The case <b>2010</b> of the ACM <b>1700</b> is generally rectangular in shape, preferably constructed of a strong, lightweight, rigid material that will protect the internal components from mechanical and environmental exposure. Plastics may readily be used to construct the case <b>2010</b>. The case <b>2010</b> completely surrounds the internal components, being generally an 8-sided box. <figref idrefs="DRAWINGS">FIG. 19</figref> shows the top <b>2012</b>, right <b>2014</b>, and rear <b>2016</b> surfaces of the ACM case <b>2010</b>. Rear edges <b>2018</b> of the case joining the rear surface <b>2016</b> with its adjoining surfaces may be beveled or rounded to facilitate insertion of the ACM <b>1700</b> into the computer bay of the PCON. Notches <b>2040</b> may be formed by projecting small surfaces inward from otherwise generally flat surfaces of the ACM case <b>2010</b>. The notches <b>2040</b> may be used to engage with mechanical devices mounted in and about a computer bay. Such mechanical devices can be employed to secure the ACM into position within a computer bay for reliability and security. Openings <b>2017</b> are formed into the rear surface <b>2016</b> of the ACM case <b>2010</b> through which to project connectors <b>1930</b> <i>a </i>and <b>1930</b> <i>b</i>. In one embodiment the case <b>2010</b> is approximately 5.75 inches wide by 6.5 inches deep by 1.6 inches high.</p>
    <p num="p-0177">Connectors <b>1930</b> <i>a </i>and <b>1930</b> <i>b </i>are part of the ACM-to-PCON Interconnection as described earlier in reference to <figref idrefs="DRAWINGS">FIGS. 3 and 4</figref>. When the ACM <b>1700</b> is inserted into the computer bay of a peripheral console (PCON), connectors <b>1930</b> <i>a </i>and <b>1930</b> <i>b </i>mate with corresponding connectors located at the rear of the computer bay to electrically couple the ACM with the PCON containing the computer bay. Details concerning the ACM-to-PCON Interconnection can be found in the U.S. patent application entitled “A Communication Channel and Interface Devices for Bridging Computer Interface Buses,” already incorporated herein by reference. The connectors <b>1930</b> <i>a </i>and <b>1930</b> <i>b </i>used in one embodiment are connectors complying with the Device Bay industry standard as documented in “Device Bay Interface Specification,” revision 0.85, Feb. 6, 1998. Such connectors have specifically been designed to stand up to the rigors of repeated insertion and withdrawal.</p>
    <p num="p-0178">Cooling plate <b>2030</b> forms part of the top surface <b>2012</b> of ACM <b>1700</b>. The cooling plate <b>2030</b> may be mounted to, or project through an opening formed in, case <b>2010</b>. Similarly, electromagnetic interference (EMI)/electrostatic discharge (ESD) rounding plate <b>2032</b> forms part of the right surface <b>2014</b> of ACM <b>1700</b>. The grounding plate <b>2032</b> may be mounted to, or project through an opening formed in, case <b>2010</b>. Cooling plate <b>2030</b> and grounding plate <b>2032</b> compressively mate with counterparts when the ACM is fully inserted into the computer bay. The counterparts located along the boundaries of the computer bay conduct dangerous heat and electrical charges away from the ACM. Inside the ACM, cooling plate <b>2030</b> thermally couples to heat-sensitive components such as CPU <b>1710</b> by methods well known in the art. Similarly, grounding plate <b>2032</b> electrically couples to EMI/ESD-sensitive components, such as a microprocessor, by methods well known in the art.</p>
    <p num="p-0179">LCD display <b>2050</b> forms part of the right surface <b>2014</b> of ACM <b>1700</b>. The LCD display may be mounted to, or project through an opening formed in, case <b>2010</b>. The LCD display may contain indicators about the status of the ACM. Such indicators may display, for example, the time-of-day from a time-of-day clock contained within the ACM, or the amount of charge remaining in an ACM-resident battery, or certain configuration options recorded in flash memory. The LCD display <b>2050</b> provides display capability for a limited amount of information, most useful when the ACM is separated from a PCON (and is thus separated from a full-capability, primary display device).</p>
    <p num="p-0180"> <figref idrefs="DRAWINGS">FIG. 19</figref> <i>b </i>illustrates one possible embodiment of a computer bay. A computer bay <b>1890</b> acts as a receptacle for lodging an ACM (such as the one shown in <figref idrefs="DRAWINGS">FIG. 20</figref>) within a desktop PCON. The illustrated computer bay <b>1890</b> provides an ACM with housing and with signal flow, electrical grounding, heat transfer, and mechanical connections. While many physical arrangements between the ACM and PCON are possible, the use of an enclosed computer bay as the one illustrated in <figref idrefs="DRAWINGS">FIG. 20</figref> <i>b </i>offers many advantages. For example, the illustrated computer bay <b>1890</b> provides physical protection for the ACM. The computer bay may also be easily incorporated into industry standard form factors used in the manufacture of desktop personal computers (e.g., the ACM and associated computer bay could be designed to fit within the volume occupied by a standard-size disk drive).</p>
    <p num="p-0181">The computer bay <b>1890</b> appearing in <figref idrefs="DRAWINGS">FIG. 20</figref> <i>b </i>is shown mounted within the confines of PCON case <b>1802</b>. The computer bay <b>1890</b> comprises frame <b>1891</b> and signal flow, grounding, cooling, and locking components as described below. Mounting flanges <b>1898</b> of frame <b>1891</b> may be used to attach the computer bay <b>1890</b> to the PCON structure. The computer bay <b>1890</b> is prominently defined by frame <b>1891</b> generally forming a cavity in which to lodge an ACM. As such, the interior cavity formed by frame <b>1891</b> closely approximates the exterior dimensions of a compatible ACM. The top <b>1893</b>, right <b>1894</b>, and rear <b>1895</b> sides of the computer bay frame <b>1891</b> are visible. The computer bay frame <b>1891</b> also includes substantial bottom and left sides which are not shown. The front side of the frame <b>1891</b> (not shown) is open to allow the insertion of the ACM. Frame <b>1891</b> is constructed of metal for strength and to facilitate the conductance of heat and undesired electrical currents away from the ACM.</p>
    <p num="p-0182">In the presently described embodiment, the weight of an inserted ACM is largely borne by the bottom side (not shown) of computer bay frame <b>1891</b>. Alternative embodiments are possible where, for example, the weight of the ACM is borne by rails running longitudinally down the right and left sides of the computer bay cavity that engage corresponding grooves running longitudinally down the right and left sides of an ACM.</p>
    <p num="p-0183"> <figref idrefs="DRAWINGS">FIG. 20</figref> illustrates the internal component layout for one embodiment of an ACM. All components are contained within the confines of the ACM case <b>510</b>, except for connectors <b>1930</b> <i>a </i>and <b>1930</b> <i>b </i>which extend from the rear of the ACM <b>1700</b> to engage mating connectors (not shown) that will couple the ACM circuitry with the PCON circuitry. Main circuit board <b>2110</b> provides electrical connections for circuitry within the ACM and mounting for many of its components <b>1724</b>, <b>1722</b>, <b>17221</b>, <b>1752</b>, <b>1742</b>, <b>1748</b>, <b>1920</b>, and <b>1930</b>. The fabrication and use of such circuits boards is well known and understood in the art. Connector <b>2122</b> is also mounted on main circuit board <b>2110</b> and mates with mobile processor module <b>2120</b>. Mobile processor module <b>2120</b> represents a form of packaging for a microprocessor and related components. The illustrated mobile processor module <b>2120</b> is a self-contained unit that includes a microprocessor <b>1712</b>, CPU cache <b>1714</b>, and CPU bridge <b>1746</b> operatively interconnected by the manufacturer. An example of one such module is the Pentium Processor with MMX Technology Mobile Module from Intel Corporation (order number 24 3515-001, September 1997). One skilled in the art recognizes that discrete microprocessor, cache, and bridge could have been employed and mounted directly to the main circuit board.</p>
    <p num="p-0184">The mobile processor module <b>2120</b> blocks the view, from the top, of the system BIOS <b>1724</b>. Similarly, hard disk drive <b>1732</b> hides RAM memory <b>1722</b>, the high performance graphics processor <b>1752</b>, the host interface controller <b>1920</b>, and flash memory <b>1726</b>. Memory upgrade socket <b>2130</b> remains exposed to facilitate installation of additional RAM memory <b>1722</b>. Power regulator <b>1742</b>, like the memory upgrade socket, enjoys a generous amount of overhead clearance to accommodate its vertical size. The area including IDE controller <b>1748</b> also enjoys overhead clearance to facilitate a cable connection with the hard disk drive <b>1732</b>.</p>
    <p num="p-0185">The functional interconnection and operation of components contained within the ACM and depicted in <figref idrefs="DRAWINGS">FIG. 20</figref> has already been described in relation to <figref idrefs="DRAWINGS">FIG. 18</figref> for like numbered items appearing therein.</p>
    <p num="p-0186"> <figref idrefs="DRAWINGS">FIG. 21</figref> is a block diagram of a peripheral console (PCON). A peripheral console couples with an ACM to form an operating personal computer system. The peripheral console (PCON) supplies an ACM with primary input, display, and power supply; the ACM supplies the core computing power and environment of the user. In the presently described embodiment the physical PCON package <b>200</b> contains the PCON functional components <b>1801</b> and the PCON side of the ACM-to-PCON Interconnection <b>1900</b>. The PCON functional components <b>1801</b> comprise primary display <b>1810</b>, a primary input <b>1820</b>, a primary power supply <b>1830</b>, interface and support <b>1840</b>, secondary mass storage <b>1850</b>, other devices <b>1860</b>, and expansion slots <b>1870</b>.</p>
    <p num="p-0187">The PCON side of the ACM-to-PCON Interconnection <b>1900</b> comprises a Peripheral Interface Controller (PIC) component <b>1940</b>, a PCON connector component <b>1950</b>, console-type component <b>1942</b>, and flash memory device <b>1948</b>. The PIC <b>1940</b> and connector <b>1950</b> components couple the PCON functional components <b>1801</b> with the signals of an ACM-to-PCON interface bus <b>1910</b> used to operatively connect an ACM with a PCON. The ACM-to-PCON interface bus <b>1910</b> comprises conveyance for electrical power <b>1914</b> and signals for a peripheral bus <b>1912</b>, video <b>1916</b>, video port <b>1917</b>, and console-type <b>1918</b>. The preferred ACM-to-PCON Interconnection <b>1900</b> is described in detail in the U.S. patent application entitled “A Communication Channel and Interface Devices for Bridging Computer Interface Buses,” already incorporated herein by reference.</p>
    <p num="p-0188">Connector component <b>1950</b> may be selected to mate directly with the connector component <b>1930</b> of an ACM (shown in <figref idrefs="DRAWINGS">FIG. 18</figref>). Alternatively, connector component <b>1950</b> may be selected to mate with, for example, the connector on one end of a cable intervening between the PCON and an ACM in a particular embodiment, such as cable <b>1964</b> shown in <figref idrefs="DRAWINGS">FIG. 19B</figref>. The ACM-to-PCON interconnection described in the aforementioned companion patent application has the advantage of providing reliable signal conveyance across low cost cables.</p>
    <p num="p-0189">Flash memory device <b>1948</b> provides non-volatile storage. This storage may be accessible to devices in both the ACM and the PCON, including the host interface controller and the peripheral interface controller to which it is connected. As such, flash memory <b>1948</b> may be used to store configuration and security data to facilitate an intelligent mating between an ACM and a PCON that needs no participation of the CPU.</p>
    <p num="p-0190">The primary display component <b>1810</b> of the PCON functional circuitry <b>1801</b> of the presently described embodiment comprises integrated display panel <b>1812</b> and video connector <b>1813</b>. Integrated display panel <b>1812</b> is a color LCD display panel having a resolution of 640 horizontal by 480 vertical pixels. 640-by-480 resolution is popularly considered to be the minimum screen size to make practical use of the application software in widespread use today. One skilled in the an recognizes that the type and resolution of the display can vary greatly from embodiment to embodiment, depending on factors such as cost and intended application. Any display device may be used, without departing from the scope and spirit of the invention, that provides principal visual output to the computer user for operating system and application software executing in its customary and intended fashion using the CPU component (<b>1710</b> of <figref idrefs="DRAWINGS">FIG. 17</figref>) of an ACM presently coupled to PCON <b>1800</b>.</p>
    <p num="p-0191">Integrated display panel <b>1812</b> is coupled to video signal bus <b>1849</b> and displays a screen image in response to video signals presented on bus <b>1849</b>. Certain pins of connector <b>1950</b> receive video output signals <b>1916</b> of the ACM-to-PCON interface bus <b>1910</b> from a mated connector that is coupled to an ACM. These certain pins of connector <b>1950</b> couple to video signal bus <b>1849</b> which conveys the video output signals <b>316</b> throughout the PCON <b>1800</b> as needed. Video connector <b>1813</b> is exposed at the exterior of PCON <b>1800</b> and couples to video signal bus <b>1849</b>. Connector <b>1813</b> permits easy attachment of an external display device that is compatible with the signals carried by bus <b>1849</b>, such as a CRT monitor (not shown). The external display device may be used in addition, or as an alternative, to integrated display panel <b>1812</b>.</p>
    <p num="p-0192">The isolation of the relatively heavy and sizable primary display <b>1810</b> from the core computing power and user environment contained within an ACM represents a further advantage of the present invention.</p>
    <p num="p-0193">The primary input component <b>1820</b> of the PCON functional circuitry <b>1801</b> of the presently described embodiment comprises keyboard interface circuitry <b>1822</b>, keyboard connector <b>1823</b>, pointer interface circuitry <b>1824</b>, and pointer connector <b>1825</b>. Keyboard interface circuitry <b>1822</b> and pointer interface circuitry <b>1824</b> connect to ISA bus <b>1845</b> and are thereby coupled to the CPU component (<b>1710</b> of <figref idrefs="DRAWINGS">FIG. 17</figref>) of any ACM attached to PCON <b>1800</b>. Keyboard interface circuitry <b>1822</b> interfaces a standard computer keyboard (not shown), attached at connector <b>1823</b>, to ISA bus <b>1845</b>. Pointer interface circuitry <b>1822</b> interfaces a standard computer pointing device (not shown), such as a computer mouse attached at connector <b>1825</b>, to ISA bus <b>1845</b>. Computer keyboards, pointing devices, connectors <b>1823</b>. <b>1825</b>. keyboard interface circuitry <b>1822</b>, and pointer interface circuitry <b>1824</b> are well known in the art. The isolation of the relatively heavy and sizable primary input devices <b>1820</b> from the core computing power and user environment contained within an ACM represents a further advantage of the present invention.</p>
    <p num="p-0194">The primary power supply component <b>1830</b> of the PCON functional circuitry <b>1801</b> of the presently described embodiment provides electrical energy for the sustained, normal operation of the PCON <b>1800</b> and any ACM coupled to connector <b>1950</b>. The power supply may be of the switching variety well known in the art that receives electrical energy from an AC source <b>1889</b>, such as a wall outlet. Power supply <b>1830</b> reduces the alternating current input voltage, to a number of distinct outputs of differing voltages and current capacities. The outputs of power supply <b>1830</b> are applied to power bus <b>1831</b>. Power bus <b>1831</b> distributes the power supply outputs to the other circuitry within the PCON <b>1800</b>. Bus <b>1831</b> also connects to certain pins of connector <b>1950</b> to provide the electrical power <b>1914</b> for an ACM conveyed by ACM-to-PCON interconnection <b>1900</b>. The isolation of the usually heavy power supply <b>1830</b> from the core computing power and user environment contained within the ACM represents a further advantage of the present invention.</p>
    <p num="p-0195">The interface and support component <b>1840</b> of the PCON functional circuitry <b>1801</b> of the presently described embodiment comprises peripheral bridge <b>1846</b>, diskette controller <b>1842</b>, IDE controller <b>1848</b>, and signal conveyance paths <b>1841</b>, <b>1843</b>, <b>1844</b>, <b>1845</b>, <b>1847</b> and <b>1849</b>. Peripheral bridge <b>1846</b> couples PCI peripheral bus <b>1841</b> with peripheral busses of other formats such as ISA peripheral bus <b>1845</b> and others <b>1847</b>. PCI and ISA peripheral busses are industry standards, well known and understood in the art. Other peripheral busses <b>1847</b> may include, for example, a bus compliant with the universal serial bus (USB) industry standard. While other embodiments of a peripheral console <b>1800</b> may include a single peripheral bus that is coupled to an attached ACM via ACM-to-PCON interconnection <b>1900</b>, such as PCI bus <b>1841</b>, this embodiment includes peripheral bridge <b>1846</b> to establish additional busses <b>1845</b>, <b>1847</b>. The additional busses <b>1845</b>, <b>1847</b> permit the use of the many low-cost and readily available components compatible with these bus specifications.</p>
    <p num="p-0196">Diskette controller <b>1842</b> interfaces a floppy disk drive <b>1854</b> with the CPU component <b>1710</b> of an attached ACM (shown in <figref idrefs="DRAWINGS">FIG. 18</figref>) so that the CPU may control and use the diskette drive <b>1854</b> hardware to store and retrieve data. Diskette controller <b>1842</b> couples to the CPU via a connection to ISA bus <b>1845</b>. Diskette controller <b>1842</b> connects to the diskette drive <b>1854</b> via one of device cables <b>1843</b>.</p>
    <p num="p-0197">Similarly, IDE controller <b>1848</b> interfaces a hard disk drive <b>1852</b> and a CDROM drive <b>1856</b> with the CPU component <b>1710</b> of an attached ACM (shown in <figref idrefs="DRAWINGS">FIG. 18</figref>) so that the CPU may control and use the hard disk drive <b>1852</b> and CDROM <b>1856</b> hardware to store and retrieve data. IDE controller <b>1848</b> couples to the CPU via connection to PCI peripheral bus <b>1841</b>. IDE controller <b>1848</b> connects to each of hard disk drive <b>1852</b> and CD-ROM drive <b>1856</b> via one of device cables <b>1843</b>. Some embodiments of PCON <b>1800</b> may take advantage of VLSI integrated circuits such as an 82371SB (PIIX4) integrated circuit from Intel Corporation. An 82371SB integrated circuit includes circuitry for both the peripheral bridge <b>1846</b> and the IDE controller <b>1848</b> in a single package.</p>
    <p num="p-0198">The secondary mass storage component <b>1850</b> of the PCON functional circuitry <b>1801</b> of the presently described embodiment comprises diskette drive <b>1854</b>, hard disk drive <b>1852</b>, and CD-ROM drive <b>1856</b>. Secondary mass storage <b>1850</b> generally provides low-cost, non-volatile storage for data files which may include software program files. Data files stored on secondary mass storage <b>1850</b> are not part of a computer user's core computing power and environment. Secondary mass storage <b>1850</b> may be used to store, for example, seldom used software programs, software programs that are used only with companion hardware devices installed in the same peripheral console <b>1800</b>, or archival copies of data files that are maintained in primary mass storage <b>1750</b> of an ACM (shown in <figref idrefs="DRAWINGS">FIG. 18</figref>). Storage capacities for secondary mass storage <b>1850</b> devices may vary from the 1.44 megabytes of the 3.5-inch high density diskette drive <b>1854</b>, to more than 10 gigabytes for a large format (5-inch) hard disk drive <b>1852</b>. Hard disk drive <b>1852</b> employs fixed recording media, while diskette drive <b>1854</b> and CD-ROM drive <b>1856</b> employ removable media. Diskette drive <b>1854</b> and hard disk drive <b>1852</b> support both read and write operations (i.e., data stored on their recording media may be both recalled and modified) while CD-ROM drive <b>1856</b> supports only read operations.</p>
    <p num="p-0199">The other devices component <b>1860</b> of the PCON functional circuitry <b>1801</b> of the presently described embodiment comprises a video capture card. A video capture card accepts analog television signals, such as those complying with the NTSC standard used for television broadcast in the United States, and digitizes picture frames represented by the analog signal for processing by the computer. Video capture cards at present are considered a specialty, i.e., not ubiquitous, component of personal computer systems. Digitized picture information from video capture card <b>1860</b> is carried via signal conveyance path <b>1844</b> to the peripheral interface controller <b>1940</b> which transforms it to the video port signals <b>1917</b> of the ACM-to-PCON interconnection <b>1900</b> for coupling to the advanced graphics processor <b>1752</b> in an attached ACM (shown in <figref idrefs="DRAWINGS">FIG. 18</figref>).</p>
    <p num="p-0200">Video capture card <b>1860</b> is merely representative of the many types of “other” devices that may be installed in a PCON to expand the capabilities of the personal computer. Sound cards and laboratory data acquisition cards are other examples. Video capture card <b>1860</b> is shown installed in one of expansion slots <b>1870</b> for coupling to the interface and control circuitry <b>1840</b> of the PCON. Any of other devices <b>1860</b> could be coupled to the interface and control circuitry <b>1840</b> of the PCON by different means, such as direct installation on the circuit board that includes the interface and control circuitry <b>1840</b>; e.g., a motherboard.</p>
    <p num="p-0201">The expansion slots component <b>1870</b> of the PCON functional circuitry <b>1801</b> of the presently described embodiment comprises PCI connectors <b>1871</b> and ISA connectors <b>1872</b>. A circuit card may be inserted into one of the connectors <b>1871</b>, <b>1872</b> in order to be operatively coupled with the CPU <b>1710</b> of an attached ACM (shown in <figref idrefs="DRAWINGS">FIG. 18</figref>). Each of connectors <b>1871</b> electrically connects to PCI bus <b>1841</b>, and may receive and hold a printed circuit card which it electrically couples to PCI bus <b>1841</b>. Each of connectors <b>1872</b> electrically connects to ISA bus <b>1845</b>, and may receive and hold a printed circuit card which it electrically couples to ISA bus <b>1845</b>. The PCI <b>1841</b> and ISA <b>1845</b> busses couple to the CPU <b>1710</b> of an attached ACM (shown in <figref idrefs="DRAWINGS">FIG. 18</figref>) by circuitry already described.</p>
    <p num="p-0202">An embodiment of a detachable computing module in accordance with the present invention, for attachment to a peripheral console for forming a fully operational computer system, comprises, an enclosure, a CPU, a memory coupled to said CPU, and a mass storage coupled to said CPU. The module further comprises interconnection circuitry coupled to said CPU, said interconnection circuitry connectable to a peripheral console. The CPU is uncoupled from any primary input circuitry when said interconnection circuitry is disconnected from a peripheral console.</p>
    <p num="p-0203">An alternative embodiment of a detachable computing module in accordance with the present invention, for attachment to a peripheral console for forming a fully operational computer system, comprises an enclosure, a CPU, a memory coupled to said CPU, and a mass storage coupled to said CPU. The module further comprises interconnection circuitry coupled to said CPU, said interconnection circuitry connectable to a peripheral console. The CPU is uncoupled from any primary output circuitry when said interconnection circuitry is disconnected from a peripheral console.</p>
    <p num="p-0204">Various modifications to the preferred embodiment can be made without departing from the spirit and scope of the invention. (A limited number of modifications have already been described in the preceding discussion.) For example, a particular embodiment may insert another layer of bus bridging between the CPU bridge and the Peripheral bridge. This may be desirable if, for example, a vendor wants to implement a proprietary, general-purpose bus having intermediate performance characteristics that fall between those of the high-performance general purpose bus originating at the CPU, and the slower general purpose PCI bus. Thus, the foregoing description is not intended to limit the invention as set forth.</p>
    <p num="p-0205">In most embodiments, the ACM includes an enclosure such as the one described with the following components, which should not be limiting:</p>
    <p num="p-0206">1) A CPU with cache memory;</p>
    <p num="p-0207">2) Core logic device or means;</p>
    <p num="p-0208">3) Main memory;</p>
    <p num="p-0209">4) A single primary Hard Disk Drive (“HDD”) that has a security program;</p>
    <p num="p-0210">5) Flash memory with system BIOS and programmable user password;</p>
    <p num="p-0211">6) Operating System, application software, data files on primary HDD;</p>
    <p num="p-0212">7) An interface device and connectors to peripheral console;</p>
    <p num="p-0213">8) A software controllable mechanical lock, lock control means, and other accessories.</p>
    <p num="p-0214">The ACM connects to a peripheral console with power supply, a display device, an input device, and other elements. Some details of these elements with the present security system are described in more detail below.</p>
    <p num="p-0215"> <figref idrefs="DRAWINGS">FIG. 22</figref> is a simplified layout diagram of a security system for a computer system according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the an would recognize other variations, modifications. and alternatives. The layout diagram illustrates the top-view of the module <b>22</b>, where the backside components (e.g., Host Interface Controller) are depicted in dashed lines. The layout diagram has a first portion, which includes a central processing unit (“CPU”) module <b>2200</b>, and a second portion, which includes a hard drive module <b>2220</b>. A common printed circuit board <b>2237</b> houses these modules and the like. Among other features, the ACM includes the central processing unit module <b>2200</b> with a cache memory <b>2205</b>, which is coupled to a north bridge unit <b>2221</b>, and a host interface controller <b>2201</b>. The host interface controller includes a lock control <b>2203</b>. As shown, the CPU module is disposed on a first portion of the attached computer module, and couples to connectors <b>2217</b>. Here, the CPU module is spatially located near connector <b>2217</b>.</p>
    <p num="p-0216">The CPU module can use a suitable microprocessing unit, microcontroller, digital signal processor, and the like. In a specific embodiment, the CPU module uses, for example, a 400 MHz Pentium II microprocessor module from Intel Corporation and like microprocessors from AMD Corporation, Cyrix Corporation (now National Semiconductor Corporation), and others. In other aspects, the microprocessor can be one such as the Compaq Computer Corporation Alpha Chip, Apple Computer Corporation PowerPC G3 processor, and the like. Further, higher speed processors are contemplated in other embodiments as technology increases in the future.</p>
    <p num="p-0217">In the CPU module, host interface controller <b>2201</b> is coupled to BIOS/flash memory <b>2205</b>. Additionally, the host interface controller is coupled to a clock control logic, a configuration signal, and a peripheral bus. The present invention has a host interface controller that has lock control <b>2203</b> to provide security features to the present ACM. Furthermore, the present invention uses a flash memory that includes codes to provide password protection or other electronic security methods.</p>
    <p num="p-0218">The second portion of the attached computer module has the hard drive module <b>2220</b>. Among other elements, the hard drive module includes north bridge <b>2221</b>, graphics accelerator <b>2223</b>, graphics memory <b>2225</b>, a power controller <b>2227</b>, an IDE controller <b>2229</b>, and other components. Adjacent to and in parallel alignment with the hard drive module is a personal computer interface (“PCI”) bus <b>2231</b>, <b>2232</b>. A power regulator <b>435</b> is disposed near the PCI bus.</p>
    <p num="p-0219">In a specific embodiment, north bridge unit <b>2221</b> often couples to a computer memory, to the graphics accelerator <b>2223</b>, to the IDE controller, and to the host interface controller via the PCI bus. Graphics accelerator <b>2223</b> typically couples to a graphics memory <b>2223</b>, and other elements. IDE controller <b>2229</b> generally supports and provides timing signals necessary for the IDE bus. In the present embodiment, the IDE controller is embodied as a 643U2 PCI-to IDE chip from CMD Technology, for example. Other types of buses than IDE are contemplated, for example EIDE, SCSI, 1394, and the like in alternative embodiments of the present invention.</p>
    <p num="p-0220">The hard drive module or mass storage unit <b>2220</b> typically includes a computer operating system, application software program files, data files, and the like. In a specific embodiment, the computer operating system may be the Windows98 operating system from Microsoft Corporation of Redmond Wash. Other operating systems, such as WindowsNT, MacOS8, Unix, and the like are also contemplated in alternative embodiments of the present invention. Further, some typical application software programs can include Office98 by Microsoft Corporation, Corel Perfect Suite by Corel, and others. Hard disk module <b>2220</b> includes a hard disk drive. The hard disk drive, however, can also be replaced by removable hard disk drives, read/write CD ROMs, flash memory, floppy disk drives, and the like. A small form factor, for example 2.5″, is currently contemplated, however, other form factors, such as PC card, and the like are also contemplated. Mass storage unit <b>2240</b> may also support other interfaces than IDE. Among other features, the computer system includes an ACM with security protection. The ACM connects to the console, which has at least the following elements, which should not be limiting.</p>
    <p num="p-0221">1) Connection to input devices, e.g. keyboard or mouse;</p>
    <p num="p-0222">2) Connection to display devices, e.g. Monitor;</p>
    <p num="p-0223">3) Add-on means, e.g. PCI add-on slots;</p>
    <p num="p-0224">4) Removable storage media subsystem, e.g. Floppy drive, CDROM drive;</p>
    <p num="p-0225">5) Communication device, e.g. LAN or modem;</p>
    <p num="p-0226">6) An interface device and connectors to ACM;</p>
    <p num="p-0227">7) A computer module bay with a notch in the frame for ACM's lock; and</p>
    <p num="p-0228">8) Power supply and other accessories.</p>
    <p num="p-0229">As noted, the computer module bay is an opening in a peripheral console that receives the ACM. The computer module bay provides mechanical support and protection to ACM. The module bay also includes, among other elements, a variety of thermal components for heat dissipation, a frame that provides connector alignment, and a lock engagement, which secures the ACM to the console. The bay also has a printed circuit board to mount and mate the connector from the ACM to the console. The connector provides an interface between the ACM and other accessories.</p>
    <p num="p-0230"> <figref idrefs="DRAWINGS">FIG. 23</figref> is a simplified block diagram <b>2300</b> of a security system for a computer module according to an embodiment of the present invention. This diagram is merely an illustration and should not limit the scope of the claims herein. One of ordinary skill in the art would recognize other variations, modifications, and alternatives. The block diagram <b>2300</b> has a variety of features such as those noted above, as well as others. In the present diagram, different reference numerals are used to show the operation of the present system.</p>
    <p num="p-0231">The block diagram is an attached computer module <b>2300</b>. The module <b>2300</b> has a central processing unit, which communicates to a north bridge <b>2341</b>, by way of a CPU bus <b>2327</b>. The north bridge couples to main memory <b>2323</b> via memory bus <b>2329</b>. The main memory can be any suitable high speed memory device or devices such as dynamic random access memory (“DRAM”) integrated circuits and others. The DRAM includes at least 32 Meg. or 64 Meg. and greater of memory, but can also be less depending upon the application. Alternatively, the main memory can be coupled directly with the CPU in some embodiments. The north bridge also couples to a graphics subsystem <b>2315</b> via bus <b>2342</b>. The graphics subsystem can include a graphics accelerator, graphics memory, and other devices. Graphics subsystem transmits a video signal to an interface connector, which couples to a display, for example.</p>
    <p num="p-0232">The attached computer module also includes a primary hard disk drive that serves as a main memory unit for programs and the like. The hard disk can be any suitable drive that has at least 2 GB and greater. As merely an example, the hard disk is a Marathon 2250 (2.25 GB, 2½ inch drive) product made by Seagate Corporation of Scotts Valley, but can be others. The hard disk communicates to the north bridge by way of a hard disk drive controller and bus lines <b>2302</b> and <b>2331</b>. The hard disk drive controller couples to the north bridge by way of the host PCI bus, which connects bus <b>2337</b> to the north bridge. The hard disk includes computer codes that implement a security program according to the present invention. Details of the security program are provided below.</p>
    <p num="p-0233">The attached computer module also has a flash memory device <b>2305</b> with a BIOS. The flash memory device <b>2305</b> also has codes for a user password that can be stored in the device. The flash memory device generally pewits the storage of such password without a substantial use of power, even when disconnected. As merely an example, the flash memory device has at least 4 Meg. or greater of memory, or 16 Meg. or greater of memory. A host interface controller <b>2307</b> communications to the north bridge via bus <b>2335</b> and host PCI bus. The host interface controller also has a Lock control <b>2309</b>, which couples to a lock. The lock is attached to the module and has a manual override to the lock on the host interface controller in some embodiments. Host interface controller <b>2307</b> communicates to the console using bus <b>2311</b>, which couples to connection <b>2313</b>.</p>
    <p num="p-0234">In a preferred embodiment, the present invention uses a password protection scheme to electronically prevent unauthorized access to the computer module. The present password protection scheme uses a combination of software, which is a portion of the security program, and a user password, which can be stored in the flash memory device <b>505</b>. By way of the flash memory device, the password does not become erased by way of power failure or the lock. The password is substantially fixed in code, which cannot be easily erased. Should the user desire to change the password, it can readily be changed by erasing the code, which is stored in flash memory and a new code (i.e., password) is written into the flash memory. An example of a flash memory device can include a Intel Flash 28F800F3 series flash, which is available in 8 Mbit and 16 Mbit designs. Other types of flash devices can also be used, however. Details of a password protection method are further explained below by way of the FIGS.</p>
    <p num="p-0235">In a specific embodiment, the present invention also includes a real-time clock <b>510</b> in the ACM, but is not limited. The real-time clock can be implemented using a reference oscillator 14.31818 MHz <b>508</b> that couples to a real-time clock circuit. The real-time clock circuit can be in the host interface controller. An energy source <b>506</b> such as a battery can be used to keep the real-time clock circuit running even when the ACM has been removed from the console. The real-time clock can be used by a security program to perform a variety of functions. As merely an example, these functions include: (1) fixed time period in which the ACM can be used, e.g., ACM cannot be used at night; (2) programmed ACM to be used after certain date, e.g., high security procedure during owner's vacation or non use period; (3) other uses similar to a programmable time lock. Further details of the present real-time clock are described in the application listed under Ser. No. 09/183,816 noted above.</p>
    <p num="p-0236">In still a further embodiment, the present invention also includes a permanent password or user identification code to identify the computer module. In one embodiment, the permanent password or user code is stored in a flash memory device. Alternatively, the permanent password or user code is stored in the central processing unit. The password or user code can be placed in the device upon manufacture of such device. Alternatively, the password or user code can be placed in the device by a one time programming techniques using, for example, fuses or the like. The present password or user code provides a permanent “finger print” on the device, which is generally hardware. The permanent finger print can be used for identification purposes for allowing the user of the hardware to access the hardware itself, as well as other systems. These other systems include local and wide area networks. Alternatively, the systems can also include one or more servers. The present password and user identification can be quite important for electronic commerce applications and the like. In one or more embodiments, the permanent password or user code can be combined with the password on flash memory for the security program, which is described below in more detail.</p>
    <p num="p-0237">In one aspect of the invention, the user password is programmable. The password can be programmable by way of the security program. The password can be stored in a flash memory device within the ACM. Accordingly, the user of the ACM and the console would need to have the user password in order to access the ACM. In the present aspect, the combination of a security program and user password can provide the user a wide variety of security functions as follows:</p>
    <p num="p-0238">1) Auto-lock capability when ACM is inserted into CMB;</p>
    <p num="p-0239">2) Access privilege of program and data;</p>
    <p num="p-0240">3) Password matching for ACM removal; and</p>
    <p num="p-0241">4) Automatic HDD lock out if tempering is detected.</p>
    <p num="p-0242">In still a further embodiment, the present invention also includes a method for reading a permanent password or user identification code to identify the computer module. In one embodiment, the permanent password or user code is stored in a flash memory device. Alternatively, the permanent password or user code is stored in the central processing unit. The password or user code can be placed in the device upon manufacture of such device. Alternatively, the password or user code can be placed in the device by a one time programming techniques using, for example, fuses or the like. The present password or user code provides a permanent “finger print” on the device, which is generally hardware. The permanent finger print can be used for identification purposes for allowing the user of the hardware to access the hardware itself, as well as other systems. These other systems include local and wide area networks. Alternatively, the systems can also include one or more servers. The present method allows a third party confirm the user by way of the permanent password or user code. The present password and user identification can be quite important for electronic commerce applications and the like, which verify the user code or password. In one or more embodiments, the permanent password or user code can be combined with the password on flash memory for the security program.</p>
    <p num="p-0243">The above embodiments are described generally in terms of hardware and software. It will be recognized, however, that the functionality of the hardware can be further combined or even separated. The functionality of the software can also be further combined or even separated. Hardware can be replaced, at times, with software. Software can be replaced, at times, with hardware. Accordingly, the present embodiments should not be construed as limiting the scope of the claims here. One of ordinary skill in the art would recognize other variations, modifications, and alternatives.</p>
    <p num="p-0244">While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the present invention which is defined by the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US3996585">US3996585</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 1976</td><td class="patent-data-table-td patent-date-value">Dec 7, 1976</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Video generator circuit for a dynamic digital television display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4141068">US4141068</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 1977</td><td class="patent-data-table-td patent-date-value">Feb 20, 1979</td><td class="patent-data-table-td ">Xerox Corporation</td><td class="patent-data-table-td ">Auxiliary ROM memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4228496">US4228496</a></td><td class="patent-data-table-td patent-date-value">Sep 7, 1976</td><td class="patent-data-table-td patent-date-value">Oct 14, 1980</td><td class="patent-data-table-td ">Tandem Computers Incorporated</td><td class="patent-data-table-td ">Multiprocessor system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4453215">US4453215</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 1981</td><td class="patent-data-table-td patent-date-value">Jun 5, 1984</td><td class="patent-data-table-td ">Stratus Computer, Inc.</td><td class="patent-data-table-td ">Central processing apparatus for fault-tolerant computing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4623964">US4623964</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 1982</td><td class="patent-data-table-td patent-date-value">Nov 18, 1986</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Homogeneous hierarchial computer business system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4670837">US4670837</a></td><td class="patent-data-table-td patent-date-value">Jun 25, 1984</td><td class="patent-data-table-td patent-date-value">Jun 2, 1987</td><td class="patent-data-table-td ">American Telephone And Telegraph Company</td><td class="patent-data-table-td ">Electrical system having variable-frequency clock</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4680674">US4680674</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 1984</td><td class="patent-data-table-td patent-date-value">Jul 14, 1987</td><td class="patent-data-table-td ">Moore Fergus E</td><td class="patent-data-table-td ">Modular computer system with integral electronic bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4700362">US4700362</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 1984</td><td class="patent-data-table-td patent-date-value">Oct 13, 1987</td><td class="patent-data-table-td ">Dolby Laboratories Licensing Corporation</td><td class="patent-data-table-td ">A-D encoder and D-A decoder system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4760276">US4760276</a></td><td class="patent-data-table-td patent-date-value">Nov 9, 1987</td><td class="patent-data-table-td patent-date-value">Jul 26, 1988</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Power supply system, for segmented loads, having phantom redundancy</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4769764">US4769764</a></td><td class="patent-data-table-td patent-date-value">Aug 11, 1986</td><td class="patent-data-table-td patent-date-value">Sep 6, 1988</td><td class="patent-data-table-td ">Isaac Levanon</td><td class="patent-data-table-td ">Modular computer system with portable travel unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4791524">US4791524</a></td><td class="patent-data-table-td patent-date-value">Nov 18, 1987</td><td class="patent-data-table-td patent-date-value">Dec 13, 1988</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Electrostatic discharge protection for electronic packages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4799258">US4799258</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 1985</td><td class="patent-data-table-td patent-date-value">Jan 17, 1989</td><td class="patent-data-table-td ">National Research Development Corporation</td><td class="patent-data-table-td ">Apparatus and methods for granting access to computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4872091">US4872091</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 1987</td><td class="patent-data-table-td patent-date-value">Oct 3, 1989</td><td class="patent-data-table-td ">Ricoh Company, Ltd.</td><td class="patent-data-table-td ">Memory cartridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4890282">US4890282</a></td><td class="patent-data-table-td patent-date-value">Mar 8, 1988</td><td class="patent-data-table-td patent-date-value">Dec 26, 1989</td><td class="patent-data-table-td ">Network Equipment Technologies, Inc.</td><td class="patent-data-table-td ">Mixed mode compression for data transmission</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4918572">US4918572</a></td><td class="patent-data-table-td patent-date-value">Dec 27, 1988</td><td class="patent-data-table-td patent-date-value">Apr 17, 1990</td><td class="patent-data-table-td ">Motorola Computer X, Inc.</td><td class="patent-data-table-td ">Modular electronic package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4939735">US4939735</a></td><td class="patent-data-table-td patent-date-value">Jul 21, 1988</td><td class="patent-data-table-td patent-date-value">Jul 3, 1990</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Information handling system having serial channel to control unit link</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5056141">US5056141</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 1986</td><td class="patent-data-table-td patent-date-value">Oct 8, 1991</td><td class="patent-data-table-td ">Dyke David W</td><td class="patent-data-table-td ">Method and apparatus for the identification of personnel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5086499">US5086499</a></td><td class="patent-data-table-td patent-date-value">May 23, 1989</td><td class="patent-data-table-td patent-date-value">Feb 4, 1992</td><td class="patent-data-table-td ">Aeg Westinghouse Transportation Systems, Inc.</td><td class="patent-data-table-td ">Computer network for real time control with automatic fault identification and by-pass</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5103446">US5103446</a></td><td class="patent-data-table-td patent-date-value">Nov 9, 1990</td><td class="patent-data-table-td patent-date-value">Apr 7, 1992</td><td class="patent-data-table-td ">Moses Computers, Inc.</td><td class="patent-data-table-td ">Local area network adaptive throughput control for instantaneously matching data transfer rates between personal computer nodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5187645">US5187645</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1991</td><td class="patent-data-table-td patent-date-value">Feb 16, 1993</td><td class="patent-data-table-td ">Ergo Computing, Inc.</td><td class="patent-data-table-td ">Portable computer with docking connector for peripheral devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5191581">US5191581</a></td><td class="patent-data-table-td patent-date-value">Dec 7, 1990</td><td class="patent-data-table-td patent-date-value">Mar 2, 1993</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Method and apparatus for providing high performance interconnection between interface circuits coupled to information buses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5251097">US5251097</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 1990</td><td class="patent-data-table-td patent-date-value">Oct 5, 1993</td><td class="patent-data-table-td ">Supercomputer Systems Limited Partnership</td><td class="patent-data-table-td ">Packaging architecture for a highly parallel multiprocessor system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5278509">US5278509</a></td><td class="patent-data-table-td patent-date-value">Feb 3, 1992</td><td class="patent-data-table-td patent-date-value">Jan 11, 1994</td><td class="patent-data-table-td ">At&amp;T Bell Laboratories</td><td class="patent-data-table-td ">Method for monitoring battery discharge by determining the second derivative of battery voltage over time</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5278730">US5278730</a></td><td class="patent-data-table-td patent-date-value">Jul 26, 1993</td><td class="patent-data-table-td patent-date-value">Jan 11, 1994</td><td class="patent-data-table-td ">Cordata, Inc.</td><td class="patent-data-table-td ">Modular notebook computer having a planar array of module bays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5282247">US5282247</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 1992</td><td class="patent-data-table-td patent-date-value">Jan 25, 1994</td><td class="patent-data-table-td ">Maxtor Corporation</td><td class="patent-data-table-td ">Apparatus and method for providing data security in a computer system having removable memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5293487">US5293487</a></td><td class="patent-data-table-td patent-date-value">Dec 27, 1991</td><td class="patent-data-table-td patent-date-value">Mar 8, 1994</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Network adapter with high throughput data transfer circuit to optimize network data transfers, with host receive ring resource monitoring and reporting</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5293497">US5293497</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 1993</td><td class="patent-data-table-td patent-date-value">Mar 8, 1994</td><td class="patent-data-table-td ">Traveling Software, Inc.</td><td class="patent-data-table-td ">Cable for transmitting eight-bit parallel data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5311397">US5311397</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1992</td><td class="patent-data-table-td patent-date-value">May 10, 1994</td><td class="patent-data-table-td ">Logistics Management Inc.</td><td class="patent-data-table-td ">Computer with modules readily replaceable by unskilled personnel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5317477">US5317477</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1992</td><td class="patent-data-table-td patent-date-value">May 31, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High density interconnection assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5319771">US5319771</a></td><td class="patent-data-table-td patent-date-value">Apr 26, 1993</td><td class="patent-data-table-td patent-date-value">Jun 7, 1994</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">CPU clock generator having a low frequency output during I/O operations and a high frequency output during memory operations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5325517">US5325517</a></td><td class="patent-data-table-td patent-date-value">May 17, 1989</td><td class="patent-data-table-td patent-date-value">Jun 28, 1994</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Fault tolerant data processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5331509">US5331509</a></td><td class="patent-data-table-td patent-date-value">Nov 18, 1993</td><td class="patent-data-table-td patent-date-value">Jul 19, 1994</td><td class="patent-data-table-td ">Cordata, Inc.</td><td class="patent-data-table-td ">Modular notebook computer having a planar array of module bays and a pivotally attached flat-panel display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5339408">US5339408</a></td><td class="patent-data-table-td patent-date-value">Dec 30, 1992</td><td class="patent-data-table-td patent-date-value">Aug 16, 1994</td><td class="patent-data-table-td ">Digital Equipment Corporation</td><td class="patent-data-table-td ">Method and apparatus for reducing checking costs in fault tolerant processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5355391">US5355391</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 1992</td><td class="patent-data-table-td patent-date-value">Oct 11, 1994</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">High speed bus system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5428806">US5428806</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 1993</td><td class="patent-data-table-td patent-date-value">Jun 27, 1995</td><td class="patent-data-table-td ">Pocrass; Alan L.</td><td class="patent-data-table-td ">Computer networking system including central chassis with processor and input/output modules, remote transceivers, and communication links between the transceivers and input/output modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5430607">US5430607</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 1992</td><td class="patent-data-table-td patent-date-value">Jul 4, 1995</td><td class="patent-data-table-td ">North Atlantic Industries, Inc.</td><td class="patent-data-table-td ">Rugged modular portable computer including modules hinged along an edge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5432939">US5432939</a></td><td class="patent-data-table-td patent-date-value">May 27, 1992</td><td class="patent-data-table-td patent-date-value">Jul 11, 1995</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Trusted personal computer system with management control over initial program loading</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5436857">US5436857</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 1993</td><td class="patent-data-table-td patent-date-value">Jul 25, 1995</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Personal computer module system and method of using</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5436902">US5436902</a></td><td class="patent-data-table-td patent-date-value">Apr 5, 1994</td><td class="patent-data-table-td patent-date-value">Jul 25, 1995</td><td class="patent-data-table-td ">First Pacific Networks</td><td class="patent-data-table-td ">Ethernet extender</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5463742">US5463742</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 1993</td><td class="patent-data-table-td patent-date-value">Oct 31, 1995</td><td class="patent-data-table-td ">Hitachi Computer Products (America), Inc.</td><td class="patent-data-table-td ">Personal processor module and docking station for use therewith</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5519843">US5519843</a></td><td class="patent-data-table-td patent-date-value">Mar 15, 1993</td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td ">M-Systems</td><td class="patent-data-table-td ">Flash memory system providing both BIOS and user storage capability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5533125">US5533125</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 1995</td><td class="patent-data-table-td patent-date-value">Jul 2, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Removable computer security device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5537544">US5537544</a></td><td class="patent-data-table-td patent-date-value">Aug 16, 1993</td><td class="patent-data-table-td patent-date-value">Jul 16, 1996</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Portable computer system having password control means for holding one or more passwords such that the passwords are unreadable by direct access from a main processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5539616">US5539616</a></td><td class="patent-data-table-td patent-date-value">Nov 29, 1993</td><td class="patent-data-table-td patent-date-value">Jul 23, 1996</td><td class="patent-data-table-td ">Elonex Technologies, Inc.</td><td class="patent-data-table-td ">Modular portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5546463">US5546463</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 1994</td><td class="patent-data-table-td patent-date-value">Aug 13, 1996</td><td class="patent-data-table-td ">Information Resource Engineering, Inc.</td><td class="patent-data-table-td ">Pocket encrypting and authenticating communications device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5550710">US5550710</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 1994</td><td class="patent-data-table-td patent-date-value">Aug 27, 1996</td><td class="patent-data-table-td ">Hitachi Computer Products (America), Inc.</td><td class="patent-data-table-td ">Computer system module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5550861">US5550861</a></td><td class="patent-data-table-td patent-date-value">Oct 28, 1994</td><td class="patent-data-table-td patent-date-value">Aug 27, 1996</td><td class="patent-data-table-td ">Novalink Technologies, Inc.</td><td class="patent-data-table-td ">Modular PCMCIA modem and pager</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5552776">US5552776</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 1994</td><td class="patent-data-table-td patent-date-value">Sep 3, 1996</td><td class="patent-data-table-td ">Z-Microsystems</td><td class="patent-data-table-td ">Enhanced security system for computing devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5572441">US5572441</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 1994</td><td class="patent-data-table-td patent-date-value">Nov 5, 1996</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">Data connector for portable devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5577205">US5577205</a></td><td class="patent-data-table-td patent-date-value">Apr 21, 1995</td><td class="patent-data-table-td patent-date-value">Nov 19, 1996</td><td class="patent-data-table-td ">Ht Research, Inc.</td><td class="patent-data-table-td ">Chassis for a multiple computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5578940">US5578940</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 1995</td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Modular bus with single or double parallel termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5588850">US5588850</a></td><td class="patent-data-table-td patent-date-value">Aug 8, 1995</td><td class="patent-data-table-td patent-date-value">Dec 31, 1996</td><td class="patent-data-table-td ">Tongrand Limited</td><td class="patent-data-table-td ">Grounding means for memory card connector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5590377">US5590377</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Dec 31, 1996</td><td class="patent-data-table-td ">Ast Research, Inc.</td><td class="patent-data-table-td ">Automatic control of distributed DMAs in a PCI bus system supporting dual ISA buses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5600800">US5600800</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 1994</td><td class="patent-data-table-td patent-date-value">Feb 4, 1997</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Personal computer system having a docking bay and a hand-held portable computer adapted to dock in the docking bay by a full-service parallel bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5603044">US5603044</a></td><td class="patent-data-table-td patent-date-value">Feb 8, 1995</td><td class="patent-data-table-td patent-date-value">Feb 11, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Interconnection network for a multi-nodal data processing system which exhibits incremental scalability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5606717">US5606717</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 1992</td><td class="patent-data-table-td patent-date-value">Feb 25, 1997</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Memory circuitry having bus interface for receiving information in packets and access time registers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5608608">US5608608</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 1996</td><td class="patent-data-table-td patent-date-value">Mar 4, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Cartridge-based design for portable and fixed computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5623637">US5623637</a></td><td class="patent-data-table-td patent-date-value">May 17, 1996</td><td class="patent-data-table-td patent-date-value">Apr 22, 1997</td><td class="patent-data-table-td ">Telequip Corporation</td><td class="patent-data-table-td ">Encrypted data storage card including smartcard integrated circuit for storing an access password and encryption keys</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5630057">US5630057</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 1996</td><td class="patent-data-table-td patent-date-value">May 13, 1997</td><td class="patent-data-table-td ">Progressive Technology Inc.</td><td class="patent-data-table-td ">Secure architecture and apparatus using an independent computer cartridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5638521">US5638521</a></td><td class="patent-data-table-td patent-date-value">Feb 5, 1996</td><td class="patent-data-table-td patent-date-value">Jun 10, 1997</td><td class="patent-data-table-td ">Leunig Gmbh</td><td class="patent-data-table-td ">Apparatus using a parallel interface for data transfer between a plurality of computers, as well as for transfer of data from computers to shared peripheral devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5640302">US5640302</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 1996</td><td class="patent-data-table-td patent-date-value">Jun 17, 1997</td><td class="patent-data-table-td ">Elonex Ip Holdings</td><td class="patent-data-table-td ">Modular portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5648762">US5648762</a></td><td class="patent-data-table-td patent-date-value">Feb 1, 1995</td><td class="patent-data-table-td patent-date-value">Jul 15, 1997</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Built-in electronic apparatus and device-detaching method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5659773">US5659773</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 1990</td><td class="patent-data-table-td patent-date-value">Aug 19, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Personal computer with input/output subsystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5663661">US5663661</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 1996</td><td class="patent-data-table-td patent-date-value">Sep 2, 1997</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">Modular bus with single or double parallel termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5673172">US5673172</a></td><td class="patent-data-table-td patent-date-value">Jan 5, 1996</td><td class="patent-data-table-td patent-date-value">Sep 30, 1997</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Apparatus for electromagnetic interference and electrostatic discharge shielding of hot plug-connected hard disk drives</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5673174">US5673174</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 1995</td><td class="patent-data-table-td patent-date-value">Sep 30, 1997</td><td class="patent-data-table-td ">Nexar Technologies, Inc.</td><td class="patent-data-table-td ">Computer having means for external replacement of circuit boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5680126">US5680126</a></td><td class="patent-data-table-td patent-date-value">Aug 23, 1994</td><td class="patent-data-table-td patent-date-value">Oct 21, 1997</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Modular portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5680536">US5680536</a></td><td class="patent-data-table-td patent-date-value">Nov 29, 1995</td><td class="patent-data-table-td patent-date-value">Oct 21, 1997</td><td class="patent-data-table-td ">Tyuluman; Samuel A.</td><td class="patent-data-table-td ">Dual motherboard computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5689654">US5689654</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 1994</td><td class="patent-data-table-td patent-date-value">Nov 18, 1997</td><td class="patent-data-table-td ">Elonex F.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Digital assistant system including a host computer with a docking bay for the digital assistant wherein a heat sink is moved into contact with a docked digital assistant for cooling the digital assistant</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5708840">US5708840</a></td><td class="patent-data-table-td patent-date-value">Mar 4, 1996</td><td class="patent-data-table-td patent-date-value">Jan 13, 1998</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Scanning and image capturing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5721837">US5721837</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 1996</td><td class="patent-data-table-td patent-date-value">Feb 24, 1998</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">Micro-personal digital assistant including a temperature managed CPU</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5721842">US5721842</a></td><td class="patent-data-table-td patent-date-value">Aug 25, 1995</td><td class="patent-data-table-td patent-date-value">Feb 24, 1998</td><td class="patent-data-table-td ">Apex Pc Solutions, Inc.</td><td class="patent-data-table-td ">Interconnection system for viewing and controlling remotely connected computers with on-screen video overlay for controlling of the interconnection switch</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5724591">US5724591</a></td><td class="patent-data-table-td patent-date-value">Jan 26, 1996</td><td class="patent-data-table-td patent-date-value">Mar 3, 1998</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Multiprocessor system with reduced power mode and improved variation of power demand</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5737194">US5737194</a></td><td class="patent-data-table-td patent-date-value">Jul 29, 1996</td><td class="patent-data-table-td patent-date-value">Apr 7, 1998</td><td class="patent-data-table-td ">Cray Research, Inc.</td><td class="patent-data-table-td ">Input/output module assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5737524">US5737524</a></td><td class="patent-data-table-td patent-date-value">May 22, 1995</td><td class="patent-data-table-td patent-date-value">Apr 7, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Add-in board with programmable configuration registers for use in PCI bus computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5745733">US5745733</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 1995</td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Computer system including a portable portion and a stationary portion providing both uni-processing and multiprocessing capabilities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5751711">US5751711</a></td><td class="patent-data-table-td patent-date-value">Mar 26, 1996</td><td class="patent-data-table-td patent-date-value">May 12, 1998</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Digital information processing device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5752080">US5752080</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 1994</td><td class="patent-data-table-td patent-date-value">May 12, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Cable terminal unit using bit set for selectively enabling a plurality of hardware functions with some functions having a plurality of selectively enabled hardware functions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5764924">US5764924</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 1995</td><td class="patent-data-table-td patent-date-value">Jun 9, 1998</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Method and apparatus for extending a local PCI bus to a remote I/O backplane</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5774703">US5774703</a></td><td class="patent-data-table-td patent-date-value">Jan 5, 1996</td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Data processing system having a register controllable speed</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5774704">US5774704</a></td><td class="patent-data-table-td patent-date-value">Jul 29, 1996</td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td ">Silicon Graphics, Inc.</td><td class="patent-data-table-td ">In a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5795228">US5795228</a></td><td class="patent-data-table-td patent-date-value">Jul 3, 1996</td><td class="patent-data-table-td patent-date-value">Aug 18, 1998</td><td class="patent-data-table-td ">Ridefilm Corporation</td><td class="patent-data-table-td ">Interactive computer-based entertainment system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5802391">US5802391</a></td><td class="patent-data-table-td patent-date-value">Oct 4, 1995</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Ht Research, Inc.</td><td class="patent-data-table-td ">Direct-access team/workgroup server shared by team/workgrouped computers without using a network operating system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5805903">US5805903</a></td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td patent-date-value">Sep 8, 1998</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Protection of computer system against incorrect card insertion during start-up</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5809262">US5809262</a></td><td class="patent-data-table-td patent-date-value">Aug 30, 1996</td><td class="patent-data-table-td patent-date-value">Sep 15, 1998</td><td class="patent-data-table-td ">Dell U.S.A., L.P.</td><td class="patent-data-table-td ">Commonly housed multiple processor type computing system and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5809538">US5809538</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 1996</td><td class="patent-data-table-td patent-date-value">Sep 15, 1998</td><td class="patent-data-table-td ">General Instrument Corporation</td><td class="patent-data-table-td ">DRAM arbiter for video decoder</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5815681">US5815681</a></td><td class="patent-data-table-td patent-date-value">May 21, 1996</td><td class="patent-data-table-td patent-date-value">Sep 29, 1998</td><td class="patent-data-table-td ">Elonex Plc Ltd.</td><td class="patent-data-table-td ">Integrated network switching hub and bus structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5819050">US5819050</a></td><td class="patent-data-table-td patent-date-value">Feb 29, 1996</td><td class="patent-data-table-td patent-date-value">Oct 6, 1998</td><td class="patent-data-table-td ">The Foxboro Company</td><td class="patent-data-table-td ">Automatically configurable multi-purpose distributed control processor card for an industrial control system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5826048">US5826048</a></td><td class="patent-data-table-td patent-date-value">Jan 31, 1997</td><td class="patent-data-table-td patent-date-value">Oct 20, 1998</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">PCI bus with reduced number of signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5838932">US5838932</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1997</td><td class="patent-data-table-td patent-date-value">Nov 17, 1998</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Transparent PCI to PCI bridge with dynamic memory and I/O map programming</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5848249">US5848249</a></td><td class="patent-data-table-td patent-date-value">Jul 11, 1997</td><td class="patent-data-table-td patent-date-value">Dec 8, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for enabling intelligent I/O subsystems using PCI I/O devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5859669">US5859669</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td patent-date-value">Jan 12, 1999</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">System for encoding an image control signal onto a pixel clock signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5862350">US5862350</a></td><td class="patent-data-table-td patent-date-value">Jan 3, 1997</td><td class="patent-data-table-td patent-date-value">Jan 19, 1999</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and mechanism for maintaining integrity within SCSI bus with hot insertion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5862381">US5862381</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td patent-date-value">Jan 19, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Visualization tool for graphically displaying trace data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5878211">US5878211</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 1996</td><td class="patent-data-table-td patent-date-value">Mar 2, 1999</td><td class="patent-data-table-td ">N C R Corporation</td><td class="patent-data-table-td ">Multi-functional retail terminal and associated method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5884049">US5884049</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 1996</td><td class="patent-data-table-td patent-date-value">Mar 16, 1999</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Increased processor performance comparable to a desktop computer from a docked portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5884053">US5884053</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 1997</td><td class="patent-data-table-td patent-date-value">Mar 16, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Connector for higher performance PCI with differential signaling</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5907566">US5907566</a></td><td class="patent-data-table-td patent-date-value">May 29, 1997</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">3Com Corporation</td><td class="patent-data-table-td ">Continuous byte-stream encoder/decoder using frequency increase and cyclic redundancy check</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5930110">US5930110</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 1997</td><td class="patent-data-table-td patent-date-value">Jul 27, 1999</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Computer system having detachable expansion unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7676624">US7676624</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 18, 2008</td><td class="patent-data-table-td patent-date-value">Mar 9, 2010</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Multiple module computer system and method including differential signal channel comprising undirectional serial bit channels</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7818487">US7818487</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 11, 2009</td><td class="patent-data-table-td patent-date-value">Oct 19, 2010</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Multiple module computer system and method using differential signal channel including unidirectional, serial bit channels</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Defendants%27+Amended+Invalidity+Contentions%2C"'>Defendants' Amended Invalidity Contentions,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 18 pages.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Defendants%27+Notice+of+Errata+Relating+to+Defendants%27+P.R.+3-3+Invalidity+Contentions%2C"'>Defendants' Notice of Errata Relating to Defendants' P.R. 3-3 Invalidity Contentions,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 14 pages.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Exhibit+5%E2%80%94Disclosure+of+Asserted+Claims+and+Infringement+Contentions"'>Exhibit 5—Disclosure of Asserted Claims and Infringement Contentions</a>", submitted by the Plaintiff in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED, 14 pages.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Exhibit+a+%28Asserted+Claims%29%2C"'>Exhibit a (Asserted Claims),</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Exhibit+B%E2%80%94Table+1%2C"'>Exhibit B—Table 1,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 75 pages.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Exhibit+C%2C"'>Exhibit C,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Exhibit+D%2C"'>Exhibit D,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 106 pages.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Exhibit+E%2C"'>Exhibit E,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 2 pages.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Family+of+VME+Technology+Specifications%2C"'>Family of VME Technology Specifications,</a>" [online], date unknown, [retrieved on Dec. 29, 2010], Retrieved from the Internet: &lt;URL: http://www.vita.com/specifications.html&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Features+Chart"'>Features Chart</a>", (Feb. 1, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b072a.html&gt;&gt;, (downloaded from web on Jun. 23, 2004), 3 pgs.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="IEEE+Std+1355-1995+Standard+for+Heterogeneous+InterConnect+%28HIC%29%2C"'>IEEE Std 1355-1995 Standard for Heterogeneous InterConnect (HIC),</a>" Open Micro-processor systems Initiative (OMI), [online], Oct. 30, 1998, [retrieved on Aug. 6, 2010], Retrieved from the Internet: &lt;URL: http://grouper.ieee.org/groups/1355/index.html&gt;, 6 pages.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+ChatCom%2C"'>Invalidity Chart for Base Reference ChatCom,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 52 pages.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Compaq+ProLiant+Cluster%2C"'>Invalidity Chart for Base Reference Compaq ProLiant Cluster,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 81 pages.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Cubix+BC%2FDensity%2C"'>Invalidity Chart for Base Reference Cubix BC/Density,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 64 pages.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Ergo+Moby+Brick"'>Invalidity Chart for Base Reference Ergo Moby Brick</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Eversys+8000+System%2C"'>Invalidity Chart for Base Reference Eversys 8000 System,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 60 pages.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Eversys+CAPserver%2C"'>Invalidity Chart for Base Reference Eversys CAPserver,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010; 59 pages.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Gallagher+068+and+Gallagher+503%2C"'>Invalidity Chart for Base Reference Gallagher 068 and Gallagher 503,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 108 pages.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Hong+737%2C"'>Invalidity Chart for Base Reference Hong 737,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 77 pages.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+IBM+8260%2C"'>Invalidity Chart for Base Reference IBM 8260,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 53 pages.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+IBM+8265%2C"'>Invalidity Chart for Base Reference IBM 8265,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages.</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Japanese+Patent+Application+Publication+H6-289953+%28Hitachi%29"'>Invalidity Chart for Base Reference Japanese Patent Application Publication H6-289953 (Hitachi)</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages.</td></tr><tr><td class="patent-data-table-td ">23</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Japanese+Patent+Application+Publication+H7-84675+%28Hitachi%29"'>Invalidity Chart for Base Reference Japanese Patent Application Publication H7-84675 (Hitachi)</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages.</td></tr><tr><td class="patent-data-table-td ">24</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+JP6-289956%2C"'>Invalidity Chart for Base Reference JP6-289956,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages.</td></tr><tr><td class="patent-data-table-td ">25</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Network+Engines+P6000+Server%2C"'>Invalidity Chart for Base Reference Network Engines P6000 Server,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 59 pages.</td></tr><tr><td class="patent-data-table-td ">26</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Origin2000%2C"'>Invalidity Chart for Base Reference Origin2000,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages.</td></tr><tr><td class="patent-data-table-td ">27</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+QuantumNet%2C"'>Invalidity Chart for Base Reference QuantumNet,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 49 pages.</td></tr><tr><td class="patent-data-table-td ">28</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Tyuluman+536%2C"'>Invalidity Chart for Base Reference Tyuluman 536,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 76 pages.</td></tr><tr><td class="patent-data-table-td ">29</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+5%2C339%2C408%2C"'>Invalidity Chart for Base Reference U.S. 5,339,408,</a>" submitted by the Defendants in the U.S. District Court for the Eastern. District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 61 pages.</td></tr><tr><td class="patent-data-table-td ">30</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+5%2C436%2C857+%28Nelson%29%2C"'>Invalidity Chart for Base Reference U.S. 5,436,857 (Nelson),</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.</td></tr><tr><td class="patent-data-table-td ">31</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+5%2C608%2C608+%28Flint%29"'>Invalidity Chart for Base Reference U.S. 5,608,608 (Flint)</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.</td></tr><tr><td class="patent-data-table-td ">32</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+5%2C809%2C262%2C"'>Invalidity Chart for Base Reference U.S. 5,809,262,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages.</td></tr><tr><td class="patent-data-table-td ">33</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+5%2C978%2C821+%28Freeny%29"'>Invalidity Chart for Base Reference U.S. 5,978,821 (Freeny)</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.</td></tr><tr><td class="patent-data-table-td ">34</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+5%2C999%2C952+%28Jenkins%29"'>Invalidity Chart for Base Reference U.S. 5,999,952 (Jenkins)</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.</td></tr><tr><td class="patent-data-table-td ">35</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+4%2C453%2C215+%28Reid%29%2C"'>Invalidity Chart for Base Reference U.S. Patent No. 4,453,215 (Reid),</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 56 pages.</td></tr><tr><td class="patent-data-table-td ">36</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+5%2C187%2C645+%28Spalding%29"'>Invalidity Chart for Base Reference U.S. Patent No. 5,187,645 (Spalding)</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.</td></tr><tr><td class="patent-data-table-td ">37</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+5%2C325%2C517+to+Baker+et+al.+%28Appendix+1%2C+Exhibit+15%29%2C"'>Invalidity Chart for Base Reference U.S. Patent No. 5,325,517 to Baker et al. (Appendix 1, Exhibit 15),</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 59 pages.</td></tr><tr><td class="patent-data-table-td ">38</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+5%2C463%2C742+%28Kobayashi%29"'>Invalidity Chart for Base Reference U.S. Patent No. 5,463,742 (Kobayashi)</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 5 pages.</td></tr><tr><td class="patent-data-table-td ">39</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+5%2C577%2C205%2C"'>Invalidity Chart for Base Reference U.S. Patent No. 5,577,205,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 60 pages.</td></tr><tr><td class="patent-data-table-td ">40</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+5%2C802%2C391%2C"'>Invalidity Chart for Base Reference U.S. Patent No. 5,802,391,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 61 pages.</td></tr><tr><td class="patent-data-table-td ">41</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+6%2C564%2C274+%28Heath%29%2C"'>Invalidity Chart for Base Reference U.S. Patent No. 6,564,274 (Heath),</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 57 pages.</td></tr><tr><td class="patent-data-table-td ">42</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+6%2C715%2C100%2C"'>Invalidity Chart for Base Reference U.S. Patent No. 6,715,100,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 64 pages.</td></tr><tr><td class="patent-data-table-td ">43</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+U.S.+Patent+No.+7%2C339%2C786+%28Bottom+et+al.%29%2C"'>Invalidity Chart for Base Reference U.S. Patent No. 7,339,786 (Bottom et al.),</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 57 pages.</td></tr><tr><td class="patent-data-table-td ">44</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+WhiteCross+9800+System%2C"'>Invalidity Chart for Base Reference WhiteCross 9800 System,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages.</td></tr><tr><td class="patent-data-table-td ">45</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Wo+92%2F18924+%28Wallsten%29"'>Invalidity Chart for Base Reference Wo 92/18924 (Wallsten)</a>", submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 6 pages.</td></tr><tr><td class="patent-data-table-td ">46</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Ziatech+Corp.+Ketris+9000+System%2C"'>Invalidity Chart for Base Reference Ziatech Corp. Ketris 9000 System,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 68 pages.</td></tr><tr><td class="patent-data-table-td ">47</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+Reference+Ziatech+STD+32+Star+System%2C"'>Invalidity Chart for Base Reference Ziatech STD 32 Star System,</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 62 pages.</td></tr><tr><td class="patent-data-table-td ">48</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Base+References+RLX+Patents%2C+U.S.+Patent+Nos.+6%2C747%2C878%2C+6%2C411%2C506%2C+6%2C325%2C636%2C+6%2C757%2C748%2C+and+6%2C985%2C967+%28Hipp+et+al.%29%2C"'>Invalidity Chart for Base References RLX Patents, U.S. Patent Nos. 6,747,878, 6,411,506, 6,325,636, 6,757,748, and 6,985,967 (Hipp et al.),</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 58 pages.</td></tr><tr><td class="patent-data-table-td ">49</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Invalidity+Chart+for+Japanese+Patent+Application+H7-64672+%28Toshiba+%27672%29%2C"'>Invalidity Chart for Japanese Patent Application H7-64672 (Toshiba '672),</a>" submitted by the Defendants in the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2010, 55 pages.</td></tr><tr><td class="patent-data-table-td ">50</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Memorandum+Opinion+and+Order+Construing+Claim+Terms+and+Denying+Defendants%27+Motion+for+Partial+Summary+Judgment%2C"'>Memorandum Opinion and Order Construing Claim Terms and Denying Defendants' Motion for Partial Summary Judgment,</a>" Issued by the U.S. District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Aug. 2, 2010, 18 pages.</td></tr><tr><td class="patent-data-table-td ">51</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Memorandum+Opinion+and+Order+Construing+Claim+Terms%2C"'>Memorandum Opinion and Order Construing Claim Terms,</a>" Issued by the U.S. District Court for the Eastern District of Texas, Tyler Division, Case No. 6:09-cv-148-LED, Document 602, Feb. 3, 2011, 12 pgs.</td></tr><tr><td class="patent-data-table-td ">52</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Microsoft+Press+Computer+Dictionary%2C+Third+Edition%2C"'>Microsoft Press Computer Dictionary, Third Edition,</a>" Microsoft Press, 1997, pp. 199 and 332, Kim Fryer ed.</td></tr><tr><td class="patent-data-table-td ">53</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="SQL+Server+and+NT+Cluster+Manager+Availability+Demo%2C"'>SQL Server and NT Cluster Manager Availability Demo,</a>" Microsoft WindowsNT Server, Microsoft Server Programmer Developers Conference, Nov. 4-6, 1996, 15 pages.</td></tr><tr><td class="patent-data-table-td ">54</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="SQL+Server+and+NT+Cluster+Manager+Availability+Demo%2C"'>SQL Server and NT Cluster Manager Availability Demo,</a>"Microsoft Server Programmer Developers Conference, Nov. 1996, 15 pages.</td></tr><tr><td class="patent-data-table-td ">55</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Think+Modular%2C"'>Think Modular,</a>" Jun. 10, 1997, PC Magazine [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at: &lt;URL: wysiwyg://60/http://homezdnet.com/pcmag/issues/1611/pcmg0072.htm&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">56</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Transcript+of+Videotaped+Deposition+of+William+Mangione-Smith%2C"'>Transcript of Videotaped Deposition of William Mangione-Smith,</a>" taken by the Defendants in connection with Case No. 6:09-cv-148-LED in the U.S. District Court for the Eastern District of Texas, Sep. 9, 2010, 192 pages.</td></tr><tr><td class="patent-data-table-td ">57</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">ACCTON, Gigabit Ethernet PCI Adapter (1999) (2 pp) (No. 122.pdf).</td></tr><tr><td class="patent-data-table-td ">58</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Appendix 1-Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">59</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Appendix 1—Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">60</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">61</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">62</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Defendants' Notice of Errata Re Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">63</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Defendants' Notice of Errata Re Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">64</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit B-Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">65</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit B—Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">66</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit C-Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">67</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit C—Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">68</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit D-Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">69</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit D—Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">70</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit E-Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">71</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit E—Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">72</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC-Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit F-Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">73</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Acqis -v- Appro International, USDC—Eastern District of Texas (Tyler Div) Case No. 6:09-cv-148-LED Exhibit F—Defendants' Amended Invalidity Contentions (Mar. 1, 2010).</td></tr><tr><td class="patent-data-table-td ">74</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Advanced Micro Devices, Inc., "<a href='http://scholar.google.com/scholar?q="AMD-K6-III+Processor+Data+Sheet%2C"'>AMD-K6-III Processor Data Sheet,</a>" 21918B/0, Oct. 1999, 326 pages.</td></tr><tr><td class="patent-data-table-td ">75</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Agerwala, T. et al., "<a href='http://scholar.google.com/scholar?q="SP2+System+Architecture"'>SP2 System Architecture</a>", IBM Systems Journal, vol. 34, No 2 (1995).</td></tr><tr><td class="patent-data-table-td ">76</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">AMD-K6-III Processor Data Sheet (1999) (326 pp) (No. 114.pdf).</td></tr><tr><td class="patent-data-table-td ">77</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment filed with Continued Prosecution Application for U.S. Patent No. 6,345,330, filed Jan. 17, 2001, 5 pages.</td></tr><tr><td class="patent-data-table-td ">78</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment for U.S. Patent No. 6,345,330, filed Sep. 12, 2000, 5 pages.</td></tr><tr><td class="patent-data-table-td ">79</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment for U.S. Patent No. 7,818,487, filed May 11, 2010, 15 pages.</td></tr><tr><td class="patent-data-table-td ">80</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment Submitted After Notice of Allowance for U.S. Patent No. 7,818,487, filed Aug. 17, 2010, 14 pages.</td></tr><tr><td class="patent-data-table-td ">81</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment Submitted with RCE for RE 41,076, filed Aug. 4, 2009, 2 pages.</td></tr><tr><td class="patent-data-table-td ">82</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment Submitted with RCE for RE 41,076, filed Dec. 8, 2008, 44 pages.</td></tr><tr><td class="patent-data-table-td ">83</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment Submitted with RCE for RE 41,076, filed Nov. 5, 2007, 19 pages.</td></tr><tr><td class="patent-data-table-td ">84</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment Submitted with RCE for RE 41,294, filed May 27, 2008, 14 pages.</td></tr><tr><td class="patent-data-table-td ">85</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment Submitted with RCE for U.S. Appl. No. 10/963,825, filed Feb. 20, 2009, 24 pages.</td></tr><tr><td class="patent-data-table-td ">86</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment Submitted with RCE for U.S. Appl. No. 10/963,825, filed Jul. 27, 2006, 29 pages.</td></tr><tr><td class="patent-data-table-td ">87</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Amendment Submitted With RCE for U.S. Patent No. 7,099,981, filed Mar. 1, 2006, 23 pages.</td></tr><tr><td class="patent-data-table-td ">88</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Anderson, C.R. et al., "<a href='http://scholar.google.com/scholar?q="IEEE+1355+HS-Links%3A+Present+Status+and+Future+Prospects%2C"'>IEEE 1355 HS-Links: Present Status and Future Prospects,</a>" [online], 1998, [retrieved on Aug. 11, 2010], Retrieved from the Internet: &lt;URL: http://wwvv94.web.cern.ch/HIS/dshs/publications/wotug21/hslink/pdf/hslinkpaPer.pdf&gt;, 14 pages.</td></tr><tr><td class="patent-data-table-td ">89</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Answer to 2nd Amended and Counterclaims by Fujitsu America, Inc., Case 6:09-cv-00148-LED, dated Aug. 10, 2009, 34 pages.</td></tr><tr><td class="patent-data-table-td ">90</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Appellants' Brief for U.S. Appl. No. 10/963,825, filed Jan. 8, 2007, 31 pages.</td></tr><tr><td class="patent-data-table-td ">91</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Applicant Summary of Interview, filed Mar. 24, 2009, 1 page.</td></tr><tr><td class="patent-data-table-td ">92</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bernal, Carlos, product brochure entitled: "<a href='http://scholar.google.com/scholar?q="PowerSMP+Series+4000"'>PowerSMP Series 4000</a>", (Mar. 1998) &lt;&lt;http://www/winnetmag.com/Windows/Article/ArticleID/3095/(3095.html. downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">93</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Berst, "<a href='http://scholar.google.com/scholar?q="Hope+for+the+Modular+PCs+We+all+Really+Want"'>Hope for the Modular PCs We all Really Want</a>" (Dec. 5, 1997).</td></tr><tr><td class="patent-data-table-td ">94</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Berst, J., "<a href='http://scholar.google.com/scholar?q="Hope+for+the+Modular+PCs+We+All+Really+Want%2C"'>Hope for the Modular PCs We All Really Want,</a>" Dec. 5, 1997, Jesse Berst's Anchor Desk [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: &lt;URL: http://wvvw.zdnet.com/anchoedesk/story/story—1504.html&gt;, 3 pages.</td></tr><tr><td class="patent-data-table-td ">95</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Black Box Network Services "<a href='http://scholar.google.com/scholar?q="Welcome+to+the+ServSwitch+Family"'>Welcome to the ServSwitch Family</a>" (Jul. 1998) (52 pp) (No. 115.pdf).</td></tr><tr><td class="patent-data-table-td ">96</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Boyd-Merritt, "<a href='http://scholar.google.com/scholar?q="Upgradable-PC+Effort+Takes+Divergent+Paths"'>Upgradable-PC Effort Takes Divergent Paths</a>" (EE Times 1997) http://techweb.cmp/com/eet/news/97/949news/effort.html.</td></tr><tr><td class="patent-data-table-td ">97</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Boyd-Merritt, R., "<a href='http://scholar.google.com/scholar?q="Upgradable-PC+Effort+Takes+Divergent+Paths%2C"'>Upgradable-PC Effort Takes Divergent Paths,</a>" EE Times—Headline News [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at : &lt;URL: http://techweb.cmp.com/eet/news/97/949news/effort.html&gt;, 3 pages.</td></tr><tr><td class="patent-data-table-td ">98</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Burrow, M., WhiteCross Data Exploration, "<a href='http://scholar.google.com/scholar?q="A+Technical+Overview+of+the+WXDES%2F9800%2C"'>A Technical Overview of the WXDES/9800,</a>" Mar. 2, 1999, Revision 2.00, White Cross Systems Limited, pp. 1-90.</td></tr><tr><td class="patent-data-table-td ">99</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Burrow, Whitecross Data Exploration: A Technical Overview of the WXDES/98000 (Apr. 1999) (222 pp) (No. 26i.pdf).</td></tr><tr><td class="patent-data-table-td ">100</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Burrow, Whitecross Data Exploration: A Technical Overview of the WXDES/98000 (Mar. 1999 Rev. 2.00) (90 pp) (No. 26f.pdf).</td></tr><tr><td class="patent-data-table-td ">101</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">CETIA Brochure "<a href='http://scholar.google.com/scholar?q="CETIA+Powerengine+CVME+603e"'>CETIA Powerengine CVME 603e</a>" pp. 1-6 downloaded from the internet @ http://www.cetia.com/Products—Addons/wp-47-01.pdf. on Feb. 15, 2006.</td></tr><tr><td class="patent-data-table-td ">102</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chapter 7: Designing a Data Protection Plan, (undated), pp. 170-171.</td></tr><tr><td class="patent-data-table-td ">103</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chapter 7: Maintaining the NetWare Server, "<a href='http://scholar.google.com/scholar?q="Supervising+the+Network%2C"'>Supervising the Network,</a>" (undated), pp. 514-517.</td></tr><tr><td class="patent-data-table-td ">104</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, "<a href='http://scholar.google.com/scholar?q="Final+Judgement"'>Final Judgement</a>", issued by the US District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Mar. 1, 2011, 1 pg.</td></tr><tr><td class="patent-data-table-td ">105</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, "<a href='http://scholar.google.com/scholar?q="Jury+Verdict+Form"'>Jury Verdict Form</a>", Executed by Jury in the US District Court for the Eastern District of Texas, Case No. 6:09-cv-148-LED on Feb. 23, 2011, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">106</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, "<a href='http://scholar.google.com/scholar?q="Supplemental+Comments+by+Third+Party+Requestor+Pursuant+to+37+CFR+1.94%2C+7Exhibit+BB-2%3A+Claim+Charts+with+Respect+to+Chatcom"'>Supplemental Comments by Third Party Requestor Pursuant to 37 CFR 1.94, 7Exhibit BB-2: Claim Charts with Respect to Chatcom</a>", May 12, 2011, 94 pgs.</td></tr><tr><td class="patent-data-table-td ">107</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, "<a href='http://scholar.google.com/scholar?q="Supplemental+Comments+by+Third+Party+Requestor+Pursuant+to+37+Cfr+1.947%2C+Exhibit+AA-2%3A+Claim+Charts+with+Respect+to+QuantumNet"'>Supplemental Comments by Third Party Requestor Pursuant to 37 Cfr 1.947, Exhibit AA-2: Claim Charts with Respect to QuantumNet</a>", May 12, 2011, 120 pgs.</td></tr><tr><td class="patent-data-table-td ">108</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, "<a href='http://scholar.google.com/scholar?q="Supplemental+Comments+by+Third+Party+Requestor+Pursuant+to+37+CFR+1.947%2C+Exhibit+CC-2%3A+Claim+Charts+with+Respect+to+Eversys"'>Supplemental Comments by Third Party Requestor Pursuant to 37 CFR 1.947, Exhibit CC-2: Claim Charts with Respect to Eversys</a>", May 12, 2011, 165 pgs.</td></tr><tr><td class="patent-data-table-td ">109</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, "<a href='http://scholar.google.com/scholar?q="Supplemental+Comments+by+Third+Party+Requestor+Pursuant+to+37+CFR+1.947%2C+Exhibit+DD-2%3A+Claim+Charts+with+Respect+to+Origin2000+Manual"'>Supplemental Comments by Third Party Requestor Pursuant to 37 CFR 1.947, Exhibit DD-2: Claim Charts with Respect to Origin2000 Manual</a>", May 12, 2011, 108 pgs.</td></tr><tr><td class="patent-data-table-td ">110</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexam of Usp 6,718,415, Reexam Control No. 95/001,276, "<a href='http://scholar.google.com/scholar?q="Supplemental+Comments+by+Third+Party+Requestor+Pursuant+to+37+Cfr+1.947%2C+Exhibit+EE-2%3A+Claim+Charts+with+Respect+to+Gallagher"'>Supplemental Comments by Third Party Requestor Pursuant to 37 Cfr 1.947, Exhibit EE-2: Claim Charts with Respect to Gallagher</a>", May 12, 2011, 91 pgs.</td></tr><tr><td class="patent-data-table-td ">111</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexam of USP 6,718,415, Reexam Control No. 95/001,276, "<a href='http://scholar.google.com/scholar?q="Supplemental+Comments+by+Third+Party+Requestor+Pursuant+to+37+CFR+1.947"'>Supplemental Comments by Third Party Requestor Pursuant to 37 CFR 1.947</a>", May 12, 2011, 45 pgs.</td></tr><tr><td class="patent-data-table-td ">112</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit AA, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, 60 pages.</td></tr><tr><td class="patent-data-table-td ">113</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit B, US Patent No. 6,718,415 File History, 159 pages.</td></tr><tr><td class="patent-data-table-td ">114</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit BB, Claim Charts with respect to Chatcom for Anticipation and Obviousness, 51 pages.</td></tr><tr><td class="patent-data-table-td ">115</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit C, Patent Owner's Asserted Claim Construction against Hewlett-Packard Company, 15 pages.</td></tr><tr><td class="patent-data-table-td ">116</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit CC, Claim Charts with respect to Eversys for Anticipation and Obviousness, 51 pages.</td></tr><tr><td class="patent-data-table-td ">117</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit D, Patent Owner's Asserted Claim Construction against International Business Machines Corporation, 11 pages.</td></tr><tr><td class="patent-data-table-td ">118</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit DD, Claim Chart with respect to the Origin2000 Manual for Obviousness, 36 pages.</td></tr><tr><td class="patent-data-table-td ">119</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit E, QuantumNet.com [Oct. 11, 1997], [online], [retrieved on Nov. 16, 2009] Retrieved from the Internet Archive (archive.org) using Internet, 16 pages.</td></tr><tr><td class="patent-data-table-td ">120</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit EE, Claim Chart with respect to Gallagher for Anticipation and Obviousness, 59 pages.</td></tr><tr><td class="patent-data-table-td ">121</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit F, jlChatCom.com {Jan. 4, 1997], [online], [retrieved on Dec. 2, 2009] Retrieved from the Internet Archive (archive.org) using Internet, 15 pages.</td></tr><tr><td class="patent-data-table-td ">122</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit G, Eversys.com [Nov. 4, 1996], [online], [retrieved on Nov. 16, 2009] Retrieved from the Internet Archive (archive.org) using Internet, 17 pages.</td></tr><tr><td class="patent-data-table-td ">123</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit H, Origin2000 Rackmount Owner's Guide [Jun. 15, 1998], [online], [retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics, Inc. using Internet , 149 pages.</td></tr><tr><td class="patent-data-table-td ">124</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit H, Origin2000 Rackmount Owner's Guide [Jun. 15, 1998], [online], [retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics, Inc. using Internet &lt;URL:http://techpubs.sgi.com/library/manuals/3000/007-3415-003/pdf/007-3415-003.pdf&gt;, 149 pages.</td></tr><tr><td class="patent-data-table-td ">125</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit K, Novell Netware 4.11 documentation [1996], [online], [retreived on Nov. 16, 2009] Retreived from Novell Inc. using Internet ,URL:http://www.novell.com/documentation/nw4/docui/&gt;, 14 pages.</td></tr><tr><td class="patent-data-table-td ">126</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit L, Origin and Onyx2 Theory of Operations Manual [Jun. 15, 1998], [online], [retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics, Inc. using Internet , 127 pages.</td></tr><tr><td class="patent-data-table-td ">127</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit L, Origin and Onyx2 Theory of Operations Manual [Jun. 15, 1998], [online], [retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics, Inc. using Internet &lt;URL:http://techpubs.sgi.com/library/manuals/3000/007-3439-002/pdf/007-3439-002.pdf&gt;, 127 pages.</td></tr><tr><td class="patent-data-table-td ">128</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit M (Part 1), IRIS Failsafe Administrator's Guide {Apr. 6, 1997], [online], [Retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics Inc. using Internet , 115 pages.</td></tr><tr><td class="patent-data-table-td ">129</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit M (Part 1), IRIS Failsafe Administrator's Guide {Apr. 6, 1997], [online], [Retrieved on Nov. 16, 2009] Retrieved from Silicon Graphics Inc. using Internet &lt;URL:http://techpubs.sgi.com/librarymanuals/3000/007-3109-003/pdf/007-3109-003.pdf&gt;, 115 pages.</td></tr><tr><td class="patent-data-table-td ">130</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit M (Part 2), IRIS Failsafe Administrator's Guide {Apr. 6, 1997], [online], [retrieved on Nov. 16, 20096] Retrieved from Silicon Graphics Inc. using Internet , 101 pages.</td></tr><tr><td class="patent-data-table-td ">131</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit M (Part 2), IRIS Failsafe Administrator's Guide {Apr. 6, 1997], [online], [retrieved on Nov. 16, 20096] Retrieved from Silicon Graphics Inc. using Internet &lt;URL:http://techpubs.sgi.com/librarymanuals/3000/007-3109-003/pdf/007-3109-003.pdf&gt;, 101 pages.</td></tr><tr><td class="patent-data-table-td ">132</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit N, CAPserver Product Guide, 1995, pp. 1-16, 19 pages.</td></tr><tr><td class="patent-data-table-td ">133</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Exhibit O, Declaration Under 37 CFR 1.132 of Vincent P. Conroy, Nov. 24, 2009, 3 pages.</td></tr><tr><td class="patent-data-table-td ">134</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chu, Inter Partes Reexamination of US Patent No. 6,718,415, Application/Control No. 95/001,276 filed Dec. 2, 2009, Request for Inter Partes Reexamination, 44 pages.</td></tr><tr><td class="patent-data-table-td ">135</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cisco AS5800 Universal Access Server Dial Shelf Controller Card Installation &amp; Replacement (1997/1999) (28 pp) (No. 116.pdf).</td></tr><tr><td class="patent-data-table-td ">136</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, Compaq ActiveAnswers Installation Guide, Installation and Configuration Guide for Linux and Apache Web Server on Compaq Prosignia and ProLiant Servers, May 1999, pp. 1-40.</td></tr><tr><td class="patent-data-table-td ">137</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, Compaq Performance Brief, ProLiant 1600 ServerBench Performance Summary, Aug. 1998, pp. 1-7.</td></tr><tr><td class="patent-data-table-td ">138</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, Compaq White Paper, "<a href='http://scholar.google.com/scholar?q="Accelerating+Financial+Spreadsheet+Simulations+with+Workstation+Clusters%2C"'>Accelerating Financial Spreadsheet Simulations with Workstation Clusters,</a>" Oct. 1998, pp. 1-14.</td></tr><tr><td class="patent-data-table-td ">139</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, Compaq White Paper, "<a href='http://scholar.google.com/scholar?q="Microsoft+Internet+Information+Server+4.0+on+the+Compaq+ProLiant+6500%2C"'>Microsoft Internet Information Server 4.0 on the Compaq ProLiant 6500,</a>" Aug. 1998, pp. 1-14.</td></tr><tr><td class="patent-data-table-td ">140</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, Compaq White Paper, "<a href='http://scholar.google.com/scholar?q="ServerNet%E2%80%94A+High+Bandwith%2C+Low+Latency+Cluster+Interconnection%2C"'>ServerNet—A High Bandwith, Low Latency Cluster Interconnection,</a>" Sep. 1998, pp. 1-9.</td></tr><tr><td class="patent-data-table-td ">141</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, et al., "<a href='http://scholar.google.com/scholar?q="Universal+Serial+Bus+Specification%2C"'>Universal Serial Bus Specification,</a>" Apr. 27, 2000, Revision 2.0, 650 pages.</td></tr><tr><td class="patent-data-table-td ">142</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, et al., "<a href='http://scholar.google.com/scholar?q="Universal+Serial+Bus+Specification%2C"'>Universal Serial Bus Specification,</a>" Sep. 23, 1998, Revision 1.1, 327 pages.</td></tr><tr><td class="patent-data-table-td ">143</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, ProLiant 6500-PDC/O1000 C/S with 4 ProLiant 1850R, TPC-C Rev. 3.4, Report Date: Dec. 22, 1998, pp. 1-3.</td></tr><tr><td class="patent-data-table-td ">144</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, QuickSpecs, Compaq Pro Liant Cluster Series F Model 100, (undated), pp. 8-36 to 8-37.</td></tr><tr><td class="patent-data-table-td ">145</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation, White Paper, "<a href='http://scholar.google.com/scholar?q="Order+and+Configuration+Guide+for+Compaq+ProLiant+Cluster+Series+F+Model+100%2C"'>Order and Configuration Guide for Compaq ProLiant Cluster Series F Model 100,</a>" Sep. 1998, pp. 1-8.</td></tr><tr><td class="patent-data-table-td ">146</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Complaint for Patent Infringement, Case 6:09-cv-00148, filed Apr. 2, 2009.</td></tr><tr><td class="patent-data-table-td ">147</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Concepts, Disk Driver and Disk Duplexing, (undated), pp. 82-83.</td></tr><tr><td class="patent-data-table-td ">148</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cragle, Jonathan. "<a href='http://scholar.google.com/scholar?q="Density+System+1100"'>Density System 1100</a>", (May 1999) &gt;, downloaded from web on Jun. 21, 2004. 4 pgs.</td></tr><tr><td class="patent-data-table-td ">149</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cragle, Jonathan. "<a href='http://scholar.google.com/scholar?q="Density+System+1100"'>Density System 1100</a>", (May 1999) &lt;&lt;http://www.winnetmag.com/Windows/Article/ArtideID/5199/5199.html&gt;&gt;, downloaded from web on Jun. 21, 2004. 4 pgs.</td></tr><tr><td class="patent-data-table-td ">150</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Crystal Advertisement for "<a href='http://scholar.google.com/scholar?q="QuickConnect%C2%AE+Cable+Management"'>QuickConnect® Cable Management</a>", (© 2000-2004) &gt; downloaded from web on Jun. 17, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">151</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Crystal Advertisement for "<a href='http://scholar.google.com/scholar?q="Rackmount+Computers"'>Rackmount Computers</a>", (© 2000-2004) &gt;, downloaded from web on Jun. 17, 2004, 8 pgs.</td></tr><tr><td class="patent-data-table-td ">152</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Crystal Advertisement for "<a href='http://scholar.google.com/scholar?q="QuickConnect%C2%AE+Cable+Management"'>QuickConnect® Cable Management</a>", (© 2000-2004) &lt;&lt;http://www.crystalpc.com/products/quickconnect.asp&gt;&gt; downloaded from web on Jun. 17, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">153</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Crystal Advertisement for "<a href='http://scholar.google.com/scholar?q="Rackmount+Computers"'>Rackmount Computers</a>", (© 2000-2004) &lt;&lt;http://www.crystalpc.com/products/roservrs.asp&gt;&gt;, downloaded from web on Jun. 17, 2004, 8 pgs.</td></tr><tr><td class="patent-data-table-td ">154</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Crystal Group Press Release, "<a href='http://scholar.google.com/scholar?q="Crystal+Group+Products+Offer+Industrial+PCs+With+Built-In+Flexibility%2C"'>Crystal Group Products Offer Industrial PCs With Built-In Flexibility,</a>" Mar. 1, 1997, Crystal Group Inc. [online], [retrieved on May 14, 2004]. Retrieved from the Internet at &lt;URL: http://www.crystalpc.com/news/pressreleases/prodpr.asp&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">155</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, BC Series, Processor Boards Installation Guide, DOC 800A, Aug. 1994, 149 pages.</td></tr><tr><td class="patent-data-table-td ">156</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, Cubix ERS/FT II Systems [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19980124213320/www.cubix.com/support/steps/ers-ft2/intro.htm&gt;, 5 pages.</td></tr><tr><td class="patent-data-table-td ">157</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, Cubix Pentium II Plug-In Computers for Density Series Systems, Sep. 15, 1998, 1 page.</td></tr><tr><td class="patent-data-table-td ">158</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, Cubix Product Catalog, Summer 1995, 56 pages.</td></tr><tr><td class="patent-data-table-td ">159</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, Datasheet: ERS/FT II Server Chassis [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19970716204623/www.cubix.com/corporate/data/ersft2.htm&gt;, 3 pages.</td></tr><tr><td class="patent-data-table-td ">160</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, Datasheet: Single-Board Computers with Pentium Processors [online], 1997 [retrieved on Jul. 31, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19970716204717/www.cubix.com/corporate/data/bcp5t.htm&gt;, 5 pages.</td></tr><tr><td class="patent-data-table-td ">161</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, Density Series Multi-Server Systems, Sep. 10, 1999, 4 pages.</td></tr><tr><td class="patent-data-table-td ">162</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, Density Series Plug-In Servers, Plug-In Computers for Managed Server Farms, Sep. 15, 1998, 2 pages.</td></tr><tr><td class="patent-data-table-td ">163</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Corporation, ERS/FT II—Enhanced Resource Subsystem/Fault Tolerant II, Nov. 1994, 4 pages.</td></tr><tr><td class="patent-data-table-td ">164</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Customer Service Support System, "<a href='http://scholar.google.com/scholar?q="Click+on+the+Front+Panel+That+Matches+Your+System%2C"'>Click on the Front Panel That Matches Your System,</a>" ©2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://64.173.211.7/support/techinfo/density/density.htm&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">165</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Brochure entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", (© 2000) &gt; downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">166</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Brochure entitled, "<a href='http://scholar.google.com/scholar?q="Density+System%2C+Technical+Specifications"'>Density System, Technical Specifications</a>", (© 2000) &gt; downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">167</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Brochure entitled, "<a href='http://scholar.google.com/scholar?q="Density+System%2C+Technical+Specifications"'>Density System, Technical Specifications</a>", (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/info/spec.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">168</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Brochure entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/density10.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">169</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Brochure, "<a href='http://scholar.google.com/scholar?q="ERS%2FFT+II+System+%28includes+PowerSMP+and+RemoteServ%2FIS%29%2C"'>ERS/FT II System (includes PowerSMP and RemoteServ/IS),</a>" © 2000, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://64.173.211.7/support/techinfo/system/ersft2/ersft2.htm&gt;, 4 pages.</td></tr><tr><td class="patent-data-table-td ">170</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 1-Introduction, (© 2000) &gt; downloaded from web on Jun. 22, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">171</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 2-Installation, (© 2000) &gt; downloaded from web on Jun. 22, 2004, 9 pgs.</td></tr><tr><td class="patent-data-table-td ">172</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 3-Operation, (© 2000) &gt; downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">173</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 4-Maintenance and Repair, (© 2000) &gt; douwnloaded from web on Jun. 22, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">174</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 1—Introduction, (© 2000) &lt;&lt;http://64.173.211.7/support/techninfo/manuals/density/Chap-1.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">175</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 2—Installation, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/density/Chap-2.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 9 pgs.</td></tr><tr><td class="patent-data-table-td ">176</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 3—Operation, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/density/Chap-3.htm&gt;&gt; downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">177</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual entitled, "<a href='http://scholar.google.com/scholar?q="Density+System"'>Density System</a>", Chapter 4—Maintenance and Repair, (© 2000) &lt;&lt;http://64.173:211.7/support/techinfo/manuals/density/Chap-4.htm&gt;&gt; douwnloaded from web on Jun. 22, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">178</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual, "<a href='http://scholar.google.com/scholar?q="ERS+II+and+ERS%2FFT+II%2C"'>ERS II and ERS/FT II,</a>" Chapter 3, System Components, © 1997, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c3.htm&gt;, 21 pages.</td></tr><tr><td class="patent-data-table-td ">179</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix Product Manual, "<a href='http://scholar.google.com/scholar?q="ERS+II+and+ERS%2FFT+II%2C"'>ERS II and ERS/FT II,</a>" Chapter 6, Component Installation, © 1997, Cubix [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://64.173.211.7/support/techinfo/manuals/ers2.ers2-c6.htm&gt;, 18 pages.</td></tr><tr><td class="patent-data-table-td ">180</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">CUBIX White paper: Benefits of High Density Servers (Jul. 2009) (6 pp) (Cubix-1.pdf).</td></tr><tr><td class="patent-data-table-td ">181</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Click+on+the+front+panel+that+matches+your+system"'>Click on the front panel that matches your system</a>", (© 2000) &gt;, downloaded from web on Jun. 22, 2004, 1 pg.</td></tr><tr><td class="patent-data-table-td ">182</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200XS+Series+Plug-in+Computers"'>SP 5200XS Series Plug-in Computers</a>", (© 2000) &gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">183</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200XS+Series+Technical+Specifications"'>SP 5200XS Series Technical Specifications</a>", (© 2000) &gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">184</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="What+are+Groups%3F"'>What are Groups?</a>", (© 2000) &gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">185</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Click+on+the+front+panel+that+matches+your+system"'>Click on the front panel that matches your system</a>", (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/densitry.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 1 pg.</td></tr><tr><td class="patent-data-table-td ">186</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="DP+6200+%E2%80%98D%E2%80%99+Series+Plug-in+Computers"'>DP 6200 ‘D’ Series Plug-in Computers</a>" &lt;&lt;http://64.173.211.7/support/techinfo/bc/dp/6200d/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">187</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Installing+DP+or+SP+Series+Boards"'>Installing DP or SP Series Boards</a>" (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/bc/dp/6200d/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">188</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Multiplexing+Video%2C+Keyboard+%26amp%3B+Mouse+with+Multiple+Density+Systems"'>Multiplexing Video, Keyboard &amp; Mouse with Multiple Density Systems</a>", (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/info/vkm-mux.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">189</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="Powering+On%2FOff+or+Resetting+Plug-in+Computers+in+an+Density+System"'>Powering On/Off or Resetting Plug-in Computers in an Density System</a>", (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/info/power.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">190</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+520+Series"'>SP 520 Series</a>" Chapter 1—lntroduction, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/sp5200/chap-1.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">191</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200+Series"'>SP 5200 Series</a>" Chapter 2—Switches &amp; Jumpers, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/sp5200/chap-2.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">192</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200+Series"'>SP 5200 Series</a>" Chapter 3—Installation, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/sp5200/chap-3.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">193</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200+Series"'>SP 5200 Series</a>" Chapter 4—Technical Reference, (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/manuals/sp5200/chap-4.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">194</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200XS+Series+Plug-in+Computers"'>SP 5200XS Series Plug-in Computers</a>", (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/bc/sp5200xs/intro.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">195</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="SP+5200XS+Series+Technical+Specifications"'>SP 5200XS Series Technical Specifications</a>", (© 2000) &lt;http://64.173.211.7/support/techinfo/bc/sp5200xs/spec.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">196</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Cubix, "<a href='http://scholar.google.com/scholar?q="What+are+Groups%3F"'>What are Groups?</a>", (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/density/info/groups.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">197</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Decision on Appeal for U.S. Appl. No. 10/963,825, mailed Feb. 4, 2009, 13 pages.</td></tr><tr><td class="patent-data-table-td ">198</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Digital AlphaServer 4000 and 4100 Systems (1998) (4 pp) (No. 117.pdf).</td></tr><tr><td class="patent-data-table-td ">199</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Digital Equipment Corporation, "<a href='http://scholar.google.com/scholar?q="DIGITAL+AlphaServer+4000+and+4100+systems%2C"'>DIGITAL AlphaServer 4000 and 4100 systems,</a>" [Brochure], 1998, 4 pages.</td></tr><tr><td class="patent-data-table-td ">200</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Digital Semiconductor Product Brief, "<a href='http://scholar.google.com/scholar?q="21152+PCI-to-PCI+Bridge%2C"'>21152 PCI-to-PCI Bridge,</a>" Feb. 1996, 6 pages.</td></tr><tr><td class="patent-data-table-td ">201</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">DY 4 Systems, Inc. Press Release, "<a href='http://scholar.google.com/scholar?q="Enhanced+COTS+SBC+from+DY+4+Systems+Features+166MHz+Pentium+%28TM%29+Processor%2C"'>Enhanced COTS SBC from DY 4 Systems Features 166MHz Pentium (TM) Processor,</a>" Apr. 8, 1998, [online]. Retrieved from the Internet at &lt;URL: http://www.realtime-info.be/VPR/layout/display/pr.asp?/PRID=363&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">202</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">DY 4 Systems, Inc. Product Brochure, "<a href='http://scholar.google.com/scholar?q="SVME%2FDMV-192+Pentium%C2%AE+II+Single+Board+Computer%2C"'>SVME/DMV-192 Pentium® II Single Board Computer,</a>" Revision D Jun. 1999, pp. 1-9.</td></tr><tr><td class="patent-data-table-td ">203</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">eBay Advertisement for "<a href='http://scholar.google.com/scholar?q="Total+IT+Group+Network+Engines"'>Total IT Group Network Engines</a>", &lt;&lt;http://egi.ebay.com/we/eBayISAPI.dII?ViewItem&amp;item=5706388046&amp;sspagename+STRK%AMDBI%3AMEBI3AIT&amp;rd=1&gt;&gt;, (downloaded from web on Jun. 25, 200), 1 pg.</td></tr><tr><td class="patent-data-table-td ">204</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">EIA-422A-Standard (Superseded), Electrical Characteristics of Balanced Voltage Digital Interface Circuits (Dec. 1978) (20 pp) (No. 118a.pdf).</td></tr><tr><td class="patent-data-table-td ">205</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">EIA-422A—Standard (Superseded), Electrical Characteristics of Balanced Voltage Digital Interface Circuits (Dec. 1978) (20 pp) (No. 118a.pdf).</td></tr><tr><td class="patent-data-table-td ">206</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ellis, S., "<a href='http://scholar.google.com/scholar?q="IRIS+FailSafe%E2%84%A2+Administrator%27s+Guide%2C"'>IRIS FailSafe™ Administrator's Guide,</a>" Document No. 007-3109-003, Apr. 6, 1997, 212 pages.</td></tr><tr><td class="patent-data-table-td ">207</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys CAPcard 9500/sa Product Brief [online], (undated), [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19961104093144/www.eversys.com/cc95sa—Brief.htm&gt;, 3 pages.</td></tr><tr><td class="patent-data-table-td ">208</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys CAPserver Product Brief [online], (undated), [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19961104093115/www.eversys.com/CAPbriefhtm&gt;, 10 pages.</td></tr><tr><td class="patent-data-table-td ">209</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation Slide Presentation, "<a href='http://scholar.google.com/scholar?q="Eversys+System+8000+Consolidated+Network+Server%2C+Market+and+Product+Overview%2C"'>Eversys System 8000 Consolidated Network Server, Market and Product Overview,</a>" Product to be Released Mar. 1, 2007, [online]. Retrieved from the Internet at &lt;URL: http://eversys.com&gt;, 20 pages.</td></tr><tr><td class="patent-data-table-td ">210</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation Web Product Brief, "<a href='http://scholar.google.com/scholar?q="System+8000%2C"'>System 8000,</a>" Bomara Associates [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://www.bomara.com/Eversys/brief/Default.htm&gt;, 4 pages.</td></tr><tr><td class="patent-data-table-td ">211</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation, "<a href='http://scholar.google.com/scholar?q="Eversys+System+8000+Consolidated+Network+Server+Market+and+Product+Overview"'>Eversys System 8000 Consolidated Network Server Market and Product Overview</a>" Slide presentation, downloaded from &lt;http://eversys.com&gt;, (Product to be Released Mar. 1, 2007), 20 pages.</td></tr><tr><td class="patent-data-table-td ">212</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation, EVERSYS System 8000 Peripheral Sharing Switch (PSS) User's Guide, 1st Edition—Jun. 1997, 2nd Edition—Jan. 1998, 17 pages.</td></tr><tr><td class="patent-data-table-td ">213</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation, S8000 Single Module Body Assemby, Oct. 9, 1998, 9 pages.</td></tr><tr><td class="patent-data-table-td ">214</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation, System 8000 Consolidated Network Server Product Brief, (undated), 2 pages.</td></tr><tr><td class="patent-data-table-td ">215</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation, System 8000 Consolidated Network Server, Pentium II Processor Module User's Guide for Module version P2D-BXT, Jan. 1998, 49 pages.</td></tr><tr><td class="patent-data-table-td ">216</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation, System 8000 Consolidated Server Presentation, (undated), 23 pages.</td></tr><tr><td class="patent-data-table-td ">217</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation, System 8000 Consolidated Server, (undated), [retrieved on Nov. 9, 2009], Retrieved from C: drive &lt;path: file://C:\Documents and Settings\Daniel\M Documents\Eversys\Eversys Web Site Master...&gt;, 6 pages.</td></tr><tr><td class="patent-data-table-td ">218</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys Corporation, WebView 8000 version 1.1 User's Guide, Web-Based Management Software fo the EVERSYS System 8000 Consolidated Server, Revision A—Nov. 1998, Revision B—Dec. 1998, 56 pages.</td></tr><tr><td class="patent-data-table-td ">219</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">EVERSYS, "<a href='http://scholar.google.com/scholar?q="CAPcard+9500%2Fsa+Product+Brief%2C"'>CAPcard 9500/sa Product Brief,</a>" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archieve.org/web/19961104093144/www.eversys.com/cc95sa—Brief.htm&gt;, 3 pages.</td></tr><tr><td class="patent-data-table-td ">220</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">EVERSYS, "<a href='http://scholar.google.com/scholar?q="CAPserver+Product+Brief"'>CAPserver Product Brief</a>" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archieve.org/web/19961104093115/www.eversys.com/CAPbrief.htm&gt;, 10 pages.</td></tr><tr><td class="patent-data-table-td ">221</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">EVERSYS, "<a href='http://scholar.google.com/scholar?q="Products"'>Products</a>" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archieve.org/web/19961104093103/www.eversys.com/prodinfo.htm&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">222</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">EVERSYS, "<a href='http://scholar.google.com/scholar?q="Welcome+to+EverSys"'>Welcome to EverSys</a>" [online], [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archieve.org/web/19961104092834/www.eversys.com/index2.htm&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">223</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Eversys, CAPserver Product Brief (Nov. 2009) (No. 119.pdf).</td></tr><tr><td class="patent-data-table-td ">224</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Examiner Interview Summary Record, mailed Feb. 24, 2009, 4 pages.</td></tr><tr><td class="patent-data-table-td ">225</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Examiner Interview Summary Record, mailed Jan. 15, 2009, 1 page.</td></tr><tr><td class="patent-data-table-td ">226</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Examiner Interview Summary Record, mailed Sep. 22, 2009, 5 pages.</td></tr><tr><td class="patent-data-table-td ">227</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Examiner's Amendment for RE 41,092, mailed Nov. 4, 2009, 4 pages.</td></tr><tr><td class="patent-data-table-td ">228</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Examiner's Answer for U.S. Appl. No. 10/963,825, mailed Aug. 8, 2007, 30 pages.</td></tr><tr><td class="patent-data-table-td ">229</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Excerpt from "<a href='http://scholar.google.com/scholar?q="Microsoft+Computer+Dictionary%2C+4th+Edition"'>Microsoft Computer Dictionary, 4th Edition</a>", Microsoft Press, 1999, pp. 184-185, 241, 432 (7 pages).</td></tr><tr><td class="patent-data-table-td ">230</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Excerpt from "<a href='http://scholar.google.com/scholar?q="Microsoft+Computer+Dictionary%2C+4th+Edition"'>Microsoft Computer Dictionary, 4th Edition</a>", Microsoft Press, 1999, pp. 40, 241, 432 (6 pages).</td></tr><tr><td class="patent-data-table-td ">231</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Excerpt from "<a href='http://scholar.google.com/scholar?q="Microsoft+Computer+Dictionary%2C+5th+Edition"'>Microsoft Computer Dictionary, 5th Edition</a>", Microsoft Press, 2002, pp. 96 and 547.</td></tr><tr><td class="patent-data-table-td ">232</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Excerpt from IEEE 100: The Authoritative Dictionary of IEEE Standards Terms (7th Ed., 2000), pp. 181,304 and 771.</td></tr><tr><td class="patent-data-table-td ">233</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Excerpt from IEEE 100: The Authoritative Dictionary of IEEE Standards Terms (7th Ed., 2000), pp. 78, 79 and 128.</td></tr><tr><td class="patent-data-table-td ">234</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Faegre, D. S. et al., "<a href='http://scholar.google.com/scholar?q="CTOS+Revealed%E2%80%94Unisys%27+Best-Kept+Secret+is+an+Operating+System+Built+for+Distributed+Business+Applications%2C"'>CTOS Revealed—Unisys' Best-Kept Secret is an Operating System Built for Distributed Business Applications,</a>" Dec. 1994, Core Technologies, BYTE [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: &lt;URL: http://www.byte.com/art/9412/sec13/art2.htm&gt;, 6 pages.</td></tr><tr><td class="patent-data-table-td ">235</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Faegre, et al., "<a href='http://scholar.google.com/scholar?q="Unisys%27+Best-Kept+Secret+Is+an+Operating+System+Built+for+Distributed+Business+Applications."'>Unisys' Best-Kept Secret Is an Operating System Built for Distributed Business Applications.</a>" BYTE (Dec. 1994).</td></tr><tr><td class="patent-data-table-td ">236</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Feakes, L., "<a href='http://scholar.google.com/scholar?q="Disk+Connector+Card+Functional+Requirement+Specification%2C"'>Disk Connector Card Functional Requirement Specification,</a>" Jan. 14, 1998, White Cross Systems Limited, pp. 1-4.</td></tr><tr><td class="patent-data-table-td ">237</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Feakes, L., "<a href='http://scholar.google.com/scholar?q="Disk+Connector+Card+Layout+Specification%2C"'>Disk Connector Card Layout Specification,</a>" Jan. 14, 1998, White Cross Systems Limited, pp. 1-6.</td></tr><tr><td class="patent-data-table-td ">238</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Feldman, Jonathan, "<a href='http://scholar.google.com/scholar?q="Rack+Steady%3A+The+Four+Rack-Mounted+Servers+That+Rocked+Our+Network"'>Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network</a>", &gt; Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">239</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Feldman, Jonathan, "<a href='http://scholar.google.com/scholar?q="Rack+Steady%3A+The+Four+Rack-Mounted+Servers+That+Rocked+Our+Network"'>Rack Steady: The Four Rack-Mounted Servers That Rocked Our Network</a>", &lt;&lt;http://www.networkcomputing.com/shared/print/Artide.jhtml?article=/910/910r3sidel.htm...&gt;&gt; Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">240</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fetters, Dave, "<a href='http://scholar.google.com/scholar?q="Cubix+High-Density+Server+Leads+the+Way+With+Standout+Management+Software"'>Cubix High-Density Server Leads the Way With Standout Management Software</a>", (Feb. 8, 1999) &gt;, downloaded form web on Jun. 23, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">241</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Fetters, Dave, "<a href='http://scholar.google.com/scholar?q="Cubix+High-Density+Server+Leads+the+Way+With+Standout+Management+Software"'>Cubix High-Density Server Leads the Way With Standout Management Software</a>", (Feb. 8, 1999) &lt;&lt;http://www. nwc.com/shared/printArticle.jhtml?article=/1003/1003r3full.html&amp;pub=nwc&gt;&gt;, downloaded form web on Jun. 23, 2004, 5 pgs.</td></tr><tr><td class="patent-data-table-td ">242</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Freakes, Louise "<a href='http://scholar.google.com/scholar?q="Disk+Connector+Card+Functional+Requirement+%2F+Layout+Specifications"'>Disk Connector Card Functional Requirement / Layout Specifications</a>" (Jan. 1998) (9 pp.) (No. 26d.pdf).</td></tr><tr><td class="patent-data-table-td ">243</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Galitzine, G., "<a href='http://scholar.google.com/scholar?q="Industrial+Computers%2C"'>Industrial Computers,</a>" Apr. 1999, Internet Telephony Roundup [online], [retrieved on Jun. 23, 2004]. Retrieved from the Internet at &lt;URL: http://www.tmcnet.com/articles/itmag/0499/0499roundup.htm&gt;, 5 pages.</td></tr><tr><td class="patent-data-table-td ">244</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Galles, M., "<a href='http://scholar.google.com/scholar?q="Spider%3A+A+Hide-Speed+Network+Interconnect%2C"'>Spider: A Hide-Speed Network Interconnect,</a>" IEEE Micro, 1997, pp. 34-39. (6 pages).</td></tr><tr><td class="patent-data-table-td ">245</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Gardner, Michael and Null, Christopher, "<a href='http://scholar.google.com/scholar?q="A+Server+Condominium"'>A Server Condominium</a>", &gt;, Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">246</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Gardner, Michael and Null, Christopher, "<a href='http://scholar.google.com/scholar?q="A+Server+Condominium"'>A Server Condominium</a>", &lt;&lt;http://www.lantimes.com/testing/98jun/806a042ahtml&gt;&gt;, Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">247</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Grow et al. (XLNT Designs), "<a href='http://scholar.google.com/scholar?q="Gigabit+Media+Independent+Interface+Proposal%2C"'>Gigabit Media Independent Interface Proposal,</a>" IEEE 802.z Vancouver (Nov. 11, 1996) (22 pp) (No. 124.pdf).</td></tr><tr><td class="patent-data-table-td ">248</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Haas, S., "<a href='http://scholar.google.com/scholar?q="The+IEEE+1355+Standard%3A+Developments%2C+Performance+and+Application+in+High+Energy+Physics%2C"'>The IEEE 1355 Standard: Developments, Performance and Application in High Energy Physics,</a>" Thesis for degree of Doctor of Philosophy, University of Liverpool, Dec. 1998, 138 pages.</td></tr><tr><td class="patent-data-table-td ">249</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Harrison, Dave, "<a href='http://scholar.google.com/scholar?q="VME+in+the+Military%3A+The+M1A2+Main+Battle+Tank+Upgrade+Relies+on+COTS+VME"'>VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME</a>"&gt;, (Feb. 9, 1998), pp. 1-34.</td></tr><tr><td class="patent-data-table-td ">250</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Harrison, Dave, "<a href='http://scholar.google.com/scholar?q="VME+in+the+Military%3A+The+M1A2+Main+Battle+Tank+Upgrade+Relies+on+COTS+VME"'>VME in the Military: The M1A2 Main Battle Tank Upgrade Relies on COTS VME</a>"&lt;&lt; http://www.dv4.com&gt;&gt;, (Feb. 9, 1998), pp. 1-34.</td></tr><tr><td class="patent-data-table-td ">251</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">HP: HDMP-1636, Gigabit Ethernet Transceiver Chip, Preliminary Technical Data (May 1997) (No. 123.pdf).</td></tr><tr><td class="patent-data-table-td ">252</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Huq et al. "<a href='http://scholar.google.com/scholar?q="An+Overview+of+LVDS+Technology"'>An Overview of LVDS Technology</a>" National Semiconductor Corp. (Jul. 1998) (6 pp.) (No. 118d.pdf).</td></tr><tr><td class="patent-data-table-td ">253</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM 8260 ATM Product Architecture (Sep. 1997) (220 pp.) (No. 1.pdf).</td></tr><tr><td class="patent-data-table-td ">254</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM 8265 Nways ATM Switch Product Description (1994 / 1998) (144 pp.) (No. 2.pdf).</td></tr><tr><td class="patent-data-table-td ">255</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">IBM Corporation, "<a href='http://scholar.google.com/scholar?q="Grounding+Spring+for+Peripheral+Device+and+Bezel+Bracket%2C"'>Grounding Spring for Peripheral Device and Bezel Bracket,</a>" IBM Technical Disclosure Bulletin, Nov. 1, 1993, vol. 36, No. 11, 2 pages.</td></tr><tr><td class="patent-data-table-td ">256</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Intel Corporation Advance Information, "<a href='http://scholar.google.com/scholar?q="Intel+440LX+AGPSET%3A+82443LX+PCI+A.G.P.+Controller+%28PAC%29%2C"'>Intel 440LX AGPSET: 82443LX PCI A.G.P. Controller (PAC),</a>" Aug. 1997, 4 pages.</td></tr><tr><td class="patent-data-table-td ">257</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Intel Corporation Architectural Overview, "<a href='http://scholar.google.com/scholar?q="Intel+430TX+PCISET%3A+82439TX+System+Controller+%28MTXC%29%2C"'>Intel 430TX PCISET: 82439TX System Controller (MTXC),</a>" Feb. 1997, 4 pages.</td></tr><tr><td class="patent-data-table-td ">258</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Intel Corporation Architectural Overview, "<a href='http://scholar.google.com/scholar?q="Intel+82371AB+PCI-to-ISA%2FIDE+XCEL-ERATOR+%28PIIX4%29%2C"'>Intel 82371AB PCI-to-ISA/IDE XCEL-ERATOR (PIIX4),</a>" Apr. 1997, 3 pages.</td></tr><tr><td class="patent-data-table-td ">259</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Intel Pentium II Processor Datasheet (Aug. 1998) (84 pp.) (No. 129.pdf).</td></tr><tr><td class="patent-data-table-td ">260</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Intel, 21143 PCI/CardBus 10/100Mb/s Ethernet LAN Controller, Product Datasheet (Oct. 1998) (8 pp.) (No. 127.pdf).</td></tr><tr><td class="patent-data-table-td ">261</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Intel, 82559 Fast Ethernet Multifunction PCl/Cardbus Controller (Jan. 1999) (56 pp.) (No. 128.pdf).</td></tr><tr><td class="patent-data-table-td ">262</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">International Preliminary Examination Report for International Patent Application No. PCT/US99/09369, report completed Jul. 5, 2000, 4 pages.</td></tr><tr><td class="patent-data-table-td ">263</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">International Search Report for International Patent Application No. PCT/US99/09369, report mailed Nov. 16, 1999, 7 pages.</td></tr><tr><td class="patent-data-table-td ">264</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Internet Telephone Roundup, "<a href='http://scholar.google.com/scholar?q="Industrial+Computers"'>Industrial Computers</a>", &lt;&lt;http://www.tmcnet.com/articles/itmag/0499/0499roundup.htm&gt;&gt;, (downloaded from web on Jun. 23, 2004), 5 pgs</td></tr><tr><td class="patent-data-table-td ">265</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">JL ChatCom, Inc., "<a href='http://scholar.google.com/scholar?q="ChatExpress+PB5+Series+P166+Pentium+PCI%2FISA+CPU+Card%2C"'>ChatExpress PB5 Series P166 Pentium PCI/ISA CPU Card,</a>" 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222157/www.jlchatcom.com/chat599.htm&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">266</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">JL ChatCom, Inc., "<a href='http://scholar.google.com/scholar?q="ChatPower+Plus%2C"'>ChatPower Plus,</a>" 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222122/www.jlchatcom.com/chatplus.htm&gt;, 3 pages.</td></tr><tr><td class="patent-data-table-td ">267</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">JL ChatCom, Inc., "<a href='http://scholar.google.com/scholar?q="ChatterBox+ChatPower+Plus%2C"'>ChatterBox ChatPower Plus,</a>" (undated) [retrieved on Dec. 2, 2009], JLChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222556/www.jlchatcom.com/cpp1.gif&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">268</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">JL ChatCom, Inc., "<a href='http://scholar.google.com/scholar?q="ChatTwin%2C"'>ChatTwin,</a>" [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222644/www.jlchatcom.com/chattwin.htm&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">269</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">JL ChatCom, Inc.—Highly Adaptable Intranet and Web Seivers, "<a href='http://scholar.google.com/scholar?q="ChatCom%2C+Inc.+Announces+Highly+Adaptable+Intranet+and+Web+Servers%2C"'>ChatCom, Inc. Announces Highly Adaptable Intranet and Web Servers,</a>" Sep. 3, 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104221941/www.jlchatcom.com/chat4int.htm&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">270</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">JL ChatCom, Inc.—Scaleable Application and Communication Servers, "<a href='http://scholar.google.com/scholar?q="ChatCom%2C+Inc.+Announces+Complete+Line+of+Scaleable+Application+and+Communication+Servers%2C"'>ChatCom, Inc. Announces Complete Line of Scaleable Application and Communication Servers,</a>" Aug. 30, 1996 [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19970104221932/www.jlchatcom.com/cpofrel.htm&gt;, 4 pages.</td></tr><tr><td class="patent-data-table-td ">271</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">JL ChatCom, Inc.—Web Site, JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], 1996 [retrieved on Dec. 2, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19970104221841/http://www.jlchatcom.com/&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">272</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">JL.ChatCom, Inc., "<a href='http://scholar.google.com/scholar?q="ChatExpress%E2%80%942+Slot%2C"'>ChatExpress—2 Slot,</a>" [retrieved on Dec. 2, 2009], JL ChatCom, Inc., ChatterBox Communications and Server Solutions [online], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19970104222644/www.jlchatcom.com/exp2ill.gif&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">273</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Khan, Fasil Ethernet Switch Card Design-Layout Specification, Rev. 2.00) (Aug. 2001) (63 pp) (No. 26j.pdf).</td></tr><tr><td class="patent-data-table-td ">274</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Khan, M. F., "<a href='http://scholar.google.com/scholar?q="Ethernet+Switch+Card+Design+Specification%2C"'>Ethernet Switch Card Design Specification,</a>" Mar. 8, 2001, White Cross Systems Limited, pp. 1-32.</td></tr><tr><td class="patent-data-table-td ">275</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Khan, M. F., "<a href='http://scholar.google.com/scholar?q="Ethernet+Switch+Card+Layout+Specifications%2C"'>Ethernet Switch Card Layout Specifications,</a>" Mar. 8, 2001, pp. 1-31.</td></tr><tr><td class="patent-data-table-td ">276</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">KTI Networks, Installation Guide 10/100 Dual-speed Fast Ethernet PCI Adapters (1999) (24 pp.) (No. 126.pdf).</td></tr><tr><td class="patent-data-table-td ">277</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kunzman et al., "<a href='http://scholar.google.com/scholar?q="1394+High+Performance+Serial+Bus%3A+The+Digital+Interface+for+ATV"'>1394 High Performance Serial Bus: The Digital Interface for ATV</a>", IEEE Transactions on Consumer Electronics, vol. 41, No. 3, Aug. 3, 1995, pp. 893-900.</td></tr><tr><td class="patent-data-table-td ">278</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Liquorman, "<a href='http://scholar.google.com/scholar?q="Convergent+Technologies+Had+This+Idea"'>Convergent Technologies Had This Idea</a>" (Dec. 5, 1997).</td></tr><tr><td class="patent-data-table-td ">279</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Liquorman, M., "<a href='http://scholar.google.com/scholar?q="Convergent+Technologies+Had+This+Idea%2C"'>Convergent Technologies Had This Idea,</a>" Dec. 5, 1997, Jesse Berst's Anchor Desk [online], [retrieved on Jul. 10, 1998]. Retrieved from the Internet at: &lt;URL: http://www.zdnet.com/anchordesk/talkback/talkback—56555.html&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">280</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mamakos, L. et al., "<a href='http://scholar.google.com/scholar?q="Request+for+Comments+2516%E2%80%94A+method+for+Transmitting+PPP+Over+Ethernet+%28PPPoE%29%2C"'>Request for Comments 2516—A method for Transmitting PPP Over Ethernet (PPPoE),</a>" [online], 1999, [retrieved on Aug. 18, 2010], Retrieved from the Internet: &lt;URL: http://ttols.ietf.org/html/rfc2516&gt;, 35 pages.</td></tr><tr><td class="patent-data-table-td ">281</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Miastkowski, S. (Editor), "<a href='http://scholar.google.com/scholar?q="A+Whale+of+a+System%2C"'>A Whale of a System,</a>" BYTE, Aug. 1991, 4 pages, vol. 16, No. 8.</td></tr><tr><td class="patent-data-table-td ">282</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Miastkowski, Stan "<a href='http://scholar.google.com/scholar?q="A+Whale+of+a+System%2C"'>A Whale of a System,</a>" Byte (Aug. 1991) pp. 39-40 (No. 35.pdf).</td></tr><tr><td class="patent-data-table-td ">283</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Micronet SP2500R Series Etherfast 10/100 MBPS Adapter, User's Guide (1999) (10 pp.) (No. 136.pdf).</td></tr><tr><td class="patent-data-table-td ">284</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Microsoft Cluster Service Center, "<a href='http://scholar.google.com/scholar?q="MSCS+Basics%2C"'>MSCS Basics,</a>" [online], [retrieved on Feb. 7, 2005]. Retrieved from the Internet at &lt;URL: http://www.nwnetworks.com/mscsbasics.htm&gt;, 6 pages.</td></tr><tr><td class="patent-data-table-td ">285</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Microsoft Cluster Service Center, MSCS Basics, downloaded from &lt;&lt;http://www.networks.com/mscsbasics.htm., Feb. 7, 2005, 6 pages.</td></tr><tr><td class="patent-data-table-td ">286</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">MPL Brochure "<a href='http://scholar.google.com/scholar?q="IPM+486+Brochure%2FIPM5+User+Manual"'>IPM 486 Brochure/IPM5 User Manual</a>", pp. 1-9, downloaded from the internet @ http://www.mplch/DOCS./u48600xd.pdf on Feb. 15, 2006.</td></tr><tr><td class="patent-data-table-td ">287</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">MPL Brochure, "<a href='http://scholar.google.com/scholar?q="The+First+Rugged+All+in+One+Industrial+486FDX-133+Mhz+PC"'>The First Rugged All in One Industrial 486FDX-133 Mhz PC</a>", (1998), pp. 53.</td></tr><tr><td class="patent-data-table-td ">288</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">MPL Brochure, "<a href='http://scholar.google.com/scholar?q="The+First+Rugged+All-in-One+Industrial+486FDX-133+MHz+PC%2C"'>The First Rugged All-in-One Industrial 486FDX-133 MHz PC,</a>" IMP486/IPM5 User Manual, 1998, 15 pages.</td></tr><tr><td class="patent-data-table-td ">289</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">MPL Brochure, "<a href='http://scholar.google.com/scholar?q="The+First+Rugged+All-in-One+Industrial+486FDX-133+MHz+PC%2C"'>The First Rugged All-in-One Industrial 486FDX-133 MHz PC,</a>" MPL [online], [retrieved on Feb. 16, 2006]. Retrieved from the Internet at &lt;URL: http://www.mpl.ch/DOCs/ds48600.pdf&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">290</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">National Semiconductor Product Folder, "<a href='http://scholar.google.com/scholar?q="DS90CR215+Plus-3.3V+Rising+Edge+Data+Strobe+LVDS+21-Bit+Channel+and+Link%E2%80%9466+MHz%2C"'>DS90CR215 Plus-3.3V Rising Edge Data Strobe LVDS 21-Bit Channel and Link—66 MHz,</a>" National Semiconductor Corporation [online], [retrieved on Oct. 30, 1997]. Retrieved from the Internet at &lt;URL: http://www.national.com/search/search.cgi/design?keywords=DS90CR215&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">291</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">National Semiconductor, DS90R215/DS90CR216 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link-66 MHz, Jul. 1997, 2 pages.</td></tr><tr><td class="patent-data-table-td ">292</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">NEC Computer Systems: Server HX4500 User's Guide (Dec. 1998) (160 pp.) (No. 132.pdf).</td></tr><tr><td class="patent-data-table-td ">293</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Network Engines ClusterDirector User's Manual (Jun. 1998) (32 pp.) (No. 22b.pdf).</td></tr><tr><td class="patent-data-table-td ">294</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Network Engines, "<a href='http://scholar.google.com/scholar?q="P6000EXP+Fault-tolerant+Load-balanced+Clustered+Server%2C"'>P6000EXP Fault-tolerant Load-balanced Clustered Server,</a>" 1997, 3 pages.</td></tr><tr><td class="patent-data-table-td ">295</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Network Engines: P6000EXP Fault-Tolerant Load-Balanced Cluster Server (NEI00095) (1997) (4 pp.) (No. 22a.pdf).</td></tr><tr><td class="patent-data-table-td ">296</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Novell, Inc., "<a href='http://scholar.google.com/scholar?q="Novell%27s+NetWare+4.1+Momentum+Continues%E2%80%94NetWare+4+Now+World%27s+Best-Selling+Network+Operating+System%2C"'>Novell's NetWare 4.1 Momentum Continues—NetWare 4 Now World's Best-Selling Network Operating System,</a>" [online], Mar. 21, 1996, [retrieved on Nov. 16, 2009]. Retrieved from the Internet: &lt;URL: http://www.novell.com/news/press/archive/1996/03/pr96056.html&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">297</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">NT Enterprise, NT Product Pipeline—Hardware, "<a href='http://scholar.google.com/scholar?q="Cubix+PowerSMP+Series+4000%2C"'>Cubix PowerSMP Series 4000,</a>" Nov. 1997, Windows Magazine [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://www.techweb.com/winmag/library/1997/1101/ntent008.htm&gt;, p. NT07, 1 page.</td></tr><tr><td class="patent-data-table-td ">298</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,076, mailed Dec. 30, 2008, 8 pages.</td></tr><tr><td class="patent-data-table-td ">299</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,076, mailed Feb. 11, 2008, 62 pages.</td></tr><tr><td class="patent-data-table-td ">300</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,076, mailed Jul. 13, 2007, 38 pages.</td></tr><tr><td class="patent-data-table-td ">301</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,076, mailed Jun. 9, 2008, 25 pages.</td></tr><tr><td class="patent-data-table-td ">302</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,076, mailed Oct. 17, 2007, 55 pages.</td></tr><tr><td class="patent-data-table-td ">303</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,092, mailed Sep. 17, 2008, 8 pages.</td></tr><tr><td class="patent-data-table-td ">304</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,294, mailed Apr. 15, 2008, 10 pages.</td></tr><tr><td class="patent-data-table-td ">305</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,294, mailed Nov. 16, 2007, 10 pages.</td></tr><tr><td class="patent-data-table-td ">306</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for RE 41,294, mailed Sep. 16, 2008, 11 pages.</td></tr><tr><td class="patent-data-table-td ">307</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 09/312,199, mailed Mar. 26, 2003, 5 pages.</td></tr><tr><td class="patent-data-table-td ">308</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 09/642,628, mailed Apr. 5, 2001, 9 pages.</td></tr><tr><td class="patent-data-table-td ">309</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 10/963,825, mailed May 14, 2009, 5 pages.</td></tr><tr><td class="patent-data-table-td ">310</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 10/963,825, mailed May 31, 2006, 29 pages.</td></tr><tr><td class="patent-data-table-td ">311</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 10/963,825, mailed Oct. 20, 2006, 28 pages.</td></tr><tr><td class="patent-data-table-td ">312</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 10/963,825, mailed Oct. 27, 2005, 25 pages.</td></tr><tr><td class="patent-data-table-td ">313</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 10/963,825, mailed Sep. 15, 2009, 14 pages.</td></tr><tr><td class="patent-data-table-td ">314</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 11/545,056, mailed Mar. 12, 2010, 26 pages.</td></tr><tr><td class="patent-data-table-td ">315</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 12/322,858, mailed Jun. 25, 2010, 22 pages.</td></tr><tr><td class="patent-data-table-td ">316</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 12/322,858, mailed Mar. 4, 2010, 24 pages.</td></tr><tr><td class="patent-data-table-td ">317</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 12/561,138, mailed Sep. 29, 2010, 4 pages.</td></tr><tr><td class="patent-data-table-td ">318</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 12/577,074, mailed Apr. 13, 2010, 7 pages.</td></tr><tr><td class="patent-data-table-td ">319</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Appl. No. 12/577,074, mailed Nov. 10, 2010, 6 pages.</td></tr><tr><td class="patent-data-table-td ">320</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 6,216,185, mailed Apr. 12, 2000, 9 pages.</td></tr><tr><td class="patent-data-table-td ">321</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 6,216,185, mailed Aug. 25, 2000, 9 pages.</td></tr><tr><td class="patent-data-table-td ">322</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 6,345,330, mailed Jun. 15, 2000, 7 pages.</td></tr><tr><td class="patent-data-table-td ">323</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 6,345,330, mailed Mar. 23, 2001, 6 pages.</td></tr><tr><td class="patent-data-table-td ">324</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 6,718,415, mailed Jan. 29, 2003, 7 pages.</td></tr><tr><td class="patent-data-table-td ">325</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 6,718,415, mailed Jun. 4, 2003, 8 pages.</td></tr><tr><td class="patent-data-table-td ">326</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 6,718,415, mailed Oct. 10, 2002, 7 pages.</td></tr><tr><td class="patent-data-table-td ">327</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 7,328,297, mailed Feb. 8, 2007, 5 pages.</td></tr><tr><td class="patent-data-table-td ">328</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 7,328,297, mailed Jul. 12, 2007, 13 pages.</td></tr><tr><td class="patent-data-table-td ">329</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 7,363,415, mailed on Apr. 12, 2007, 23 pages.</td></tr><tr><td class="patent-data-table-td ">330</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 7,363,416, mailed Apr. 12, 2007, 23 pages.</td></tr><tr><td class="patent-data-table-td ">331</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 7,376,779, mailed Sep. 28, 2007, 24 pages.</td></tr><tr><td class="patent-data-table-td ">332</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 7,676,624, mailed Dec. 1, 2008, 8 pages.</td></tr><tr><td class="patent-data-table-td ">333</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Patent No. 7,818,487, mailed Sep. 29, 2009, 10 pages.</td></tr><tr><td class="patent-data-table-td ">334</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action for U.S. Publication No. 2010/0174844, mailed Oct. 28, 2010, 11 pages.</td></tr><tr><td class="patent-data-table-td ">335</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action in Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, mailed Jul. 27, 2010, 103 pages.</td></tr><tr><td class="patent-data-table-td ">336</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, mailed May 26, 2010, 39 pages.</td></tr><tr><td class="patent-data-table-td ">337</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, mailed Jul. 6, 2010, 83 pages.</td></tr><tr><td class="patent-data-table-td ">338</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, mailed Jun. 24, 2010, 86 pages.</td></tr><tr><td class="patent-data-table-td ">339</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, mailed Aug. 4, 2010, 95 pages.</td></tr><tr><td class="patent-data-table-td ">340</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action in Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, mailed Nov. 1, 2010, 75 pages.</td></tr><tr><td class="patent-data-table-td ">341</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action in Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, mailed Dec. 6, 2010, 63 pages.</td></tr><tr><td class="patent-data-table-td ">342</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Office Action in Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, mailed Dec. 20, 2010, 105 pages.</td></tr><tr><td class="patent-data-table-td ">343</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Origin and Onyx Theory of Operations Manual, Document No. 007-3439-002, 1997, Silicon Graphics, Inc., 124 pages.</td></tr><tr><td class="patent-data-table-td ">344</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Parkes, SM, "<a href='http://scholar.google.com/scholar?q="High-Speed%2C+Low-Power%2C+Excellent+EMC%3A+LVDS+for+On-Board+Data+Handling%2C%22+Proceedings+of+6th+International+Workshop+on+Digital+Signal+Processing+Techniques+for+Space+Applications%2C+IEEE+%281998%29%2C+Sep.+1998%2C+pp.+16+%28%22Parkes+1355"'>High-Speed, Low-Power, Excellent EMC: LVDS for On-Board Data Handling," Proceedings of 6th International Workshop on Digital Signal Processing Techniques for Space Applications, IEEE (1998), Sep. 1998, pp. 16 ("Parkes 1355</a>") [includes a reference page establishing date of publication retrieved from &lt;http://spacetech.dundee.ac.uklresearch/spacecraft-onboard-data-handling/publications/high-speed-low-power-excellent-emc-lvds-board&gt;.</td></tr><tr><td class="patent-data-table-td ">345</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Sep. 27, 2010, 55 pages.</td></tr><tr><td class="patent-data-table-td ">346</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Jul. 27, 2010, 29 pages.</td></tr><tr><td class="patent-data-table-td ">347</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Jul. 27, 2010, 41 pages.</td></tr><tr><td class="patent-data-table-td ">348</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Sep. 3, 2010, 63 pages.</td></tr><tr><td class="patent-data-table-td ">349</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Sep. 3, 2010, 52 pages.</td></tr><tr><td class="patent-data-table-td ">350</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Sep. 3, 2010, 61 pages.</td></tr><tr><td class="patent-data-table-td ">351</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, filed Aug. 24, 2010, 45 pages.</td></tr><tr><td class="patent-data-table-td ">352</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit A, Declaration of William Henry Mangione-Smith under 37 C.F.R. 1.132, filed Oct. 4, 2010, 61 pages.</td></tr><tr><td class="patent-data-table-td ">353</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Patent Owner's Response to Office Action in Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, filed Oct. 4, 2010, 49 pages.</td></tr><tr><td class="patent-data-table-td ">354</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">PC Magazine, "<a href='http://scholar.google.com/scholar?q="Think+Modular"'>Think Modular</a>" (Jun. 10, 1997).</td></tr><tr><td class="patent-data-table-td ">355</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">PCI Local Bus Specification (Rev. 2.2, Dec. 1998) (322 pp.) (No. 135.pdf).</td></tr><tr><td class="patent-data-table-td ">356</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Phillips, 9800 Processor Card Layout &amp; Design Specifications (Jul. 1997) (142 pp) (No. 26o.pdf).</td></tr><tr><td class="patent-data-table-td ">357</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Phillips, J., "<a href='http://scholar.google.com/scholar?q="9800+Disk+Card+Design+Specification%2C"'>9800 Disk Card Design Specification,</a>" May 26, 1998, White Cross Systems Limited, pp. 1-44.</td></tr><tr><td class="patent-data-table-td ">358</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Phillips, J., "<a href='http://scholar.google.com/scholar?q="9800+Disk+Card+Layout+Specification%2C"'>9800 Disk Card Layout Specification,</a>" Apr. 6, 1998, White Cross Systems Limited, pp. 1-22.</td></tr><tr><td class="patent-data-table-td ">359</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Phillips, J., "<a href='http://scholar.google.com/scholar?q="9800+Processor+Card+Design+Specification%2C"'>9800 Processor Card Design Specification,</a>" Feb. 25, 1998, White Cross Systems Limited, pp. 1-41.</td></tr><tr><td class="patent-data-table-td ">360</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Phillips, J., "<a href='http://scholar.google.com/scholar?q="9800+Processor+Card+Layout+Specification%2C"'>9800 Processor Card Layout Specification,</a>" Sep. 29, 1997, White Cross Systems Limited, pp. 1-13.</td></tr><tr><td class="patent-data-table-td ">361</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Press Release: Hiawatha, Iowa, (Mar. 1, 1997) entitled "<a href='http://scholar.google.com/scholar?q="Crystal+Group+Products+Offer+Industrial+PCs+with+Built-in+Flexibility"'>Crystal Group Products Offer Industrial PCs with Built-in Flexibility</a>", &lt;&lt;http://www.crystalpe.com/news/pressreleases/prodpr.asp&gt;&gt;, (downloaded from web on May 14, 2004), 2 pgs.</td></tr><tr><td class="patent-data-table-td ">362</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Press Release; Kanata, Ontario, Canada, (Apr. 1998) entitled "<a href='http://scholar.google.com/scholar?q="Enhanced+COTS+SBC+from+DY+4+Systems+features+166MHz+PentiumTu+Processor"'>Enhanced COTS SBC from DY 4 Systems features 166MHz PentiumTu Processor</a>" &lt;&lt;http://www.realtime-info.be/VPR/layout/display/pr.asp?/pr.asp?PRID=363&gt;&gt;, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">363</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Brochure entitled "<a href='http://scholar.google.com/scholar?q="SVME%2FDM-192+Pentium%C2%AE+II+Single+Board+Computer"'>SVME/DM-192 Pentium® II Single Board Computer</a>" (Jun. 1999) pp. 1-9.</td></tr><tr><td class="patent-data-table-td ">364</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Brochure entitled "<a href='http://scholar.google.com/scholar?q="System+8000"'>System 8000</a>", &lt;&lt;http://www.bomara.com/Eversys/briefDefault.htm&gt;&gt;, (downloaded from web on Jun. 22, 2004), 4 pgs.</td></tr><tr><td class="patent-data-table-td ">365</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Brochure entitled: "<a href='http://scholar.google.com/scholar?q="ERS%2FFT+II+System"'>ERS/FT II System</a>", (© 2000) &lt;&lt;http://64.173.211.7/support/techinfo/system/ersft2/ersft2.htm&gt;&gt;, downloaded from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">366</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Manual entitled: "<a href='http://scholar.google.com/scholar?q="ERS+II+and+ERS%2F+FT+II"'>ERS II and ERS/ FT II</a>", Chap, 3, System Components, &lt;&lt;http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c3.htm&gt;&gt;, (downloaded from web on Jun. 22, 2004), 21 pgs.</td></tr><tr><td class="patent-data-table-td ">367</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Product Manual entitled; "<a href='http://scholar.google.com/scholar?q="ERS+II+and+ERS%2FFT+II"'>ERS II and ERS/FT II</a>", Chap. 6, Component Installation, &lt;&lt;http://64.173.211.7/support/techinfo/manuals/ers2/ers2-c6.htm&gt;&gt;, (downloaded from web on Jun. 22, 2004), 18 pgs.</td></tr><tr><td class="patent-data-table-td ">368</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">QuantumNet, Inc., QuantumNet 6000 Sharing Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19971011194326/www.quantumnet.com/dsq60xx.htm&gt;, 3 pages.</td></tr><tr><td class="patent-data-table-td ">369</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">QuantumNet, Inc., QuantumNet 6500 Processor Modules [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19971011194317/www.quantumnet.com/ds6500.htm&gt;, 4 pages.</td></tr><tr><td class="patent-data-table-td ">370</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">QuantumNet, Inc., QuantumNet Product Overview [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL: http://web.archive.org/web/19971011194003/www.quantumnet.com/products.htm&gt;, 1 page.</td></tr><tr><td class="patent-data-table-td ">371</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">QuantumNet, Inc., QuantumNet: The Next Generation Computing and Networking Environment [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19971011194123/ww.quantumnet.com/qnetovw.htm&gt;, 7 pages.</td></tr><tr><td class="patent-data-table-td ">372</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">QuantumNet, Inc., QuantumServer Chassis [online], 1996 [retrieved on Nov. 16, 2009], Retrieved from the Internet: &lt;URL:http://web.archive.org/web/19971011194309/www.quantumnet.com/dsq6000.htm&gt;, 3 pages.</td></tr><tr><td class="patent-data-table-td ">373</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Reply Brief for U.S. Appl. No. 10/963,825, filed Sep. 4, 2007, 4 pages.</td></tr><tr><td class="patent-data-table-td ">374</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, Banankhah, Majid A., Nonfinal Office Action, Jun. 14, 2011, 44 pgs.</td></tr><tr><td class="patent-data-table-td ">375</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, 39 pages.</td></tr><tr><td class="patent-data-table-td ">376</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit AA to Request Claim Charts with respect to the Hitachi '953 for Anticipation and Obviousness, 136 pages.</td></tr><tr><td class="patent-data-table-td ">377</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit BB Claim Charts with respect to Kobayashi for Anticipation and Obviousness, 128 pages.</td></tr><tr><td class="patent-data-table-td ">378</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit CC Claim Charts with respect to Byte for Anticipation and Obviousness, 122 pages.</td></tr><tr><td class="patent-data-table-td ">379</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Ex Parte Reexamination of US Patent No. 6,216,185, Control No. 90/010,816, filed Jan. 8, 2010, Exhibit DD Claim Charts with respect to the Hitachi '675 for Anticipation and Obviousness, 119 pages.</td></tr><tr><td class="patent-data-table-td ">380</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Dec. 2, 2009, 44 pages.</td></tr><tr><td class="patent-data-table-td ">381</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, filed Dec. 2, 2009, Exhibit O, Declaration Under 37 CFR 1.132 of Vincent P. Conroy, Nov. 24, 2009, 3 pages.</td></tr><tr><td class="patent-data-table-td ">382</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit AA, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Jan. 5, 2010, 109 pages.</td></tr><tr><td class="patent-data-table-td ">383</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit BB, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Jan. 5, 2010, 91 pages.</td></tr><tr><td class="patent-data-table-td ">384</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit CC, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Jan. 5, 2010, 85 pages.</td></tr><tr><td class="patent-data-table-td ">385</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit DD, Claim Charts with respect to the Origin2000 Manual for Obviousness, filed Jan. 5, 2010, 72 pages.</td></tr><tr><td class="patent-data-table-td ">386</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 6,718,415, Control No. 95/001,276, Replacement Exhibit EE, Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Jan. 5, 2010, 107 pages.</td></tr><tr><td class="patent-data-table-td ">387</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, "<a href='http://scholar.google.com/scholar?q="Comments+by+Third+Party+Requester"'>Comments by Third Party Requester</a>", filed Apr. 8, 2011, total: 32 pgs.</td></tr><tr><td class="patent-data-table-td ">388</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit AA, Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Feb. 9, 2010, 164 pages.</td></tr><tr><td class="patent-data-table-td ">389</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit BB, Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Feb. 9, 2010, 158 pages.</td></tr><tr><td class="patent-data-table-td ">390</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit CC, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Feb. 9, 2010, 167 pages</td></tr><tr><td class="patent-data-table-td ">391</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, Exhibit DD, Claim Charts with respect to the Eversys for Obviousness, filed Feb. 9, 2010, 111 pages.</td></tr><tr><td class="patent-data-table-td ">392</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter 'Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Dec. 2, 2009, Exhibit O, Declaration Under 37 CFR 1.132 of Vincent P. Conroy, Nov. 24, 2009, 3 pages.</td></tr><tr><td class="patent-data-table-td ">393</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,099,981, Control No. 95/001,310, filed Feb. 9, 2010, 33 pages.</td></tr><tr><td class="patent-data-table-td ">394</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Comments by Third Party Requester, filed Apr. 8, 2011, 23 pgs.</td></tr><tr><td class="patent-data-table-td ">395</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit AA (Part 1), Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Mar. 19, 2010, 186 pages.</td></tr><tr><td class="patent-data-table-td ">396</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit AA (Part 2), Claim Charts with respect to Gallagher for Anticipation and Obviousness, filed Mar. 19, 2010, 161 pages.</td></tr><tr><td class="patent-data-table-td ">397</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit BB (Part 2), Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Mar. 19, 2010, 128 pages.</td></tr><tr><td class="patent-data-table-td ">398</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, Exhibit CC, Claim Charts with respect to Chatcom for Anticipation and Obviousness, filed Mar. 19, 2010, 68 pages.</td></tr><tr><td class="patent-data-table-td ">399</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,146,446, Control No. 95/001,328, filed Mar. 19, 2010, 35 pages.</td></tr><tr><td class="patent-data-table-td ">400</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,146,446; Control No. 95/001,328,, Exhibit BB (Part 1), Claim Charts with respect to QuantumNet for Anticipation and Obviousness, filed Mar. 19, 2010, 139 pages.</td></tr><tr><td class="patent-data-table-td ">401</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, "<a href='http://scholar.google.com/scholar?q="Supplemental+Comments+by+Third+Party+Requester"'>Supplemental Comments by Third Party Requester</a>" filed May 12, 2011, 32 pgs.</td></tr><tr><td class="patent-data-table-td ">402</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit AA, Claim Charts with respect to Gallagher for Obviousness, filed Apr. 19, 2010, 131 pages.</td></tr><tr><td class="patent-data-table-td ">403</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit BB, Claim Charts with respect to QuantumNet for Obviousness, filed Apr. 19, 2010, 139 pages.</td></tr><tr><td class="patent-data-table-td ">404</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, Exhibit CC, Claim Charts with respect to Chatcom for Obviousness, filed Apr. 19, 2010, 114 pages.</td></tr><tr><td class="patent-data-table-td ">405</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,328,297, Control No. 95/001,336, filed Apr. 19, 2010, 33 pages.</td></tr><tr><td class="patent-data-table-td ">406</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Aug. 25, 2010, 114 pages.</td></tr><tr><td class="patent-data-table-td ">407</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Aug. 25, 2010, 92 pages.</td></tr><tr><td class="patent-data-table-td ">408</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Aug. 25, 2010, 121 pages.</td></tr><tr><td class="patent-data-table-td ">409</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Aug. 25, 2010, 99 pages.</td></tr><tr><td class="patent-data-table-td ">410</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Aug. 25, 2010, 91 pages.</td></tr><tr><td class="patent-data-table-td ">411</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Aug. 25, 2010, 94 pages.</td></tr><tr><td class="patent-data-table-td ">412</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,415, Control No. 95/001,424, filed Aug. 25, 2010, 34 pages.</td></tr><tr><td class="patent-data-table-td ">413</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 70 pages.</td></tr><tr><td class="patent-data-table-td ">414</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 64 pages.</td></tr><tr><td class="patent-data-table-td ">415</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 64 pages.</td></tr><tr><td class="patent-data-table-td ">416</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 71 pages.</td></tr><tr><td class="patent-data-table-td ">417</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 64 pages.</td></tr><tr><td class="patent-data-table-td ">418</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 67 pages.</td></tr><tr><td class="patent-data-table-td ">419</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,363,416, Control No. 95/001,476, filed Oct. 27, 2010, 37 pages.</td></tr><tr><td class="patent-data-table-td ">420</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, "<a href='http://scholar.google.com/scholar?q="Comments+by+Third+Party+Requestor"'>Comments by Third Party Requestor</a>", filed Jun. 24, 2011, 24 pgs.</td></tr><tr><td class="patent-data-table-td ">421</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Banankhah, Majid A., Action Closing Prosecution, Apr. 27, 2011, 209 pgs.</td></tr><tr><td class="patent-data-table-td ">422</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit AA, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 128 pages.</td></tr><tr><td class="patent-data-table-td ">423</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit AB, Claim Charts with respect to Gallagher and Other References for Obviousness, filed Oct. 27, 2010, 153 pages.</td></tr><tr><td class="patent-data-table-td ">424</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit BA, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 108 pages.</td></tr><tr><td class="patent-data-table-td ">425</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit BB, Claim Charts with respect to QuantumNet and Other References for Obviousness, filed Oct. 27, 2010, 112 pages.</td></tr><tr><td class="patent-data-table-td ">426</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit CA, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 112 pages.</td></tr><tr><td class="patent-data-table-td ">427</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, Exhibit CB, Claim Charts with respect to Chatcom and Other References for Obviousness, filed Oct. 27, 2010, 118 pages.</td></tr><tr><td class="patent-data-table-td ">428</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Request for Inter Partes Reexamination of US Patent No. 7,376,779, Control No. 95/001,475, filed Oct. 27, 2010, 35 pages.</td></tr><tr><td class="patent-data-table-td ">429</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for RE 41,076, filed Apr. 7, 2008, 18 pages.</td></tr><tr><td class="patent-data-table-td ">430</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for RE 41,076, filed Jan. 16, 2009, 14 pages.</td></tr><tr><td class="patent-data-table-td ">431</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for Re 41,076, filed Sep. 26, 2007, 18 pages.</td></tr><tr><td class="patent-data-table-td ">432</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for RE 41,092, filed Oct. 27, 2008, 27 pages.</td></tr><tr><td class="patent-data-table-td ">433</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for RE 41,294, filed Dec. 20, 2007, 21 pages.</td></tr><tr><td class="patent-data-table-td ">434</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for RE 41,294, filed Oct. 30, 2008, 14 pages.</td></tr><tr><td class="patent-data-table-td ">435</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Appl. No. 09/312,199, filed Jun. 11, 2003, 5 pages.</td></tr><tr><td class="patent-data-table-td ">436</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Appl. No. 10/963,825, filed Jan. 9, 2006, 22 pages.</td></tr><tr><td class="patent-data-table-td ">437</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Appl. No. 10/963,825, filed May 22, 2009, 2 pages.</td></tr><tr><td class="patent-data-table-td ">438</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Appl. No. 10/963,825, filed Oct. 1, 2009, 7 pages.</td></tr><tr><td class="patent-data-table-td ">439</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Appl. No. 11/545,056, filed Jun. 14, 2010, 18 pages.</td></tr><tr><td class="patent-data-table-td ">440</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Appl. No. 12/322,858, filed Jun. 4, 2010, 15 pages.</td></tr><tr><td class="patent-data-table-td ">441</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Appl. No. 12/322,858, filed Oct. 25, 2010, 12 pages.</td></tr><tr><td class="patent-data-table-td ">442</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Appl. No. 12/577,074; filed Jul. 13, 2010, 3 pages.</td></tr><tr><td class="patent-data-table-td ">443</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 6,216,185, filed Aug. 3, 2000, 15 pages.</td></tr><tr><td class="patent-data-table-td ">444</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 6,216,185, filed Oct. 24, 2000, 10 pages.</td></tr><tr><td class="patent-data-table-td ">445</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 6,718,415, filed Mar. 6, 2003, 8 pages.</td></tr><tr><td class="patent-data-table-td ">446</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 6,718,415, filed Nov. 7, 2002, 9 pages.</td></tr><tr><td class="patent-data-table-td ">447</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 6,718,415, filed Sep. 4, 2003, 10 pages.</td></tr><tr><td class="patent-data-table-td ">448</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 7,328,297, filed Apr. 19, 2007, 32 pages.</td></tr><tr><td class="patent-data-table-td ">449</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 7,328,297, filed Jul. 23, 2007, 20 pages.</td></tr><tr><td class="patent-data-table-td ">450</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 7,363,415, filed on Apr. 24, 2007, 25 pages.</td></tr><tr><td class="patent-data-table-td ">451</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 7,376,779, filed Oct. 16, 2007, 23 pages.</td></tr><tr><td class="patent-data-table-td ">452</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 7,676,624, filed Jan. 13, 2009, 14 pages.</td></tr><tr><td class="patent-data-table-td ">453</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for U.S. Patent No. 7,818,487, filed Nov. 6, 2009, 3 pages.</td></tr><tr><td class="patent-data-table-td ">454</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response for. U.S. Patent No. 7,363,416, filed Apr. 24, 2007, 23 pages.</td></tr><tr><td class="patent-data-table-td ">455</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Response to Office Action for U.S. Patent No. 6,345,330, filed Jul. 19, 2001; 5 pages.</td></tr><tr><td class="patent-data-table-td ">456</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Restriction Requirement for U.S. Patent No. 6,345,330, mailed Dec. 19, 2000, 5 pages.</td></tr><tr><td class="patent-data-table-td ">457</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Revised Appellants' Brief for U.S. Appl. No. 10/963,825, filed Apr. 20, 2007, 34 pages.</td></tr><tr><td class="patent-data-table-td ">458</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Silicon Graphics International, "<a href='http://scholar.google.com/scholar?q="Additional+Information+for%3A+IRIS+FailSafe+Administrator%27s+Guide+%28IRIX+6.4%29%2C"'>Additional Information for: IRIS FailSafe Administrator's Guide (IRIX 6.4),</a>" [online], Document No. 007-3109-003, Published Apr. 6, 1997, [retrieved on Nov. 5, 2009], Retrieved from the Internet: &lt;URL:http://techpubs.sgi.com/library/tpl/cgi-bin/summary.cgi?coll=0640&amp;db=bks&amp;docnumber=...&gt;, http://techpubs.sgi.com/library/tpl/cgi-bin/summary.cgi?coll=0640&amp;db=bks&amp;docnumber=...&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">459</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Smith, B., "<a href='http://scholar.google.com/scholar?q="Processor+Backplane+Design+Specification%2C"'>Processor Backplane Design Specification,</a>" Feb. 3, 1998, White Cross Systems Limited, pp. 1-16.</td></tr><tr><td class="patent-data-table-td ">460</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Smith, B., "<a href='http://scholar.google.com/scholar?q="Processor+Backplane+Layout+Specification%2C"'>Processor Backplane Layout Specification,</a>" Nov. 12, 1997, White Cross Systems Limited, pp. 1-7.</td></tr><tr><td class="patent-data-table-td ">461</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Smith, B., Processor Backplane Functional Requirement Specification, Jul. 31, 1997, White Cross Systems Limited, pp. 1-11.</td></tr><tr><td class="patent-data-table-td ">462</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Smith, Brendon "<a href='http://scholar.google.com/scholar?q="Processor+Backplane+Functional+Requirement+Specification"'>Processor Backplane Functional Requirement Specification</a>" (Jul. 1997) (45 pp) (No. 26k.pdf).</td></tr><tr><td class="patent-data-table-td ">463</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Snyder, J., "<a href='http://scholar.google.com/scholar?q="Better+Management+Through+Consolidation%2C"'>Better Management Through Consolidation,</a>" Aug. 18, 1997, Network World [online], [retrieved on Jun. 22, 2004]. Retrieved from the Internet at &lt;URL: http://www.opus1.com/www.jms/nw-con-0818rev.html.&gt;, pp. 1-6.</td></tr><tr><td class="patent-data-table-td ">464</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Spang, "<a href='http://scholar.google.com/scholar?q="Component+House%3A+Design+Technology+for+%E2%80%98PCs+in+a+snap%E2%80%99%E2%80%94NeoSystems+Offers+Building+Blocks"'>Component House: Design Technology for ‘PCs in a snap’—NeoSystems Offers Building Blocks</a>" TECHWEB (Apr. 21, 1997:732).</td></tr><tr><td class="patent-data-table-td ">465</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Spang, K., "<a href='http://scholar.google.com/scholar?q="Component+House%3A+Design+Technology+for+%E2%80%98PCs+in+a+Snap%E2%80%99%E2%80%94NeoSystems+Offers+Building+Blocks%2C"'>Component House: Design Technology for ‘PCs in a Snap’—NeoSystems Offers Building Blocks,</a>" Computer Reseller News, Apr. 21, 1997, Issue: 732, Section: Channel Assembly, TechWeb [online], [retrieved on Jul. 31, 1998]. Retrieved from the Internet at: &lt;URL: http://www.techweb.com/se/directlink.cgi?CRN19970421S0054&gt;, 2 pages.</td></tr><tr><td class="patent-data-table-td ">466</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sun Microsystems Computer Company, "<a href='http://scholar.google.com/scholar?q="Sun%E2%84%A2+Enterprise%E2%84%A2+250+Server+Owner%27s+Guide%2C"'>Sun™ Enterprise™ 250 Server Owner's Guide,</a>" Jun. 1998, Part No. 805-5160-10, Revision A, 324 pages.</td></tr><tr><td class="patent-data-table-td ">467</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sun Microsystems, Inc., "<a href='http://scholar.google.com/scholar?q="UltraSPARC%E2%84%A2-II+CPU+Module%2C+Datasheet+400+MHz+CPU%2C+2.0+MP+E-Cache%2C"'>UltraSPARC™-II CPU Module, Datasheet 400 MHz CPU, 2.0 MP E-Cache,</a>" Jul. 1999, 28 pages.</td></tr><tr><td class="patent-data-table-td ">468</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sun Microsystems, Netra ft 1800 White Paper (Apr. 1999) (50 pp.) (No. 139.pdf).</td></tr><tr><td class="patent-data-table-td ">469</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sun Microsystems, Sun Enterprise 250 Server Owner's Guide (Jun. 1998) (324 pp.) (No. 137.pdf).</td></tr><tr><td class="patent-data-table-td ">470</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sun Microsystems, UltraSPARC-II CPU Module Datasheet (Jul. 1999) (28 pp.) (No. 138.pdf).</td></tr><tr><td class="patent-data-table-td ">471</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Supplemental Amendment Submitted with RCE for RE 41,294, filed Jul. 8, 2008, 12 pages.</td></tr><tr><td class="patent-data-table-td ">472</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Supplemental Response for RE 41,294, filed Aug. 17, 2009, 3 pages.</td></tr><tr><td class="patent-data-table-td ">473</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Supplemental Response for RE 41,294, filed Feb. 20, 2009, 13 pages.</td></tr><tr><td class="patent-data-table-td ">474</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Supplemental Response for U.S. Patent No. 7,676,624, filed on Feb. 6, 2009, 13 pages.</td></tr><tr><td class="patent-data-table-td ">475</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Synder, Joel, "<a href='http://scholar.google.com/scholar?q="Better+Management+Through+Consolidation%2C"'>Better Management Through Consolidation,</a>" (Aug. 18, 1997), pp. 1-6 downloaded from the internet @ http://www.opus1.com/www/jms/nw-con-0818rev.html.</td></tr><tr><td class="patent-data-table-td ">476</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">TIA/EIA (644) Standard Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits (Mar. 1996) (42 pp) (No. 118c.pdf).</td></tr><tr><td class="patent-data-table-td ">477</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">USB Compaq, Intel, Microsoft, NEC-(Rev. Apr. 2000) (650 pp.) (No. 141.pdf).</td></tr><tr><td class="patent-data-table-td ">478</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">USB Compaq, Intel, Microsoft, NEC—(Rev. Apr. 2000) (650 pp.) (No. 141.pdf).</td></tr><tr><td class="patent-data-table-td ">479</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">USB Compaq, Intel, Microsoft, NEC-Rev. (Sep. 1998) (327 pp.) No. 140.pdf.</td></tr><tr><td class="patent-data-table-td ">480</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">USB Compaq, Intel, Microsoft, NEC—Rev. (Sep. 1998) (327 pp.) No. 140.pdf.</td></tr><tr><td class="patent-data-table-td ">481</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Video Electronics Standards Association (VESA), Plug and Display (P&amp;D) Standard, P&amp;D and Digital Transition Minimized Differential Signaling (TMDS) Video Transmission Overview, 1997, Version 1, Revision 0, pp. 13 &amp; 31-34.</td></tr><tr><td class="patent-data-table-td ">482</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">White Cross Systems Limited, WhiteCross Configuration &amp; Maintenance Manual, Nov. 2002, Version 5.2, 305 pages.</td></tr><tr><td class="patent-data-table-td ">483</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">White Cross Systems Limited, WhiteCross Data Exploration Configuration and Maintenance Manual, Jul. 2000, 354 pages.</td></tr><tr><td class="patent-data-table-td ">484</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">White Cross Systems Limited, WhiteCross Data Exploration, White Paper: R&amp;D 99Q3-01, "<a href='http://scholar.google.com/scholar?q="WXDES-Technical+Information%2C"'>WXDES-Technical Information,</a>" Sep. 3, 1999, pp. 1-38.</td></tr><tr><td class="patent-data-table-td ">485</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">White Cross Systems Limited, WhiteCross WX/DES Hardware Maintenance, 2000, pp. 1-72.</td></tr><tr><td class="patent-data-table-td ">486</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Whitecross Data Exploration Configuration and Maintenance Manual. Draft. (Jul. 2000) (699 pp.) (No. 26e.pdf).</td></tr><tr><td class="patent-data-table-td ">487</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Whitecross WX-DES Hardware Maintenance (2000) (284 pp) (No. 26g.pdf).</td></tr><tr><td class="patent-data-table-td ">488</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Whitecross WX-DES Technical Overview (2000) (211 pp) (No. 26h.pdf).</td></tr><tr><td class="patent-data-table-td ">489</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="ChatCom+Inc.+Chatterbox"'>ChatCom Inc. Chatterbox</a>", (Feb. 17, 1997) &gt;downloaded from web on Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">490</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Consolidated+Servers"'>Consolidated Servers</a>", (Feb. 17, 2997) &gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">491</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Cubix+Corp.+ERS%2FFT+11"'>Cubix Corp. ERS/FT 11</a>", (Feb. 17, 1997) &gt; downloaded from web on Jun. 23, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">492</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="EVERSYS+Corp.+System+8000"'>EVERSYS Corp. System 8000</a>", (Feb. 17, 1997) &gt; downloaed from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">493</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Executive+Summary%3A+Consolidate+Now"'>Executive Summary: Consolidate Now</a>", (Feb. 17, 1997) &gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">494</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Top+Scores+for+Useability+and+Openness"'>Top Scores for Useability and Openness</a>", (Feb. 17, 1997) &gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">495</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="ChatCom+Inc.+Chatterbox"'>ChatCom Inc. Chatterbox</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b066a.html&gt;&gt;downloaded from web on Jun. 23, 2004, 3 pgs.</td></tr><tr><td class="patent-data-table-td ">496</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Consolidated+Servers"'>Consolidated Servers</a>", (Feb. 17, 2997) &lt;&lt;http://www.lantimes.com/testing/97compare/pcconsol.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">497</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Cubix+Corp.+ERS%2FFT+11"'>Cubix Corp. ERS/FT 11</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b068b.html&gt;&gt; downloaded from web on Jun. 23, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">498</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="EVERSYS+Corp.+System+8000"'>EVERSYS Corp. System 8000</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b070b.html&gt;&gt; downloaed from web on Jun. 22, 2004, 4 pgs.</td></tr><tr><td class="patent-data-table-td ">499</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Executive+Summary%3A+Consolidate+Now"'>Executive Summary: Consolidate Now</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b064a,html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">500</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Williams, Dennis, "<a href='http://scholar.google.com/scholar?q="Top+Scores+for+Useability+and+Openness"'>Top Scores for Useability and Openness</a>", (Feb. 17, 1997) &lt;&lt;http://www.lantimes.com/testing/97feb/702b064a.html&gt;&gt; downloaded from web on Jun. 23, 2004, 2 pgs.</td></tr><tr><td class="patent-data-table-td ">501</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Windows Magazine, "<a href='http://scholar.google.com/scholar?q="Cubix+PowerSMP+Series+4000"'>Cubix PowerSMP Series 4000</a>", (Nov. 1997), &lt;http://&lt;www.techweb.com/winmag/library/1997/1101/ntent008.htm&gt;&gt; downloaded from the web on Jun. 22, 2004, p. NT07.</td></tr><tr><td class="patent-data-table-td ">502</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolfpack or Microsoft Cluster Services on STAR System, (undated), 3 pages.</td></tr><tr><td class="patent-data-table-td ">503</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corp. Industrial BIOS or CompacktPCl and STD 32 Systems Software Manual (Jul. 1998) (134 pp) No. 19h.pdf).</td></tr><tr><td class="patent-data-table-td ">504</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corp. Press Release (Feb. 1996) (2 pp.) (No. 19i.pdf).</td></tr><tr><td class="patent-data-table-td ">505</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corp. System Designer's Guide: Hot Swap Capability on STD 32 Computers (Jan. 1996) (6 pp) (No. 19e.pdf).</td></tr><tr><td class="patent-data-table-td ">506</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corp. ZT 8907 Product Description (1998) (4 pp) (No. 19b.pdf).</td></tr><tr><td class="patent-data-table-td ">507</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corp. ZT 8908 Product Description (1998)+A249 (6 pp) (No. 19c.pdf).</td></tr><tr><td class="patent-data-table-td ">508</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corp. zVID2 Local Bus Super VGA/FPD Adapter Product Description (2 pp) (Apr. 1996) (No. 19f.pdf).</td></tr><tr><td class="patent-data-table-td ">509</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corp.System Designers Guide: Expanding STD Bus Performance Through Multiprocessing. (Apr. 1996) (6 pp.) (No. 19d.pdf).</td></tr><tr><td class="patent-data-table-td ">510</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, "<a href='http://scholar.google.com/scholar?q="New+STD+32+Fault+Tolerant+Computer+Provides+Modular+Platform+for+%E2%80%98Non-Stop%E2%80%99+Applications%2C"'>New STD 32 Fault Tolerant Computer Provides Modular Platform for ‘Non-Stop’ Applications,</a>" Feb. 5, 1996, 2 pages.</td></tr><tr><td class="patent-data-table-td ">511</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, Ketris 9000 System Hardware Manual, 2000, 46 pages.</td></tr><tr><td class="patent-data-table-td ">512</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, Ketris 9000, Aug. 1, 2000, 4 pages.</td></tr><tr><td class="patent-data-table-td ">513</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, Ketris Manager Software Manual, 2000, pp. 1-28.</td></tr><tr><td class="patent-data-table-td ">514</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, Ketris Media Blade Hardware Manual, 2000, pp. 1-17.</td></tr><tr><td class="patent-data-table-td ">515</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, Ketris Server Blade Hardware Manual, 2000, pp. 1-60.</td></tr><tr><td class="patent-data-table-td ">516</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, Ketris System Management Overview, Jun. 22, 2000, 4 pages.</td></tr><tr><td class="patent-data-table-td ">517</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, STD 32 Star System Multiprocessing Computer System, 1998, 6 pages.</td></tr><tr><td class="patent-data-table-td ">518</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, STD 32 zVID2 Local Bus Super VGA/FPD Adapter, Apr. 1996, 2 pages.</td></tr><tr><td class="patent-data-table-td ">519</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, System Designer's Guide, Expanding STD Bus Performance Through Multiprocessing, Apr. 1996, 6 pages.</td></tr><tr><td class="patent-data-table-td ">520</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, System Designer's Guide, Hot Swap Capability on STD 32 Computers, Jan. 1996, 6 pages.</td></tr><tr><td class="patent-data-table-td ">521</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, Ziatech Industrial BIOS for CompactPCI and STD 32 Systems, Software Manual for Industrial BIOS Version 4.7, Jul. 27, 1998, 134 pages.</td></tr><tr><td class="patent-data-table-td ">522</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, ZT 8907 Single Board Computer with IntelDX4 Microprocessor, 1998, 4 pages.</td></tr><tr><td class="patent-data-table-td ">523</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation, ZT 8908 Single Board Computer with Pentium Processor or AMD-K6, 1998, 6 pages.</td></tr><tr><td class="patent-data-table-td ">524</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech Corporation-Ketris9000 Product Manual (2000) (159 pp.) (No. 18.pdf).</td></tr><tr><td class="patent-data-table-td ">525</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ziatech, STD 32 Star System Product Description(6 pp) (No. 19a.pdf).</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8626977">US8626977</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2012</td><td class="patent-data-table-td patent-date-value">Jan 7, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Computer system including CPU or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8671153">US8671153</a></td><td class="patent-data-table-td patent-date-value">Aug 19, 2011</td><td class="patent-data-table-td patent-date-value">Mar 11, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Low cost, high performance and high data throughput server blade</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8756359">US8756359</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2013</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Computer system including CPU or peripheral bridge to communicate serial bits of peripheral component interconnect bus transaction and low voltage differential signal channel to convey the serial bits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130080670">US20130080670</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 26, 2012</td><td class="patent-data-table-td patent-date-value">Mar 28, 2013</td><td class="patent-data-table-td ">Compal Electronics, Inc.</td><td class="patent-data-table-td ">Modular system having cross platform master device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE43602">USRE43602</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 2011</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Data security method and device for computer modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44468">USRE44468</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 2012</td><td class="patent-data-table-td patent-date-value">Aug 27, 2013</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Data security method and device for computer modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44654">USRE44654</a></td><td class="patent-data-table-td patent-date-value">Oct 10, 2012</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Data security method and device for computer modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44739">USRE44739</a></td><td class="patent-data-table-td patent-date-value">May 21, 2013</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Data security method and device for computer modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44933">USRE44933</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 2011</td><td class="patent-data-table-td patent-date-value">Jun 3, 2014</td><td class="patent-data-table-td ">Acqis Llc</td><td class="patent-data-table-td ">Password protected modular computer method and device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S313000">710/313</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S301000">710/301</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S315000">710/315</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc709/defs709.htm&usg=AFQjCNFBXWYqUOVuuxerz7B8cqt9daJk7Q#C709S227000">709/227</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001120000">G06F1/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0013200000">G06F13/20</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/42">G06F13/42</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/385">G06F13/385</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/12">G06F1/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/4068">G06F13/4068</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=ZHgZBwABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/08">G06F1/08</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F1/12</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">May 21, 2013</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-22, 29-80, 82 AND 89-103 IS CONFIRMED.CLAIMS 23-28 AND 83 ARE CANCELLED.CLAIMS 81, 84 AND 88 ARE DETERMINED TO BE PATENTABLE AS AMENDED.CLAIMS 85, 86 AND 87, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20111018</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 16, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090330</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACQIS LLC,TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ACQIS TECHNOLOGY, INC.;REEL/FRAME:22967/937</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHU, WILLIAM W. Y.;REEL/FRAME:22967/879</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090326</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACQIS TECHNOLOGY, INC.,CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACQIS TECHNOLOGY, INC., CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHU, WILLIAM W. Y.;REEL/FRAME:022967/0879</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ACQIS TECHNOLOGY, INC.;REEL/FRAME:022967/0937</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ACQIS LLC, TEXAS</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U30kIN8jD9GRTK6Xz6APRZ3bJzcrA\u0026id=ZHgZBwABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U230fzwQaShSj_LZVPEbyvKJwunYA\u0026id=ZHgZBwABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0bG-LWWjdZ0SRxCOChBdnLsC8RLw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Multiple_module_computer_system_and_meth.pdf?id=ZHgZBwABERAJ\u0026output=pdf\u0026sig=ACfU3U2TUu3HvFDn_Aa1IuGDkvU_ROBltw"},"sample_url":"http://www.google.com/patents/reader?id=ZHgZBwABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>