Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Fri Apr 03 18:46:09 2015
| Host             : Admin-PC running 64-bit major release  (build 7600)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.769 |
| Dynamic (W)              | 1.638 |
| Device Static (W)        | 0.132 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.6  |
| Junction Temperature (C) | 45.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.041 |        9 |       --- |             --- |
| Slice Logic              |     0.009 |    16140 |       --- |             --- |
|   LUT as Logic           |     0.008 |     6093 |     17600 |           34.61 |
|   Register               |    <0.001 |     7167 |     35200 |           20.36 |
|   CARRY4                 |    <0.001 |      191 |      4400 |            4.34 |
|   LUT as Distributed RAM |    <0.001 |       50 |      6000 |            0.83 |
|   F7/F8 Muxes            |    <0.001 |       92 |     17600 |            0.52 |
|   LUT as Shift Register  |    <0.001 |      190 |      6000 |            3.16 |
|   Others                 |     0.000 |      778 |       --- |             --- |
| Signals                  |     0.013 |    11670 |       --- |             --- |
| Block RAM                |     0.009 |        6 |        60 |           10.00 |
| MMCM                     |     0.213 |        2 |         2 |          100.00 |
| I/O                      |     0.010 |       48 |       100 |           48.00 |
| PS7                      |     1.342 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.769 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.081 |       0.074 |      0.007 |
| Vccaux    |       1.800 |     0.130 |       0.118 |      0.012 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.413 |       0.382 |      0.031 |
| Vccpaux   |       1.800 |     0.069 |       0.058 |      0.010 |
| Vccpll    |       1.800 |     0.115 |       0.112 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                     | Constraint (ns) |
+--------------------+----------------------------------------------------------------------------+-----------------+
| clk_fpga_2         | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                  |            81.5 |
| CLKFBOUT_O         | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/CLKFBOUT_O |            10.0 |
| PXL_CLK            | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/PXL_CLK    |            10.0 |
| PXL_CLK_1          | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/PXL_CLK         |             2.0 |
| n_0_axi_dispctrl_1 | system_i/axi_dispctrl_1/inst/PXL_CLK_O                                     |            10.0 |
| vga_pxlclk         | system_i/axi_dispctrl_0/inst/PXL_CLK_O                                     |            10.0 |
| clk_fpga_0         | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                  |            10.0 |
| CLKFBOUT_O_1       | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/CLKFBOUT_O      |            10.0 |
| clk_fpga_1         | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                  |             6.7 |
+--------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                          |     1.638 |
|   iic_0_scl_iobuf                                                                       |     0.004 |
|   iic_0_sda_iobuf                                                                       |     0.004 |
|   system_i                                                                              |     1.628 |
|     BTNs_4Bits                                                                          |    <0.001 |
|       U0                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|             I_DECODER                                                                   |    <0.001 |
|         gpio_core_1                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                   |    <0.001 |
|     RTOSLeds_0                                                                          |     0.002 |
|       U0                                                                                |     0.002 |
|         RTOSLeds_v1_0_S00_AXI_inst                                                      |     0.002 |
|     SWs_4Bits                                                                           |    <0.001 |
|       U0                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|             I_DECODER                                                                   |    <0.001 |
|         gpio_core_1                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                   |    <0.001 |
|     axi_dispctrl_0                                                                      |     0.112 |
|       inst                                                                              |     0.112 |
|         DONT_USE_BUFR_DIV5.Inst_mmcme2_drp                                              |     0.106 |
|         Inst_vdma_to_vga                                                                |     0.001 |
|         axi_dispctrl_v1_0_S_AXI_inst                                                    |     0.005 |
|     axi_dispctrl_1                                                                      |     0.114 |
|       inst                                                                              |     0.114 |
|         Inst_vdma_to_vga                                                                |    <0.001 |
|         USE_BUFR_DIV5.Inst_mmcme2_drp                                                   |     0.108 |
|         axi_dispctrl_v1_0_S_AXI_inst                                                    |     0.005 |
|     axi_i2s_adi_1                                                                       |     0.004 |
|       U0                                                                                |     0.004 |
|         ctrl                                                                            |     0.001 |
|           clkgen                                                                        |    <0.001 |
|           rx_gen.rx                                                                     |    <0.001 |
|           rx_gen.rx_sync                                                                |    <0.001 |
|             fifo_reg_0_3_0_4                                                            |    <0.001 |
|           tx_gen.tx                                                                     |    <0.001 |
|           tx_sync                                                                       |    <0.001 |
|             fifo_reg_0_3_0_4                                                            |    <0.001 |
|         ctrlif                                                                          |    <0.001 |
|         pl330_dma_rx_gen.rx_fifo                                                        |    <0.001 |
|           fifo                                                                          |    <0.001 |
|             data_fifo_reg_0_7_0_5                                                       |    <0.001 |
|             data_fifo_reg_0_7_12_17                                                     |    <0.001 |
|             data_fifo_reg_0_7_18_23                                                     |    <0.001 |
|             data_fifo_reg_0_7_6_11                                                      |    <0.001 |
|         pl330_dma_tx_gen.tx_fifo                                                        |    <0.001 |
|           fifo                                                                          |    <0.001 |
|             data_fifo_reg_0_7_0_5                                                       |    <0.001 |
|             data_fifo_reg_0_7_12_17                                                     |    <0.001 |
|             data_fifo_reg_0_7_18_23                                                     |    <0.001 |
|             data_fifo_reg_0_7_6_11                                                      |    <0.001 |
|     axi_mem_intercon                                                                    |     0.007 |
|       m00_couplers                                                                      |     0.005 |
|         auto_pc                                                                         |     0.005 |
|           inst                                                                          |     0.005 |
|             gen_axi4_axi3.axi3_conv_inst                                                |     0.005 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                       |     0.002 |
|                 USE_R_CHANNEL.cmd_queue                                                 |     0.001 |
|                   inst                                                                  |     0.001 |
|                     fifo_gen_inst                                                       |    <0.001 |
|                       inst_fifo_gen                                                     |    <0.001 |
|                         gconvfifo.rf                                                    |    <0.001 |
|                           grf.rf                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                               gr1.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                 |    <0.001 |
|                               rpntr                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                               gwss.wsts                                                 |    <0.001 |
|                               wpntr                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                       |    <0.001 |
|                               gdm.dm                                                    |    <0.001 |
|                                 RAM_reg_0_31_0_0                                        |    <0.001 |
|                             rstblk                                                      |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                 |     0.002 |
|                 USE_BURSTS.cmd_queue                                                    |    <0.001 |
|                   inst                                                                  |    <0.001 |
|                     fifo_gen_inst                                                       |    <0.001 |
|                       inst_fifo_gen                                                     |    <0.001 |
|                         gconvfifo.rf                                                    |    <0.001 |
|                           grf.rf                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                               gr1.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                 |    <0.001 |
|                               rpntr                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                               gwss.wsts                                                 |    <0.001 |
|                               wpntr                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                       |    <0.001 |
|                               gdm.dm                                                    |    <0.001 |
|                                 RAM_reg_0_31_0_4                                        |    <0.001 |
|                             rstblk                                                      |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                               |     0.001 |
|                   inst                                                                  |     0.001 |
|                     fifo_gen_inst                                                       |    <0.001 |
|                       inst_fifo_gen                                                     |    <0.001 |
|                         gconvfifo.rf                                                    |    <0.001 |
|                           grf.rf                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                               gr1.rfwft                                                 |    <0.001 |
|                               grss.rsts                                                 |    <0.001 |
|                               rpntr                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                               gwss.wsts                                                 |    <0.001 |
|                               wpntr                                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                                       |    <0.001 |
|                               gdm.dm                                                    |    <0.001 |
|                                 RAM_reg_0_31_0_4                                        |    <0.001 |
|                             rstblk                                                      |    <0.001 |
|               USE_WRITE.write_data_inst                                                 |     0.000 |
|       xbar                                                                              |     0.002 |
|         inst                                                                            |     0.002 |
|           gen_samd.crossbar_samd                                                        |     0.002 |
|             addr_arbiter_ar                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                            |    <0.001 |
|               r_pipe                                                                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                            |    <0.001 |
|               r_pipe                                                                    |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                             |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                             |    <0.001 |
|     axi_protocol_converter_0                                                            |     0.005 |
|       inst                                                                              |     0.005 |
|         gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.005 |
|           RD.ar_channel_0                                                               |    <0.001 |
|             ar_cmd_fsm_0                                                                |    <0.001 |
|             cmd_translator_0                                                            |    <0.001 |
|               incr_cmd_0                                                                |    <0.001 |
|               wrap_cmd_0                                                                |    <0.001 |
|           RD.r_channel_0                                                                |    <0.001 |
|             rd_data_fifo_0                                                              |    <0.001 |
|             transaction_fifo_0                                                          |    <0.001 |
|           SI_REG                                                                        |     0.002 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|           WR.aw_channel_0                                                               |    <0.001 |
|             aw_cmd_fsm_0                                                                |    <0.001 |
|             cmd_translator_0                                                            |    <0.001 |
|               incr_cmd_0                                                                |    <0.001 |
|               wrap_cmd_0                                                                |    <0.001 |
|           WR.b_channel_0                                                                |    <0.001 |
|             bid_fifo_0                                                                  |    <0.001 |
|             bresp_fifo_0                                                                |    <0.001 |
|     axi_vdma_0                                                                          |     0.015 |
|       U0                                                                                |     0.015 |
|         AXI_LITE_REG_INTERFACE_I                                                        |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                 |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I    |    <0.001 |
|         GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                               |     0.002 |
|           I_CMDSTS                                                                      |    <0.001 |
|           I_SM                                                                          |    <0.001 |
|           I_STS_MNGR                                                                    |    <0.001 |
|           VIDEO_GENLOCK_I                                                               |    <0.001 |
|           VIDEO_REG_I                                                                   |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                        |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                             |     0.003 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                 |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I                      |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF            |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I                       |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                        |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO |     0.002 |
|             fg_inst                                                                     |     0.002 |
|               inst_fifo_gen                                                             |     0.002 |
|                 gconvfifo.rf                                                            |     0.002 |
|                   grf.rf                                                                |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                          |     0.001 |
|                       gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                       gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                       gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                       gr1.rfwft                                                         |    <0.001 |
|                       gras.rsts                                                         |    <0.001 |
|                         c0                                                              |    <0.001 |
|                         c1                                                              |    <0.001 |
|                       rpntr                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                       gwas.wsts                                                         |    <0.001 |
|                         c1                                                              |    <0.001 |
|                         c2                                                              |    <0.001 |
|                       wpntr                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                               |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                          |    <0.001 |
|                         inst_blk_mem_gen                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                 |    <0.001 |
|                             valid.cstr                                                  |    <0.001 |
|                               ramloop[0].ram.r                                          |    <0.001 |
|                                 prim_noinit.ram                                         |    <0.001 |
|                               ramloop[1].ram.r                                          |    <0.001 |
|                                 prim_noinit.ram                                         |    <0.001 |
|                     rstblk                                                              |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                              |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                        |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                               |    <0.001 |
|           I_DMA_REGISTER                                                                |    <0.001 |
|           LITE_READ_MUX_I                                                               |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                    |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                              |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                             |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                   |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                |    <0.001 |
|         I_PRMRY_DATAMOVER                                                               |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                             |     0.007 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                 |     0.005 |
|               I_DATA_FIFO                                                               |     0.005 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                             |     0.005 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                     |     0.005 |
|                     inst_fifo_gen                                                       |     0.005 |
|                       gconvfifo.rf                                                      |     0.005 |
|                         grf.rf                                                          |     0.005 |
|                           gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                             gr1.rfwft                                                   |    <0.001 |
|                             grss.gdc.dc                                                 |    <0.001 |
|                               gsym_dc.dc                                                |    <0.001 |
|                             grss.rsts                                                   |    <0.001 |
|                             rpntr                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                             gwss.wsts                                                   |    <0.001 |
|                             wpntr                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                         |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                    |     0.004 |
|                               inst_blk_mem_gen                                          |     0.004 |
|                                 gnativebmg.native_blk_mem_gen                           |     0.004 |
|                                   valid.cstr                                            |     0.004 |
|                                     ramloop[0].ram.r                                    |     0.004 |
|                                       prim_noinit.ram                                   |     0.004 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                 |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|             I_CMD_STATUS                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|               I_CMD_FIFO                                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|             I_MSTR_PCC                                                                  |    <0.001 |
|             I_RD_DATA_CNTL                                                              |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|             I_RD_STATUS_CNTLR                                                           |    <0.001 |
|             I_RESET                                                                     |    <0.001 |
|         I_RST_MODULE                                                                    |     0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                    |     0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                          |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                        |    <0.001 |
|     axi_vdma_1                                                                          |     0.015 |
|       U0                                                                                |     0.015 |
|         AXI_LITE_REG_INTERFACE_I                                                        |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                 |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I    |    <0.001 |
|         GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR                                               |     0.002 |
|           I_CMDSTS                                                                      |    <0.001 |
|           I_SM                                                                          |    <0.001 |
|           I_STS_MNGR                                                                    |    <0.001 |
|           VIDEO_GENLOCK_I                                                               |    <0.001 |
|           VIDEO_REG_I                                                                   |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                        |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                             |     0.003 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                 |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I                      |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF            |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I                       |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                        |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO |     0.002 |
|             fg_inst                                                                     |     0.002 |
|               inst_fifo_gen                                                             |     0.002 |
|                 gconvfifo.rf                                                            |     0.002 |
|                   grf.rf                                                                |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                          |     0.001 |
|                       gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                       gsync_stage[3].rd_stg_inst                                        |    <0.001 |
|                       gsync_stage[3].wr_stg_inst                                        |    <0.001 |
|                       gsync_stage[4].rd_stg_inst                                        |    <0.001 |
|                       gsync_stage[4].wr_stg_inst                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                       gr1.rfwft                                                         |    <0.001 |
|                       gras.rsts                                                         |    <0.001 |
|                         c0                                                              |    <0.001 |
|                         c1                                                              |    <0.001 |
|                       rpntr                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                       gwas.wsts                                                         |    <0.001 |
|                         c1                                                              |    <0.001 |
|                         c2                                                              |    <0.001 |
|                       wpntr                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                               |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                          |    <0.001 |
|                         inst_blk_mem_gen                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                 |    <0.001 |
|                             valid.cstr                                                  |    <0.001 |
|                               ramloop[0].ram.r                                          |    <0.001 |
|                                 prim_noinit.ram                                         |    <0.001 |
|                               ramloop[1].ram.r                                          |    <0.001 |
|                                 prim_noinit.ram                                         |    <0.001 |
|                     rstblk                                                              |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                              |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                        |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                               |    <0.001 |
|           I_DMA_REGISTER                                                                |    <0.001 |
|           LITE_READ_MUX_I                                                               |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                    |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                              |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                             |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                   |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                |    <0.001 |
|         I_PRMRY_DATAMOVER                                                               |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                             |     0.007 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                 |     0.005 |
|               I_DATA_FIFO                                                               |     0.005 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                             |     0.005 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                     |     0.005 |
|                     inst_fifo_gen                                                       |     0.005 |
|                       gconvfifo.rf                                                      |     0.005 |
|                         grf.rf                                                          |     0.005 |
|                           gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                             gr1.rfwft                                                   |    <0.001 |
|                             grss.gdc.dc                                                 |    <0.001 |
|                               gsym_dc.dc                                                |    <0.001 |
|                             grss.rsts                                                   |    <0.001 |
|                             rpntr                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                             gwss.wsts                                                   |    <0.001 |
|                             wpntr                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                         |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                    |     0.004 |
|                               inst_blk_mem_gen                                          |     0.004 |
|                                 gnativebmg.native_blk_mem_gen                           |     0.004 |
|                                   valid.cstr                                            |     0.004 |
|                                     ramloop[0].ram.r                                    |     0.004 |
|                                       prim_noinit.ram                                   |     0.004 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                 |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|             I_CMD_STATUS                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|               I_CMD_FIFO                                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|             I_MSTR_PCC                                                                  |    <0.001 |
|             I_RD_DATA_CNTL                                                              |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                             |    <0.001 |
|                     DYNSHREG_F_I                                                        |    <0.001 |
|             I_RD_STATUS_CNTLR                                                           |    <0.001 |
|             I_RESET                                                                     |    <0.001 |
|         I_RST_MODULE                                                                    |     0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                    |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                          |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                        |    <0.001 |
|     ground                                                                              |     0.000 |
|     hdmi_tx_0                                                                           |     0.002 |
|       U0                                                                                |     0.002 |
|         Inst_DVITransmitter                                                             |     0.002 |
|           Inst_TMDSEncoder_blue                                                         |    <0.001 |
|           Inst_TMDSEncoder_green                                                        |    <0.001 |
|           Inst_TMDSEncoder_red                                                          |    <0.001 |
|           Inst_clk_serializer_10_1                                                      |    <0.001 |
|           Inst_d0_serializer_10_1                                                       |    <0.001 |
|           Inst_d1_serializer_10_1                                                       |    <0.001 |
|           Inst_d2_serializer_10_1                                                       |    <0.001 |
|     processing_system7_0                                                                |     1.344 |
|       inst                                                                              |     1.344 |
|     processing_system7_0_axi_periph                                                     |     0.007 |
|       m00_couplers                                                                      |    <0.001 |
|         m00_regslice                                                                    |    <0.001 |
|           inst                                                                          |    <0.001 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|             w_pipe                                                                      |    <0.001 |
|       m01_couplers                                                                      |    <0.001 |
|         m01_regslice                                                                    |    <0.001 |
|           inst                                                                          |    <0.001 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|             w_pipe                                                                      |    <0.001 |
|       m02_couplers                                                                      |    <0.001 |
|         m02_regslice                                                                    |    <0.001 |
|           inst                                                                          |    <0.001 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|             w_pipe                                                                      |    <0.001 |
|       m03_couplers                                                                      |     0.001 |
|         m03_regslice                                                                    |     0.001 |
|           inst                                                                          |     0.001 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|             w_pipe                                                                      |    <0.001 |
|       m04_couplers                                                                      |    <0.001 |
|         m04_regslice                                                                    |    <0.001 |
|           inst                                                                          |    <0.001 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|             w_pipe                                                                      |    <0.001 |
|       m05_couplers                                                                      |    <0.001 |
|         m05_regslice                                                                    |    <0.001 |
|           inst                                                                          |    <0.001 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|             w_pipe                                                                      |    <0.001 |
|       m06_couplers                                                                      |     0.001 |
|         m06_regslice                                                                    |     0.001 |
|           inst                                                                          |     0.001 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|             w_pipe                                                                      |    <0.001 |
|       m07_couplers                                                                      |    <0.001 |
|         m07_regslice                                                                    |    <0.001 |
|           inst                                                                          |    <0.001 |
|             ar_pipe                                                                     |    <0.001 |
|             aw_pipe                                                                     |    <0.001 |
|             b_pipe                                                                      |    <0.001 |
|             r_pipe                                                                      |    <0.001 |
|             w_pipe                                                                      |    <0.001 |
|       xbar                                                                              |     0.001 |
|         inst                                                                            |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                      |     0.001 |
|             addr_arbiter_inst                                                           |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                |    <0.001 |
|             splitter_ar                                                                 |    <0.001 |
|             splitter_aw                                                                 |    <0.001 |
|     vdd                                                                                 |     0.000 |
+-----------------------------------------------------------------------------------------+-----------+


