Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 16:57:37 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1949)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5643)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1949)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2_receiver/db_clk/O_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1802 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5643)
---------------------------------------------------
 There are 5643 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.191        0.000                      0                  212        0.103        0.000                      0                  212        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.191        0.000                      0                  212        0.103        0.000                      0                  212        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.552ns (22.323%)  route 5.401ns (77.677%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=64, routed)          2.933     8.543    at/rom_en/addr_reg_reg_rep_i_216_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.667 r  at/rom_en/addr_reg_reg_rep_i_480/O
                         net (fo=1, routed)           0.000     8.667    at/rom_en/addr_reg_reg_rep_i_480_n_0
    SLICE_X39Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.884 r  at/rom_en/addr_reg_reg_rep_i_210/O
                         net (fo=1, routed)           0.000     8.884    at/rom_en/addr_reg_reg_rep_i_210_n_0
    SLICE_X39Y34         MUXF8 (Prop_muxf8_I1_O)      0.094     8.978 r  at/rom_en/addr_reg_reg_rep_i_75/O
                         net (fo=1, routed)           1.405    10.383    at/rom_en/addr_reg_reg_rep_i_75_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.316    10.699 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000    10.699    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X10Y24         MUXF7 (Prop_muxf7_I1_O)      0.247    10.946 r  at/rom_en/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           0.000    10.946    at/rom_en/addr_reg_reg_rep_i_11_n_0
    SLICE_X10Y24         MUXF8 (Prop_muxf8_I0_O)      0.098    11.044 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           1.062    12.106    at/rom_en/sel[9]
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.761    14.296    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.552ns (22.323%)  route 5.401ns (77.677%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=64, routed)          2.933     8.543    at/rom_en/addr_reg_reg_rep_i_216_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.667 r  at/rom_en/addr_reg_reg_rep_i_480/O
                         net (fo=1, routed)           0.000     8.667    at/rom_en/addr_reg_reg_rep_i_480_n_0
    SLICE_X39Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.884 r  at/rom_en/addr_reg_reg_rep_i_210/O
                         net (fo=1, routed)           0.000     8.884    at/rom_en/addr_reg_reg_rep_i_210_n_0
    SLICE_X39Y34         MUXF8 (Prop_muxf8_I1_O)      0.094     8.978 r  at/rom_en/addr_reg_reg_rep_i_75/O
                         net (fo=1, routed)           1.405    10.383    at/rom_en/addr_reg_reg_rep_i_75_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.316    10.699 r  at/rom_en/addr_reg_reg_rep_i_29/O
                         net (fo=1, routed)           0.000    10.699    at/rom_en/addr_reg_reg_rep_i_29_n_0
    SLICE_X10Y24         MUXF7 (Prop_muxf7_I1_O)      0.247    10.946 r  at/rom_en/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           0.000    10.946    at/rom_en/addr_reg_reg_rep_i_11_n_0
    SLICE_X10Y24         MUXF8 (Prop_muxf8_I0_O)      0.098    11.044 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           1.062    12.106    at/rom_en/sel[9]
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.761    14.296    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.649ns (23.823%)  route 5.273ns (76.177%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  vga/h_count_reg_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  vga/h_count_reg_reg[3]_rep__0/Q
                         net (fo=64, routed)          2.776     8.447    at/rom_en/addr_reg_reg_rep_i_248_1
    SLICE_X39Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  at/rom_en/addr_reg_reg_rep_i_537/O
                         net (fo=1, routed)           0.000     8.571    at/rom_en/addr_reg_reg_rep_i_537_n_0
    SLICE_X39Y29         MUXF7 (Prop_muxf7_I0_O)      0.238     8.809 r  at/rom_en/addr_reg_reg_rep_i_239/O
                         net (fo=1, routed)           0.000     8.809    at/rom_en/addr_reg_reg_rep_i_239_n_0
    SLICE_X39Y29         MUXF8 (Prop_muxf8_I0_O)      0.104     8.913 r  at/rom_en/addr_reg_reg_rep_i_90/O
                         net (fo=1, routed)           1.436    10.349    at/rom_en/addr_reg_reg_rep_i_90_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.316    10.665 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000    10.665    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X11Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    10.910 r  at/rom_en/addr_reg_reg_rep_i_13/O
                         net (fo=1, routed)           0.000    10.910    at/rom_en/addr_reg_reg_rep_i_13_n_0
    SLICE_X11Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    11.014 r  at/rom_en/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           1.061    12.075    at/rom_en/sel[8]
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.758    14.299    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.649ns (23.823%)  route 5.273ns (76.177%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  vga/h_count_reg_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  vga/h_count_reg_reg[3]_rep__0/Q
                         net (fo=64, routed)          2.776     8.447    at/rom_en/addr_reg_reg_rep_i_248_1
    SLICE_X39Y29         LUT6 (Prop_lut6_I4_O)        0.124     8.571 r  at/rom_en/addr_reg_reg_rep_i_537/O
                         net (fo=1, routed)           0.000     8.571    at/rom_en/addr_reg_reg_rep_i_537_n_0
    SLICE_X39Y29         MUXF7 (Prop_muxf7_I0_O)      0.238     8.809 r  at/rom_en/addr_reg_reg_rep_i_239/O
                         net (fo=1, routed)           0.000     8.809    at/rom_en/addr_reg_reg_rep_i_239_n_0
    SLICE_X39Y29         MUXF8 (Prop_muxf8_I0_O)      0.104     8.913 r  at/rom_en/addr_reg_reg_rep_i_90/O
                         net (fo=1, routed)           1.436    10.349    at/rom_en/addr_reg_reg_rep_i_90_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.316    10.665 r  at/rom_en/addr_reg_reg_rep_i_33/O
                         net (fo=1, routed)           0.000    10.665    at/rom_en/addr_reg_reg_rep_i_33_n_0
    SLICE_X11Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    10.910 r  at/rom_en/addr_reg_reg_rep_i_13/O
                         net (fo=1, routed)           0.000    10.910    at/rom_en/addr_reg_reg_rep_i_13_n_0
    SLICE_X11Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    11.014 r  at/rom_en/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           1.061    12.075    at/rom_en/sel[8]
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.758    14.299    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.487ns (21.876%)  route 5.310ns (78.124%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.634     5.155    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=115, routed)         2.776     8.387    at/rom_en/addr_reg_reg_rep_i_116_0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_S_O)       0.276     8.663 r  at/rom_en/addr_reg_reg_rep_i_276/O
                         net (fo=1, routed)           0.000     8.663    at/rom_en/addr_reg_reg_rep_i_276_n_0
    SLICE_X32Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     8.757 r  at/rom_en/addr_reg_reg_rep_i_108/O
                         net (fo=1, routed)           1.475    10.232    at/rom_en/addr_reg_reg_rep_i_108_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.316    10.548 r  at/rom_en/addr_reg_reg_rep_i_37/O
                         net (fo=1, routed)           0.000    10.548    at/rom_en/addr_reg_reg_rep_i_37_n_0
    SLICE_X10Y23         MUXF7 (Prop_muxf7_I1_O)      0.247    10.795 r  at/rom_en/addr_reg_reg_rep_i_15/O
                         net (fo=1, routed)           0.000    10.795    at/rom_en/addr_reg_reg_rep_i_15_n_0
    SLICE_X10Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    10.893 r  at/rom_en/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           1.060    11.953    at/rom_en/sel[7]
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.761    14.296    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.487ns (21.876%)  route 5.310ns (78.124%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.634     5.155    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=115, routed)         2.776     8.387    at/rom_en/addr_reg_reg_rep_i_116_0
    SLICE_X32Y35         MUXF7 (Prop_muxf7_S_O)       0.276     8.663 r  at/rom_en/addr_reg_reg_rep_i_276/O
                         net (fo=1, routed)           0.000     8.663    at/rom_en/addr_reg_reg_rep_i_276_n_0
    SLICE_X32Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     8.757 r  at/rom_en/addr_reg_reg_rep_i_108/O
                         net (fo=1, routed)           1.475    10.232    at/rom_en/addr_reg_reg_rep_i_108_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.316    10.548 r  at/rom_en/addr_reg_reg_rep_i_37/O
                         net (fo=1, routed)           0.000    10.548    at/rom_en/addr_reg_reg_rep_i_37_n_0
    SLICE_X10Y23         MUXF7 (Prop_muxf7_I1_O)      0.247    10.795 r  at/rom_en/addr_reg_reg_rep_i_15/O
                         net (fo=1, routed)           0.000    10.795    at/rom_en/addr_reg_reg_rep_i_15_n_0
    SLICE_X10Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    10.893 r  at/rom_en/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           1.060    11.953    at/rom_en/sel[7]
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.761    14.296    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.593ns (23.556%)  route 5.170ns (76.444%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  vga/h_count_reg_reg[4]/Q
                         net (fo=67, routed)          2.729     8.338    at/rom_en/addr_reg_reg_rep_i_50_0[4]
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.462 r  at/rom_en/addr_reg_reg_rep_i_414/O
                         net (fo=1, routed)           0.000     8.462    at/rom_en/addr_reg_reg_rep_i_414_n_0
    SLICE_X38Y33         MUXF7 (Prop_muxf7_I1_O)      0.247     8.709 r  at/rom_en/addr_reg_reg_rep_i_177/O
                         net (fo=1, routed)           0.000     8.709    at/rom_en/addr_reg_reg_rep_i_177_n_0
    SLICE_X38Y33         MUXF8 (Prop_muxf8_I0_O)      0.098     8.807 r  at/rom_en/addr_reg_reg_rep_i_59/O
                         net (fo=1, routed)           1.304    10.111    at/rom_en/addr_reg_reg_rep_i_59_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I3_O)        0.319    10.430 r  at/rom_en/addr_reg_reg_rep_i_25/O
                         net (fo=1, routed)           0.000    10.430    at/rom_en/addr_reg_reg_rep_i_25_n_0
    SLICE_X11Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    10.675 r  at/rom_en/addr_reg_reg_rep_i_9/O
                         net (fo=1, routed)           0.000    10.675    at/rom_en/addr_reg_reg_rep_i_9_n_0
    SLICE_X11Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    10.779 r  at/rom_en/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           1.137    11.916    at/rom_en/sel[10]
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.758    14.299    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 1.593ns (23.556%)  route 5.170ns (76.444%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  vga/h_count_reg_reg[4]/Q
                         net (fo=67, routed)          2.729     8.338    at/rom_en/addr_reg_reg_rep_i_50_0[4]
    SLICE_X38Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.462 r  at/rom_en/addr_reg_reg_rep_i_414/O
                         net (fo=1, routed)           0.000     8.462    at/rom_en/addr_reg_reg_rep_i_414_n_0
    SLICE_X38Y33         MUXF7 (Prop_muxf7_I1_O)      0.247     8.709 r  at/rom_en/addr_reg_reg_rep_i_177/O
                         net (fo=1, routed)           0.000     8.709    at/rom_en/addr_reg_reg_rep_i_177_n_0
    SLICE_X38Y33         MUXF8 (Prop_muxf8_I0_O)      0.098     8.807 r  at/rom_en/addr_reg_reg_rep_i_59/O
                         net (fo=1, routed)           1.304    10.111    at/rom_en/addr_reg_reg_rep_i_59_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I3_O)        0.319    10.430 r  at/rom_en/addr_reg_reg_rep_i_25/O
                         net (fo=1, routed)           0.000    10.430    at/rom_en/addr_reg_reg_rep_i_25_n_0
    SLICE_X11Y22         MUXF7 (Prop_muxf7_I1_O)      0.245    10.675 r  at/rom_en/addr_reg_reg_rep_i_9/O
                         net (fo=1, routed)           0.000    10.675    at/rom_en/addr_reg_reg_rep_i_9_n_0
    SLICE_X11Y22         MUXF8 (Prop_muxf8_I0_O)      0.104    10.779 r  at/rom_en/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           1.137    11.916    at/rom_en/sel[10]
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.758    14.299    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.719ns (25.496%)  route 5.023ns (74.504%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.671     8.243    at/rom_en/addr_reg_reg_rep_i_376_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.297     8.540 r  at/rom_en/addr_reg_reg_rep_i_797/O
                         net (fo=1, routed)           0.000     8.540    at/rom_en/addr_reg_reg_rep_i_797_n_0
    SLICE_X42Y33         MUXF7 (Prop_muxf7_I0_O)      0.241     8.781 r  at/rom_en/addr_reg_reg_rep_i_369/O
                         net (fo=1, routed)           0.000     8.781    at/rom_en/addr_reg_reg_rep_i_369_n_0
    SLICE_X42Y33         MUXF8 (Prop_muxf8_I0_O)      0.098     8.879 r  at/rom_en/addr_reg_reg_rep_i_155/O
                         net (fo=1, routed)           1.261    10.140    at/rom_en/addr_reg_reg_rep_i_155_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.319    10.459 r  at/rom_en/addr_reg_reg_rep_i_49/O
                         net (fo=1, routed)           0.000    10.459    at/rom_en/addr_reg_reg_rep_i_49_n_0
    SLICE_X10Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.706 r  at/rom_en/addr_reg_reg_rep_i_21/O
                         net (fo=1, routed)           0.000    10.706    at/rom_en/addr_reg_reg_rep_i_21_n_0
    SLICE_X10Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    10.804 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.092    11.896    at/rom_en/sel[4]
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.761    14.296    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.719ns (25.496%)  route 5.023ns (74.504%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.419     5.572 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.671     8.243    at/rom_en/addr_reg_reg_rep_i_376_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.297     8.540 r  at/rom_en/addr_reg_reg_rep_i_797/O
                         net (fo=1, routed)           0.000     8.540    at/rom_en/addr_reg_reg_rep_i_797_n_0
    SLICE_X42Y33         MUXF7 (Prop_muxf7_I0_O)      0.241     8.781 r  at/rom_en/addr_reg_reg_rep_i_369/O
                         net (fo=1, routed)           0.000     8.781    at/rom_en/addr_reg_reg_rep_i_369_n_0
    SLICE_X42Y33         MUXF8 (Prop_muxf8_I0_O)      0.098     8.879 r  at/rom_en/addr_reg_reg_rep_i_155/O
                         net (fo=1, routed)           1.261    10.140    at/rom_en/addr_reg_reg_rep_i_155_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.319    10.459 r  at/rom_en/addr_reg_reg_rep_i_49/O
                         net (fo=1, routed)           0.000    10.459    at/rom_en/addr_reg_reg_rep_i_49_n_0
    SLICE_X10Y22         MUXF7 (Prop_muxf7_I1_O)      0.247    10.706 r  at/rom_en/addr_reg_reg_rep_i_21/O
                         net (fo=1, routed)           0.000    10.706    at/rom_en/addr_reg_reg_rep_i_21_n_0
    SLICE_X10Y22         MUXF8 (Prop_muxf8_I0_O)      0.098    10.804 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.092    11.896    at/rom_en/sel[4]
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.492    14.833    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.761    14.296    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  2.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    uart1/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.829     1.957    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    uart1/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    uart1/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.829     1.957    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    uart1/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.957    uart1/baudrate_gen/counter_reg[24]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.829     1.957    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    uart1/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    uart1/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X35Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.829     1.957    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    uart1/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.906    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    uart1/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X35Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.829     1.957    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    uart1/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.906    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X35Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.829     1.957    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    uart1/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.906    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    uart1/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X35Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.829     1.957    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    uart1/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.563     1.446    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.706    uart1/baudrate_gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.906    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    uart1/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X35Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.829     1.957    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    uart1/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.495%)  route 0.075ns (26.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  ps2_receiver/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.075     1.717    ps2_receiver/db_clk/count_reg[0]
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  ps2_receiver/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    ps2_receiver/db_clk/count[2]_i_1_n_0
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.865     1.992    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.091     1.581    ps2_receiver/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  ps2_receiver/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.133     1.751    ps2_receiver/db_clk/count_reg[2]
    SLICE_X6Y0           LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  ps2_receiver/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    ps2_receiver/db_clk/count[1]_i_1_n_0
    SLICE_X6Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.865     1.992    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.120     1.610    ps2_receiver/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y7     lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y27    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y27    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y7     lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y27    rgb_reg_reg[11]_lopt_replica_11/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5615 Endpoints
Min Delay          5615 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[201][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 1.441ns (12.641%)  route 9.960ns (87.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.960    11.402    at/reset_IBUF
    SLICE_X38Y29         FDCE                                         f  at/mem_reg[201][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[201][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 1.441ns (12.641%)  route 9.960ns (87.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.960    11.402    at/reset_IBUF
    SLICE_X38Y29         FDCE                                         f  at/mem_reg[201][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[201][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 1.441ns (12.641%)  route 9.960ns (87.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.960    11.402    at/reset_IBUF
    SLICE_X38Y29         FDCE                                         f  at/mem_reg[201][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[201][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 1.441ns (12.641%)  route 9.960ns (87.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.960    11.402    at/reset_IBUF
    SLICE_X38Y29         FDCE                                         f  at/mem_reg[201][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[206][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 1.441ns (12.641%)  route 9.960ns (87.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.960    11.402    at/reset_IBUF
    SLICE_X39Y29         FDCE                                         f  at/mem_reg[206][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[207][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.397ns  (logic 1.441ns (12.646%)  route 9.956ns (87.354%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.956    11.397    at/reset_IBUF
    SLICE_X40Y30         FDCE                                         f  at/mem_reg[207][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[207][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.397ns  (logic 1.441ns (12.646%)  route 9.956ns (87.354%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.956    11.397    at/reset_IBUF
    SLICE_X40Y30         FDCE                                         f  at/mem_reg[207][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[65][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.257ns  (logic 1.564ns (13.894%)  route 9.693ns (86.106%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=87, routed)          3.879     4.397    uart1/receiver/Q[3]
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.521 r  uart1/receiver/mem[95][6]_i_3/O
                         net (fo=1, routed)           0.263     4.784    uart1/receiver/mem[95][6]_i_3_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.908 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          0.529     5.437    at/mem_reg[83][0]_0
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.118     5.555 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          2.445     8.000    at/mem[108][6]_i_2_n_0
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.354     8.354 r  at/mem[79][6]_i_2/O
                         net (fo=12, routed)          1.312     9.666    at/mem[79][6]_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.326     9.992 r  at/mem[65][6]_i_1/O
                         net (fo=7, routed)           1.265    11.257    at/mem[65][6]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  at/mem_reg[65][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[65][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.257ns  (logic 1.564ns (13.894%)  route 9.693ns (86.106%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=87, routed)          3.879     4.397    uart1/receiver/Q[3]
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.521 r  uart1/receiver/mem[95][6]_i_3/O
                         net (fo=1, routed)           0.263     4.784    uart1/receiver/mem[95][6]_i_3_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.908 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          0.529     5.437    at/mem_reg[83][0]_0
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.118     5.555 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          2.445     8.000    at/mem[108][6]_i_2_n_0
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.354     8.354 r  at/mem[79][6]_i_2/O
                         net (fo=12, routed)          1.312     9.666    at/mem[79][6]_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.326     9.992 r  at/mem[65][6]_i_1/O
                         net (fo=7, routed)           1.265    11.257    at/mem[65][6]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  at/mem_reg[65][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[65][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.257ns  (logic 1.564ns (13.894%)  route 9.693ns (86.106%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[3]/Q
                         net (fo=87, routed)          3.879     4.397    uart1/receiver/Q[3]
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.124     4.521 r  uart1/receiver/mem[95][6]_i_3/O
                         net (fo=1, routed)           0.263     4.784    uart1/receiver/mem[95][6]_i_3_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.908 r  uart1/receiver/mem[95][6]_i_2/O
                         net (fo=13, routed)          0.529     5.437    at/mem_reg[83][0]_0
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.118     5.555 r  at/mem[108][6]_i_2/O
                         net (fo=16, routed)          2.445     8.000    at/mem[108][6]_i_2_n_0
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.354     8.354 r  at/mem[79][6]_i_2/O
                         net (fo=12, routed)          1.312     9.666    at/mem[79][6]_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.326     9.992 r  at/mem[65][6]_i_1/O
                         net (fo=7, routed)           1.265    11.257    at/mem[65][6]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  at/mem_reg[65][5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[138][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=88, routed)          0.124     0.265    at/mem_reg[13][6]_0[2]
    SLICE_X3Y31          FDCE                                         r  at/mem_reg[138][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  uart2/en_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/en_reg/Q
                         net (fo=2, routed)           0.125     0.266    uart2/transmitter/en
    SLICE_X1Y5           FDRE                                         r  uart2/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  uart1/transmitter/temp_reg[0]/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    uart1/transmitter/temp_reg_n_0_[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  uart1/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.273    uart1/transmitter/bit_out_i_3_n_0
    SLICE_X2Y41          FDRE                                         r  uart1/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[7]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.088     0.229    uart2/transmitter/count_reg[7]
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.045     0.274 r  uart2/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.274    uart2/transmitter/bit_out_i_3__0_n_0
    SLICE_X2Y5           FDRE                                         r  uart2/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  uart2/last_rec_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart2/receiver/last_rec
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.099     0.289 r  uart2/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart2/receiver_n_1
    SLICE_X0Y4           FDRE                                         r  uart2/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[143][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.088%)  route 0.152ns (51.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          0.152     0.293    at/mem_reg[13][6]_0[0]
    SLICE_X5Y33          FDCE                                         r  at/mem_reg[143][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart2/receiver/last_bit
    SLICE_X1Y2           LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart2/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uart2/receiver/receiving_i_1__0_n_0
    SLICE_X1Y2           FDRE                                         r  uart2/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart2/receiver/last_bit
    SLICE_X1Y2           LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart2/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uart2/receiver/received_i_1__0_n_0
    SLICE_X1Y2           FDRE                                         r  uart2/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[129][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.224%)  route 0.138ns (45.776%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=87, routed)          0.138     0.302    at/mem_reg[13][6]_0[3]
    SLICE_X6Y34          FDCE                                         r  at/mem_reg[129][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.076     0.204    uart1/receiver/last_bit
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.099     0.303 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.303    uart1/receiver/received_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 3.986ns (60.795%)  route 2.571ns (39.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.571     8.169    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.700 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.700    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 3.959ns (61.564%)  route 2.472ns (38.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.634     5.155    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.472     8.083    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.586 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.586    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.424ns  (logic 3.953ns (61.523%)  route 2.472ns (38.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.634     5.155    vga/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.472     8.083    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.580 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.580    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.382ns  (logic 4.113ns (64.450%)  route 2.269ns (35.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.269     7.830    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.694    11.524 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.524    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 3.980ns (65.464%)  route 2.100ns (34.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.100     7.698    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.222 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.222    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 4.123ns (68.141%)  route 1.928ns (31.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.928     7.489    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.704    11.193 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.193    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 3.961ns (65.741%)  route 2.064ns (34.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           2.064     7.663    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.168 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.168    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.987ns  (logic 3.977ns (66.430%)  route 2.010ns (33.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           2.010     7.608    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.129 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.129    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 4.094ns (68.617%)  route 1.873ns (31.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.873     7.434    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.675    11.109 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.109    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.966ns  (logic 4.087ns (68.512%)  route 1.879ns (31.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.879     7.440    rgb_reg_reg[11]_lopt_replica_6_1
    N18                  OBUF (Prop_obuf_I_O)         3.668    11.108 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.108    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.499%)  route 0.121ns (39.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.121     1.739    vga/w_y[5]
    SLICE_X6Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga/v_count_next[5]_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.963%)  route 0.159ns (46.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  vga/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.159     1.776    vga/Q[2]
    SLICE_X6Y7           LUT6 (Prop_lut6_I2_O)        0.045     1.821 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.821    vga/v_count_next[9]_i_2_n_0
    SLICE_X6Y7           FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.756%)  route 0.180ns (49.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.180     1.797    vga/w_x[8]
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vga/h_count_next_0[8]
    SLICE_X6Y8           FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.719%)  route 0.181ns (49.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.181     1.797    vga/w_x[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vga/h_count_next_0[9]
    SLICE_X6Y8           FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.075%)  route 0.185ns (49.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.185     1.803    vga/Q[1]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    vga/v_count_next[0]_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.189ns (50.475%)  route 0.185ns (49.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.185     1.803    vga/Q[1]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.048     1.851 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga/v_count_next[1]_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.628%)  route 0.196ns (51.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[4]/Q
                         net (fo=38, routed)          0.196     1.814    vga/Q[4]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    vga/v_count_next[4]_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.187ns (46.691%)  route 0.214ns (53.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.214     1.831    vga/h_count_reg_reg[6]_0[1]
    SLICE_X7Y5           LUT2 (Prop_lut2_I1_O)        0.046     1.877 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    vga/h_count_next_0[1]
    SLICE_X7Y5           FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.101%)  route 0.226ns (54.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.226     1.844    vga/Q[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    vga/v_count_next[2]_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.188ns (45.366%)  route 0.226ns (54.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.226     1.844    vga/Q[0]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.047     1.891 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.891    vga/v_count_next[3]_i_1_n_0
    SLICE_X6Y6           FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.411ns  (logic 1.696ns (22.891%)  route 5.715ns (77.109%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.837     6.285    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.124     6.409 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.479     6.888    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  ps2_receiver/db_clk/O_i_1/O
                         net (fo=1, routed)           0.399     7.411    ps2_receiver/db_clk/O_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  ps2_receiver/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  ps2_receiver/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.351ns  (logic 1.696ns (23.079%)  route 5.654ns (76.921%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.837     6.285    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.124     6.409 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.817     7.227    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I3_O)        0.124     7.351 r  ps2_receiver/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.351    ps2_receiver/db_clk/count[2]_i_1_n_0
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.001ns  (logic 1.696ns (24.231%)  route 5.305ns (75.769%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.837     6.285    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.124     6.409 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.468     6.877    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.001 r  ps2_receiver/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.001    ps2_receiver/db_clk/count[4]_i_1_n_0
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.860ns  (logic 1.696ns (24.731%)  route 5.163ns (75.269%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.837     6.285    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.124     6.409 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.326     6.736    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     6.860 r  ps2_receiver/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.860    ps2_receiver/db_clk/count[1]_i_1_n_0
    SLICE_X6Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 1.696ns (24.745%)  route 5.159ns (75.255%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.837     6.285    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.124     6.409 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.322     6.732    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I1_O)        0.124     6.856 r  ps2_receiver/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.856    ps2_receiver/db_clk/count[0]_i_1_n_0
    SLICE_X6Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/Iv_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.631ns  (logic 1.600ns (24.138%)  route 5.030ns (75.862%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.837     6.285    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X4Y0           LUT2 (Prop_lut2_I0_O)        0.152     6.437 r  ps2_receiver/db_clk/Iv_i_1/O
                         net (fo=1, routed)           0.193     6.631    ps2_receiver/db_clk/clear
    SLICE_X4Y0           FDRE                                         r  ps2_receiver/db_clk/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  ps2_receiver/db_clk/Iv_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.600ns  (logic 1.576ns (23.879%)  route 5.024ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.247     5.699    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124     5.823 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.776     6.600    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X5Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.600ns  (logic 1.576ns (23.879%)  route 5.024ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.247     5.699    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124     5.823 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.776     6.600    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X5Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.600ns  (logic 1.576ns (23.879%)  route 5.024ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.247     5.699    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124     5.823 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.776     6.600    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X5Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.600ns  (logic 1.576ns (23.879%)  route 5.024ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.247     5.699    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124     5.823 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.776     6.600    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X5Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.115     0.243    vga/h_count_next[7]
    SLICE_X7Y7           FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[0]
    SLICE_X7Y6           FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.100     0.264    vga/v_count_next[2]
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.101     0.265    vga/v_count_next[5]
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.295%)  route 0.123ns (45.705%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[2]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[2]/Q
                         net (fo=2, routed)           0.123     0.269    ps2_receiver/datacur[2]
    SLICE_X9Y3           FDRE                                         r  ps2_receiver/keycode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  ps2_receiver/keycode_reg[2]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.052%)  route 0.124ns (45.948%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[5]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[5]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_receiver/datacur[5]
    SLICE_X9Y3           FDRE                                         r  ps2_receiver/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  ps2_receiver/keycode_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.107     0.271    vga/v_count_next[0]
    SLICE_X4Y6           FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.167ns (57.565%)  route 0.123ns (42.435%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[1]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[1]/Q
                         net (fo=2, routed)           0.123     0.290    ps2_receiver/datacur[1]
    SLICE_X8Y3           FDRE                                         r  ps2_receiver/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  ps2_receiver/keycode_reg[1]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.167ns (57.565%)  route 0.123ns (42.435%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[3]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[3]/Q
                         net (fo=2, routed)           0.123     0.290    ps2_receiver/datacur[3]
    SLICE_X8Y3           FDRE                                         r  ps2_receiver/keycode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  ps2_receiver/keycode_reg[3]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.167ns (57.565%)  route 0.123ns (42.435%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[6]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[6]/Q
                         net (fo=2, routed)           0.123     0.290    ps2_receiver/datacur[6]
    SLICE_X8Y3           FDRE                                         r  ps2_receiver/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.836     1.963    ps2_receiver/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  ps2_receiver/keycode_reg[6]/C





