Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  1 19:18:36 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: generator/temp_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: key_detecter/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: key_detecter/uut/db_clk/O_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe1_unit/s_x_reg_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe2_unit/s_x_reg_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pipe3_unit/s_x_reg_reg[9]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: rh1/temp_clk_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: rh2/temp_clk_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: rh3/temp_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: translate1/temp_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: translate2/temp_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: translate3/temp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 345 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.740        0.000                      0                 1685        0.146        0.000                      0                 1685        4.500        0.000                       0                   527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.740        0.000                      0                 1522        0.146        0.000                      0                 1522        4.500        0.000                       0                   527  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.850        0.000                      0                  163        0.906        0.000                      0                  163  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 3.074ns (37.903%)  route 5.036ns (62.097%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.587     5.108    pipe_rom_unit3/clk
    RAMB36_X2Y15         RAMB36E1                                     r  pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.562 f  pipe_rom_unit3/color_data[2]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.479    10.041    pipe3_unit/color_data[2]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.165 r  pipe3_unit/object_out_on_INST_0_i_3/O
                         net (fo=1, routed)           0.154    10.320    pipe3_unit/object_out_on_INST_0_i_3_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.444 r  pipe3_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.911    11.355    pipe3_unit/object_out_on0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.479 r  pipe3_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.783    12.262    pipes_on_3
    SLICE_X41Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.386 r  rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.709    13.094    rgb_reg[2]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.218 r  rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.218    rgb_reg[2]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.029    14.959    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -13.218    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 3.074ns (38.068%)  route 5.001ns (61.932%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.607     5.128    pipe_rom_unit2/clk
    RAMB36_X0Y2          RAMB36E1                                     r  pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.582 r  pipe_rom_unit2/color_data[8]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.261     9.843    pipe2_unit/color_data[8]
    SLICE_X40Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.967 r  pipe2_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.667    10.633    pipe2_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.757 r  pipe2_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.444    11.201    pipe2_unit/object_out_on0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.325 r  pipe2_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.876    12.201    pipes_on_2
    SLICE_X40Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.325 r  rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.754    13.079    rgb_reg[11]_i_5_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.203 r  rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    13.203    rgb_reg[11]_i_2_n_0
    SLICE_X38Y41         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.077    15.015    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 3.074ns (38.367%)  route 4.938ns (61.633%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.587     5.108    pipe_rom_unit3/clk
    RAMB36_X2Y15         RAMB36E1                                     r  pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.562 f  pipe_rom_unit3/color_data[2]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.479    10.041    pipe3_unit/color_data[2]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.165 r  pipe3_unit/object_out_on_INST_0_i_3/O
                         net (fo=1, routed)           0.154    10.320    pipe3_unit/object_out_on_INST_0_i_3_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.444 r  pipe3_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.911    11.355    pipe3_unit/object_out_on0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.479 r  pipe3_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.705    12.183    pipes_on_3
    SLICE_X43Y39         LUT5 (Prop_lut5_I3_O)        0.124    12.307 r  rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.689    12.996    rgb_reg[7]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.120 r  rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.120    rgb_reg[7]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.029    14.959    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.074ns (38.465%)  route 4.918ns (61.535%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.587     5.108    pipe_rom_unit3/clk
    RAMB36_X2Y15         RAMB36E1                                     r  pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.562 f  pipe_rom_unit3/color_data[2]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.479    10.041    pipe3_unit/color_data[2]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.165 r  pipe3_unit/object_out_on_INST_0_i_3/O
                         net (fo=1, routed)           0.154    10.320    pipe3_unit/object_out_on_INST_0_i_3_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.444 r  pipe3_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.911    11.355    pipe3_unit/object_out_on0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.479 r  pipe3_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.674    12.153    pipes_on_3
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.277 r  rgb_reg[10]_i_3/O
                         net (fo=1, routed)           0.699    12.976    rgb_reg[10]_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.100 r  rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.100    rgb_reg[10]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)        0.077    15.009    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 3.074ns (38.485%)  route 4.914ns (61.515%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.587     5.108    pipe_rom_unit3/clk
    RAMB36_X2Y15         RAMB36E1                                     r  pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.562 f  pipe_rom_unit3/color_data[2]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.479    10.041    pipe3_unit/color_data[2]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.165 r  pipe3_unit/object_out_on_INST_0_i_3/O
                         net (fo=1, routed)           0.154    10.320    pipe3_unit/object_out_on_INST_0_i_3_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.444 r  pipe3_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.911    11.355    pipe3_unit/object_out_on0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.479 r  pipe3_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.543    12.022    pipes_on_3
    SLICE_X42Y36         LUT5 (Prop_lut5_I3_O)        0.124    12.146 r  rgb_reg[9]_i_3/O
                         net (fo=1, routed)           0.826    12.972    rgb_reg[9]_i_3_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I5_O)        0.124    13.096 r  rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.096    rgb_reg[9]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X42Y42         FDRE (Setup_fdre_C_D)        0.081    15.013    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 3.074ns (38.805%)  route 4.848ns (61.195%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.587     5.108    pipe_rom_unit3/clk
    RAMB36_X2Y15         RAMB36E1                                     r  pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.562 f  pipe_rom_unit3/color_data[2]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.479    10.041    pipe3_unit/color_data[2]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.165 r  pipe3_unit/object_out_on_INST_0_i_3/O
                         net (fo=1, routed)           0.154    10.320    pipe3_unit/object_out_on_INST_0_i_3_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.444 r  pipe3_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.911    11.355    pipe3_unit/object_out_on0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.479 r  pipe3_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.544    12.023    pipes_on_3
    SLICE_X42Y36         LUT5 (Prop_lut5_I3_O)        0.124    12.147 r  rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.759    12.906    rgb_reg[1]_i_3_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.030 r  rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.030    rgb_reg[1]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.029    14.961    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.074ns (39.187%)  route 4.770ns (60.813%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.607     5.128    pipe_rom_unit2/clk
    RAMB36_X0Y2          RAMB36E1                                     r  pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.582 r  pipe_rom_unit2/color_data[8]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.261     9.843    pipe2_unit/color_data[8]
    SLICE_X40Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.967 r  pipe2_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.667    10.633    pipe2_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.757 r  pipe2_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.444    11.201    pipe2_unit/object_out_on0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.325 r  pipe2_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.831    12.156    pipes_on_2
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124    12.280 r  rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.568    12.848    rgb_reg[0]_i_3_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.972 r  rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.972    rgb_reg[0]_i_1_n_0
    SLICE_X40Y41         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031    14.971    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 3.074ns (39.214%)  route 4.765ns (60.786%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.607     5.128    pipe_rom_unit2/clk
    RAMB36_X0Y2          RAMB36E1                                     r  pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.582 r  pipe_rom_unit2/color_data[8]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.261     9.843    pipe2_unit/color_data[8]
    SLICE_X40Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.967 r  pipe2_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.667    10.633    pipe2_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.757 r  pipe2_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.444    11.201    pipe2_unit/object_out_on0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.325 r  pipe2_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.824    12.150    pipes_on_2
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    12.274 r  rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.569    12.843    rgb_reg[6]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.967 r  rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.967    rgb_reg[6]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.031    14.969    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 3.074ns (39.695%)  route 4.670ns (60.305%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.607     5.128    pipe_rom_unit2/clk
    RAMB36_X0Y2          RAMB36E1                                     r  pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.582 r  pipe_rom_unit2/color_data[8]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.261     9.843    pipe2_unit/color_data[8]
    SLICE_X40Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.967 r  pipe2_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.667    10.633    pipe2_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.757 r  pipe2_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.444    11.201    pipe2_unit/object_out_on0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.325 r  pipe2_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.829    12.154    pipes_on_2
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.124    12.278 r  rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.470    12.748    rgb_reg[3]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.872 r  rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.872    rgb_reg[3]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.031    14.969    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 3.074ns (39.470%)  route 4.714ns (60.530%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.607     5.128    pipe_rom_unit2/clk
    RAMB36_X0Y2          RAMB36E1                                     r  pipe_rom_unit2/color_data[8]_INST_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.582 r  pipe_rom_unit2/color_data[8]_INST_0/DOADO[0]
                         net (fo=2, routed)           2.261     9.843    pipe2_unit/color_data[8]
    SLICE_X40Y36         LUT4 (Prop_lut4_I3_O)        0.124     9.967 r  pipe2_unit/object_out_on_INST_0_i_2/O
                         net (fo=1, routed)           0.667    10.633    pipe2_unit/object_out_on_INST_0_i_2_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.757 r  pipe2_unit/object_out_on_INST_0_i_1/O
                         net (fo=1, routed)           0.444    11.201    pipe2_unit/object_out_on0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.325 r  pipe2_unit/object_out_on_INST_0/O
                         net (fo=12, routed)          0.757    12.083    pipes_on_2
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.124    12.207 r  rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.585    12.792    rgb_reg[8]_i_3_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.916 r  rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    12.916    rgb_reg[8]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.081    15.019    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  2.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.784%)  route 0.093ns (33.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.554     1.437    bird_unit/clk
    SLICE_X47Y28         FDCE                                         r  bird_unit/extra_up_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  bird_unit/extra_up_reg_reg[23]/Q
                         net (fo=5, routed)           0.093     1.671    bird_unit/extra_up_reg[23]
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.716 r  bird_unit/extra_up_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.716    bird_unit/extra_up_reg[24]_i_1_n_0
    SLICE_X46Y28         FDCE                                         r  bird_unit/extra_up_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.822     1.949    bird_unit/clk
    SLICE_X46Y28         FDCE                                         r  bird_unit/extra_up_reg_reg[24]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.120     1.570    bird_unit/extra_up_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.551     1.434    bird_unit/clk
    SLICE_X47Y25         FDCE                                         r  bird_unit/extra_up_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  bird_unit/extra_up_reg_reg[10]/Q
                         net (fo=5, routed)           0.110     1.686    bird_unit/extra_up_reg[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.731 r  bird_unit/extra_up_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.731    bird_unit/extra_up_reg[11]_i_1_n_0
    SLICE_X46Y25         FDCE                                         r  bird_unit/extra_up_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.818     1.945    bird_unit/clk
    SLICE_X46Y25         FDCE                                         r  bird_unit/extra_up_reg_reg[11]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X46Y25         FDCE (Hold_fdce_C_D)         0.120     1.567    bird_unit/extra_up_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.972%)  route 0.114ns (38.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.551     1.434    bird_unit/clk
    SLICE_X47Y24         FDCE                                         r  bird_unit/extra_up_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  bird_unit/extra_up_reg_reg[7]/Q
                         net (fo=5, routed)           0.114     1.689    bird_unit/extra_up_reg[7]
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  bird_unit/extra_up_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.734    bird_unit/extra_up_reg[8]_i_1_n_0
    SLICE_X46Y24         FDCE                                         r  bird_unit/extra_up_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.818     1.945    bird_unit/clk
    SLICE_X46Y24         FDCE                                         r  bird_unit/extra_up_reg_reg[8]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X46Y24         FDCE (Hold_fdce_C_D)         0.121     1.568    bird_unit/extra_up_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bird_unit/btnU_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/btnU_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.553     1.436    bird_unit/clk
    SLICE_X32Y27         FDCE                                         r  bird_unit/btnU_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  bird_unit/btnU_reg_reg[5]/Q
                         net (fo=2, routed)           0.130     1.707    bird_unit/btnU_reg[5]
    SLICE_X32Y27         FDCE                                         r  bird_unit/btnU_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.819     1.946    bird_unit/clk
    SLICE_X32Y27         FDCE                                         r  bird_unit/btnU_reg_reg[6]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.075     1.511    bird_unit/btnU_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.551     1.434    bird_unit/clk
    SLICE_X46Y24         FDCE                                         r  bird_unit/extra_up_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  bird_unit/extra_up_reg_reg[6]/Q
                         net (fo=5, routed)           0.106     1.705    bird_unit/extra_up_reg[6]
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.750 r  bird_unit/extra_up_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.750    bird_unit/extra_up_reg[7]_i_1_n_0
    SLICE_X47Y24         FDCE                                         r  bird_unit/extra_up_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.818     1.945    bird_unit/clk
    SLICE_X47Y24         FDCE                                         r  bird_unit/extra_up_reg_reg[7]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X47Y24         FDCE (Hold_fdce_C_D)         0.091     1.538    bird_unit/extra_up_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.552     1.435    bird_unit/clk
    SLICE_X46Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  bird_unit/extra_up_reg_reg[1]/Q
                         net (fo=5, routed)           0.106     1.706    bird_unit/extra_up_reg[1]
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.751 r  bird_unit/extra_up_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    bird_unit/extra_up_reg[2]_i_1_n_0
    SLICE_X47Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.819     1.946    bird_unit/clk
    SLICE_X47Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[2]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X47Y23         FDCE (Hold_fdce_C_D)         0.091     1.539    bird_unit/extra_up_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bird_unit/extra_up_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.229%)  route 0.163ns (46.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.552     1.435    bird_unit/clk
    SLICE_X47Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  bird_unit/extra_up_reg_reg[3]/Q
                         net (fo=5, routed)           0.163     1.740    bird_unit/extra_up_reg[3]
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  bird_unit/extra_up_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.785    bird_unit/extra_up_reg[4]_i_1_n_0
    SLICE_X46Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.819     1.946    bird_unit/clk
    SLICE_X46Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[4]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y23         FDCE (Hold_fdce_C_D)         0.121     1.569    bird_unit/extra_up_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.993%)  route 0.347ns (60.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.561     1.444    vsync_unit/clk
    SLICE_X33Y39         FDCE                                         r  vsync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  vsync_unit/h_count_reg_reg[8]/Q
                         net (fo=22, routed)          0.230     1.815    vsync_unit/x[8]
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  vsync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.117     1.977    vsync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  vsync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.022    vsync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X37Y39         FDCE                                         r  vsync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.830     1.957    vsync_unit/clk
    SLICE_X37Y39         FDCE                                         r  vsync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.092     1.800    vsync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 bird_unit/btnU_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/btnU_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.553     1.436    bird_unit/clk
    SLICE_X32Y27         FDCE                                         r  bird_unit/btnU_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  bird_unit/btnU_reg_reg[6]/Q
                         net (fo=2, routed)           0.119     1.684    bird_unit/btnU_reg[6]
    SLICE_X32Y27         FDCE                                         r  bird_unit/btnU_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.819     1.946    bird_unit/clk
    SLICE_X32Y27         FDCE                                         r  bird_unit/btnU_reg_reg[7]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.017     1.453    bird_unit/btnU_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.324%)  route 0.132ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.559     1.442    vsync_unit/clk
    SLICE_X46Y33         FDCE                                         r  vsync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  vsync_unit/v_count_reg_reg[5]/Q
                         net (fo=43, routed)          0.132     1.738    vsync_unit/y[5]
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.783 r  vsync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.783    vsync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X47Y33         FDCE                                         r  vsync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.827     1.954    vsync_unit/clk
    SLICE_X47Y33         FDCE                                         r  vsync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X47Y33         FDCE (Hold_fdce_C_D)         0.092     1.547    vsync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0   background_unit/color_data[0]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   background_unit/color_data[2]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  background_unit/color_data[6]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16  pipe_rom_unit1/color_data[2]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  pipe_rom_unit1/color_data[6]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   pipe_rom_unit2/color_data[0]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   pipe_rom_unit2/color_data[2]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   pipe_rom_unit2/color_data[6]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  pipe_rom_unit3/color_data[0]_INST_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  pipe_rom_unit3/color_data[2]_INST_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y41  rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y41  rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y41  rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y41  rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  rgb_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y41  rh1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y41  rh1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y41  rh1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y42  rh1/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27  bird_unit/btnU_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27  bird_unit/btnU_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27  bird_unit/btnU_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27  bird_unit/btnU_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27  bird_unit/btnU_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27  bird_unit/btnU_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y23  bird_unit/extra_up_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y25  bird_unit/extra_up_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y25  bird_unit/extra_up_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y25  bird_unit/extra_up_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 0.996ns (17.540%)  route 4.682ns (82.460%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.297    10.761    bird_unit/reset
    SLICE_X46Y21         FDCE                                         f  bird_unit/jump_t_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.436    14.777    bird_unit/clk
    SLICE_X46Y21         FDCE                                         r  bird_unit/jump_t_reg_reg[13]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X46Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    bird_unit/jump_t_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 0.996ns (17.973%)  route 4.546ns (82.027%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.161    10.624    bird_unit/reset
    SLICE_X47Y23         FDCE                                         f  bird_unit/extra_up_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.433    14.774    bird_unit/clk
    SLICE_X47Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    bird_unit/extra_up_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 0.996ns (17.973%)  route 4.546ns (82.027%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.161    10.624    bird_unit/reset
    SLICE_X47Y23         FDCE                                         f  bird_unit/extra_up_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.433    14.774    bird_unit/clk
    SLICE_X47Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    bird_unit/extra_up_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.996ns (17.724%)  route 4.623ns (82.276%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.238    10.702    bird_unit/reset
    SLICE_X46Y19         FDCE                                         f  bird_unit/jump_t_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.437    14.778    bird_unit/clk
    SLICE_X46Y19         FDCE                                         r  bird_unit/jump_t_reg_reg[0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X46Y19         FDCE (Recov_fdce_C_CLR)     -0.319    14.612    bird_unit/jump_t_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.996ns (17.724%)  route 4.623ns (82.276%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.238    10.702    bird_unit/reset
    SLICE_X46Y19         FDCE                                         f  bird_unit/jump_t_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.437    14.778    bird_unit/clk
    SLICE_X46Y19         FDCE                                         r  bird_unit/jump_t_reg_reg[10]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X46Y19         FDCE (Recov_fdce_C_CLR)     -0.319    14.612    bird_unit/jump_t_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 0.996ns (17.973%)  route 4.546ns (82.027%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.161    10.624    bird_unit/reset
    SLICE_X46Y23         FDCE                                         f  bird_unit/extra_up_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.433    14.774    bird_unit/clk
    SLICE_X46Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X46Y23         FDCE (Recov_fdce_C_CLR)     -0.361    14.566    bird_unit/extra_up_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/jump_t_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.996ns (18.122%)  route 4.500ns (81.878%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.115    10.578    bird_unit/reset
    SLICE_X45Y18         FDCE                                         f  bird_unit/jump_t_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.438    14.779    bird_unit/clk
    SLICE_X45Y18         FDCE                                         r  bird_unit/jump_t_reg_reg[1]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X45Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.527    bird_unit/jump_t_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 0.996ns (17.973%)  route 4.546ns (82.027%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.161    10.624    bird_unit/reset
    SLICE_X46Y23         FDCE                                         f  bird_unit/extra_up_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.433    14.774    bird_unit/clk
    SLICE_X46Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[1]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X46Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.608    bird_unit/extra_up_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 0.996ns (17.973%)  route 4.546ns (82.027%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.161    10.624    bird_unit/reset
    SLICE_X46Y23         FDCE                                         f  bird_unit/extra_up_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.433    14.774    bird_unit/clk
    SLICE_X46Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[4]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X46Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.608    bird_unit/extra_up_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 game_FSM/game_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bird_unit/extra_up_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 0.996ns (17.973%)  route 4.546ns (82.027%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.561     5.082    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/game_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  game_FSM/game_state_reg_reg[2]/Q
                         net (fo=6, routed)           0.916     6.516    game_FSM/game_state[2]
    SLICE_X30Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.666 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.469     7.135    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.328     7.463 f  bird_unit_i_1/O
                         net (fo=163, routed)         3.161    10.624    bird_unit/reset
    SLICE_X46Y23         FDCE                                         f  bird_unit/extra_up_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.433    14.774    bird_unit/clk
    SLICE_X46Y23         FDCE                                         r  bird_unit/extra_up_reg_reg[5]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X46Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.608    bird_unit/extra_up_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe2_unit/s_x_reg_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.318ns (38.565%)  route 0.507ns (61.435%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.195     2.268    pipe2_unit/reset
    SLICE_X33Y36         FDPE                                         f  pipe2_unit/s_x_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.827     1.954    pipe2_unit/clk
    SLICE_X33Y36         FDPE                                         r  pipe2_unit/s_x_reg_reg[7]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.362    pipe2_unit/s_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe2_unit/s_x_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.318ns (38.363%)  route 0.511ns (61.637%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.199     2.272    pipe2_unit/reset
    SLICE_X32Y36         FDCE                                         f  pipe2_unit/s_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.827     1.954    pipe2_unit/clk
    SLICE_X32Y36         FDCE                                         r  pipe2_unit/s_x_reg_reg[9]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X32Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    pipe2_unit/s_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe2_unit/s_x_reg_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.318ns (38.363%)  route 0.511ns (61.637%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.199     2.272    pipe2_unit/reset
    SLICE_X32Y36         FDPE                                         f  pipe2_unit/s_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.827     1.954    pipe2_unit/clk
    SLICE_X32Y36         FDPE                                         r  pipe2_unit/s_x_reg_reg[8]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X32Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.362    pipe2_unit/s_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe2_unit/s_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.318ns (36.220%)  route 0.560ns (63.780%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.248     2.321    pipe2_unit/reset
    SLICE_X33Y35         FDCE                                         f  pipe2_unit/s_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.827     1.954    pipe2_unit/clk
    SLICE_X33Y35         FDCE                                         r  pipe2_unit/s_x_reg_reg[5]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    pipe2_unit/s_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe2_unit/s_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.318ns (36.220%)  route 0.560ns (63.780%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.248     2.321    pipe2_unit/reset
    SLICE_X33Y35         FDCE                                         f  pipe2_unit/s_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.827     1.954    pipe2_unit/clk
    SLICE_X33Y35         FDCE                                         r  pipe2_unit/s_x_reg_reg[6]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    pipe2_unit/s_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe2_unit/s_x_reg_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.318ns (36.220%)  route 0.560ns (63.780%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.248     2.321    pipe2_unit/reset
    SLICE_X33Y35         FDPE                                         f  pipe2_unit/s_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.827     1.954    pipe2_unit/clk
    SLICE_X33Y35         FDPE                                         r  pipe2_unit/s_x_reg_reg[4]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     1.362    pipe2_unit/s_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe3_unit/s_x_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.318ns (28.011%)  route 0.817ns (71.989%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.506     2.578    pipe3_unit/reset
    SLICE_X39Y44         FDCE                                         f  pipe3_unit/s_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.832     1.959    pipe3_unit/clk
    SLICE_X39Y44         FDCE                                         r  pipe3_unit/s_x_reg_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    pipe3_unit/s_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe3_unit/s_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.318ns (28.011%)  route 0.817ns (71.989%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.506     2.578    pipe3_unit/reset
    SLICE_X39Y44         FDCE                                         f  pipe3_unit/s_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.832     1.959    pipe3_unit/clk
    SLICE_X39Y44         FDCE                                         r  pipe3_unit/s_x_reg_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    pipe3_unit/s_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe3_unit/s_x_reg_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.318ns (28.011%)  route 0.817ns (71.989%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.506     2.578    pipe3_unit/reset
    SLICE_X39Y44         FDPE                                         f  pipe3_unit/s_x_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.832     1.959    pipe3_unit/clk
    SLICE_X39Y44         FDPE                                         r  pipe3_unit/s_x_reg_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     1.615    pipe3_unit/s_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipe3_unit/s_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.318ns (26.532%)  route 0.881ns (73.468%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.560     1.443    game_FSM/clk
    SLICE_X30Y37         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  game_FSM/start_reg_reg/Q
                         net (fo=5, routed)           0.186     1.793    game_FSM/start_reg
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.043     1.836 f  game_FSM/game_reset_INST_0/O
                         net (fo=1, routed)           0.125     1.962    game_reset
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.111     2.073 f  bird_unit_i_1/O
                         net (fo=163, routed)         0.569     2.642    pipe3_unit/reset
    SLICE_X39Y45         FDCE                                         f  pipe3_unit/s_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.832     1.959    pipe3_unit/clk
    SLICE_X39Y45         FDCE                                         r  pipe3_unit/s_x_reg_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    pipe3_unit/s_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.024    





