
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003253                       # Number of seconds simulated
sim_ticks                                  3252998652                       # Number of ticks simulated
final_tick                               574755921771                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74807                       # Simulator instruction rate (inst/s)
host_op_rate                                   102349                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 240939                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893876                       # Number of bytes of host memory used
host_seconds                                 13501.35                       # Real time elapsed on the host
sim_insts                                  1010000003                       # Number of instructions simulated
sim_ops                                    1381849746                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        85632                       # Number of bytes read from this memory
system.physmem.bytes_read::total                87424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        74112                       # Number of bytes written to this memory
system.physmem.bytes_written::total             74112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          669                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   683                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             579                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  579                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       550876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     26324020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26874896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       550876                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             550876                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22782672                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22782672                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22782672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       550876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     26324020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               49657567                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  7800957                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2872785                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2509521                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       185605                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1415362                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1373619                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           207420                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5841                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3384107                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15977870                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2872785                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1581039                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3289558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          908809                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         344933                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1668555                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         74509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7740777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.377867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.177163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4451219     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           164424      2.12%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           298543      3.86%     63.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           280183      3.62%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           455927      5.89%     72.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           476437      6.15%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           114074      1.47%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85614      1.11%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1414356     18.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7740777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368261                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.048194                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3491341                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        333801                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3181298                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         12874                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         721453                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       313417                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           724                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17879071                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1307                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         721453                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3639047                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           97796                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        40905                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3044397                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        197170                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17397282                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          69293                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         76503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     23113436                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      79205014                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79205014                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14913019                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          8200386                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2049                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            536123                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2667219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       582357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         9707                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       192587                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16447694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13839481                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18695                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5028620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     13783006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7740777                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.787867                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.842674                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2684748     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1443085     18.64%     53.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1250231     16.15%     69.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       774939     10.01%     79.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       807477     10.43%     89.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       474071      6.12%     96.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       211262      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        56430      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        38534      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7740777                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           55067     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17784     21.43%     87.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10143     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10859227     78.47%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109503      0.79%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2374663     17.16%     96.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       495088      3.58%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13839481                       # Type of FU issued
system.switch_cpus.iq.rate                   1.774075                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               82994                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005997                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35521427                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     21478368                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13375871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13922475                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        34379                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       782265                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       143416                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         721453                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           47764                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          4809                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16449699                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        19709                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2667219                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       582357                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        97802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       110265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       208067                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13573651                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2279017                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       265829                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2761814                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2047409                       # Number of branches executed
system.switch_cpus.iew.exec_stores             482797                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.739998                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13391689                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13375871                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8219180                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          20106558                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.714645                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.408781                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5077995                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       185900                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7019324                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.620067                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.312937                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3222498     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1494110     21.29%     67.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       834357     11.89%     79.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       284359      4.05%     83.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       272515      3.88%     87.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       113847      1.62%     88.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       297985      4.25%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        88552      1.26%     94.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       411101      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7019324                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11371778                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2323892                       # Number of memory references committed
system.switch_cpus.commit.loads               1884951                       # Number of loads committed
system.switch_cpus.commit.membars                1000                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779029                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9931216                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        411101                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             23057996                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            33621643                       # The number of ROB writes
system.switch_cpus.timesIdled                    2270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   60180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.780096                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.780096                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.281894                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.281894                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62762669                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17545238                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18401920                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2000                       # number of misc regfile writes
system.l2.replacements                            683                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           330683                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66219                       # Sample count of references to valid blocks.
system.l2.avg_refs                           4.993778                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         35539.313494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.918953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     360.077523                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    157                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           29465.690030                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.542287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.005494                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002396                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.449611                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4381                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4382                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1941                       # number of Writeback hits
system.l2.Writeback_hits::total                  1941                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4381                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4382                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4381                       # number of overall hits
system.l2.overall_hits::total                    4382                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          669                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   683                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          669                       # number of demand (read+write) misses
system.l2.demand_misses::total                    683                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          669                       # number of overall misses
system.l2.overall_misses::total                   683                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       913771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     39287197                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        40200968                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       913771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     39287197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         40200968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       913771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     39287197                       # number of overall miss cycles
system.l2.overall_miss_latency::total        40200968                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5050                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5065                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1941                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1941                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5065                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5065                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.132475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.134847                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.132475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134847                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.132475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134847                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 65269.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58725.257100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58859.396779                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 65269.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 58725.257100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58859.396779                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 65269.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 58725.257100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58859.396779                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  579                       # number of writebacks
system.l2.writebacks::total                       579                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          669                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              683                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               683                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              683                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       830952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     35283022                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36113974                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       830952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     35283022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     36113974                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       830952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     35283022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     36113974                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.132475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.134847                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.132475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134847                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.132475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134847                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59353.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 52739.943199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 52875.510981                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 59353.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 52739.943199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52875.510981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 59353.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 52739.943199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52875.510981                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                541.915544                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001700653                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    542                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1848156.186347                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.915544                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.023903                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.868454                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1668539                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1668539                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1668539                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1668539                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1668539                       # number of overall hits
system.cpu.icache.overall_hits::total         1668539                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1018301                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1018301                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1018301                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1018301                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1018301                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1018301                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1668555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1668555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1668555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1668555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1668555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1668555                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 63643.812500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63643.812500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 63643.812500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63643.812500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 63643.812500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63643.812500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       934048                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       934048                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       934048                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       934048                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       934048                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       934048                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62269.866667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62269.866667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 62269.866667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62269.866667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 62269.866667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62269.866667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5050                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223938316                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5306                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               42204.733509                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   198.866738                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      57.133262                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.776823                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.223177                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2069958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2069958                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       436940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         436940                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1000                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2506898                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2506898                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2506898                       # number of overall hits
system.cpu.dcache.overall_hits::total         2506898                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        12870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12870                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        12870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12870                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        12870                       # number of overall misses
system.cpu.dcache.overall_misses::total         12870                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    397563354                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    397563354                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    397563354                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    397563354                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    397563354                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    397563354                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2082828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2082828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2519768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2519768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2519768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2519768                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006179                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006179                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005108                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30890.703497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30890.703497                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30890.703497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30890.703497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30890.703497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30890.703497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1941                       # number of writebacks
system.cpu.dcache.writebacks::total              1941                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7820                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7820                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7820                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7820                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7820                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5050                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5050                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     69283283                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     69283283                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     69283283                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69283283                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     69283283                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69283283                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13719.461980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13719.461980                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 13719.461980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13719.461980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 13719.461980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13719.461980                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
