/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [10:0] _10_;
  wire [6:0] _11_;
  wire [5:0] _12_;
  wire [5:0] _13_;
  wire [9:0] _14_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [60:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [21:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_44z;
  wire [15:0] celloutsig_0_46z;
  wire [33:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [3:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [26:0] celloutsig_0_75z;
  wire [4:0] celloutsig_0_7z;
  reg [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_3z ? _01_ : _00_);
  assign celloutsig_0_55z = !(celloutsig_0_32z[0] ? celloutsig_0_27z[2] : celloutsig_0_0z[3]);
  assign celloutsig_0_6z = !(_02_ ? celloutsig_0_4z : celloutsig_0_3z);
  assign celloutsig_1_4z = !(celloutsig_1_1z[0] ? celloutsig_1_0z : _03_);
  assign celloutsig_1_12z = !(celloutsig_1_9z ? celloutsig_1_4z : in_data[145]);
  assign celloutsig_1_14z = !(celloutsig_1_3z[2] ? celloutsig_1_6z[2] : celloutsig_1_3z[2]);
  assign celloutsig_0_24z = !(celloutsig_0_2z ? celloutsig_0_23z[3] : _04_);
  assign celloutsig_0_35z = ~celloutsig_0_24z;
  assign celloutsig_0_57z = ~celloutsig_0_46z[6];
  assign celloutsig_0_14z = ~celloutsig_0_3z;
  assign celloutsig_0_2z = ~in_data[0];
  assign celloutsig_0_33z = ~((celloutsig_0_14z | _05_) & (celloutsig_0_10z | celloutsig_0_5z[3]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z[7] | celloutsig_0_2z) & (in_data[27] | _06_));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | _08_) & (celloutsig_0_2z | _09_));
  assign celloutsig_1_15z = ~((celloutsig_1_6z[2] | celloutsig_1_6z[3]) & (in_data[106] | celloutsig_1_0z));
  reg [10:0] _30_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _30_ <= 11'h000;
    else _30_ <= { _10_[10], _07_, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_7z };
  assign out_data[10:0] = _30_;
  reg [6:0] _31_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _31_ <= 7'h00;
    else _31_ <= { in_data[181:177], celloutsig_1_0z, celloutsig_1_0z };
  assign { _11_[6:3], _03_, _11_[1:0] } = _31_;
  reg [9:0] _32_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _32_ <= 10'h000;
    else _32_ <= in_data[15:6];
  assign { _09_, _02_, _14_[7], _06_, _01_, _12_[4], _08_, _12_[2:1], _04_ } = _32_;
  reg [5:0] _33_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _33_ <= 6'h00;
    else _33_ <= { _01_, _12_[4], _08_, _12_[2:1], _04_ };
  assign { _05_, _10_[10], _07_, _13_[2], _00_, _13_[0] } = _33_;
  assign celloutsig_1_18z = celloutsig_1_1z[5:1] >= { celloutsig_1_13z[4], celloutsig_1_8z };
  assign celloutsig_0_11z = { _02_, _14_[7], _06_, _01_, _12_[4], _08_ } >= { celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_0z[4:1] >= celloutsig_0_5z;
  assign celloutsig_0_30z = { celloutsig_0_9z[4], celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_23z } > { in_data[9], celloutsig_0_29z };
  assign celloutsig_1_19z = { celloutsig_1_17z[8:2], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_11z } > { _11_[6:3], _03_, _11_[1], celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_13z[8:4], celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_15z = { in_data[69:60], celloutsig_0_5z, _09_, _02_, _14_[7], _06_, _01_, _12_[4], _08_, _12_[2:1], _04_ } > in_data[71:48];
  assign celloutsig_0_20z = { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_0z } > { in_data[71:62], celloutsig_0_16z };
  assign celloutsig_0_34z = { celloutsig_0_31z[10:6], celloutsig_0_4z } % { 1'h1, celloutsig_0_23z[4:1], celloutsig_0_30z };
  assign celloutsig_1_1z = in_data[113:108] % { 1'h1, in_data[135:131] };
  assign celloutsig_0_21z = { in_data[58:57], celloutsig_0_6z, celloutsig_0_16z, _09_, _02_, _14_[7], _06_, _01_, _12_[4], _08_, _12_[2:1], _04_, _09_, _02_, _14_[7], _06_, _01_, _12_[4], _08_, _12_[2:1], _04_, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, _09_, _02_, _14_[7], _06_, _01_, _12_[4], _08_, _12_[2:1], _04_, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_9z[6:4], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_0z } % { 1'h1, in_data[52:24], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_9z[6:4], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_14z, _09_, _02_, _14_[7], _06_, _01_, _12_[4], _08_, _12_[2:1], _04_, celloutsig_0_9z[6:4], _05_, _10_[10], _07_, _13_[2], _00_, _13_[0], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_44z = celloutsig_0_16z[0] ? { celloutsig_0_32z, celloutsig_0_14z } : celloutsig_0_31z[5:2];
  assign celloutsig_0_48z = celloutsig_0_3z ? { celloutsig_0_21z[52:48], celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_39z, celloutsig_0_20z } : { celloutsig_0_21z[5:1], celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_40z, celloutsig_0_4z, celloutsig_0_27z };
  assign celloutsig_0_64z = in_data[0] ? celloutsig_0_21z[20:17] : celloutsig_0_25z[12:9];
  assign celloutsig_1_6z = celloutsig_1_3z[1] ? { in_data[155:154], celloutsig_1_0z, celloutsig_1_0z } : { celloutsig_1_3z[0], celloutsig_1_3z[2], 1'h0, celloutsig_1_3z[0] };
  assign celloutsig_1_10z = in_data[119] ? { _11_[4:3], _03_, _11_[1] } : { _11_[5], celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_9z ? in_data[151:145] : { celloutsig_1_5z[13:8], celloutsig_1_0z };
  assign celloutsig_1_13z[8:4] = celloutsig_1_1z[4] ? { celloutsig_1_10z[3:2], celloutsig_1_3z } : { celloutsig_1_1z[5], 1'h0, celloutsig_1_1z[3:1] };
  assign celloutsig_0_22z = celloutsig_0_9z[4] ? in_data[8:4] : { celloutsig_0_9z[1], celloutsig_0_4z, celloutsig_0_9z[6:5], 1'h0 };
  assign celloutsig_0_27z = celloutsig_0_7z[3] ? celloutsig_0_21z[14:12] : { celloutsig_0_9z[3:2], celloutsig_0_13z };
  assign celloutsig_0_70z = celloutsig_0_39z[14:11] != { celloutsig_0_0z[3:2], celloutsig_0_14z, celloutsig_0_57z };
  assign celloutsig_1_0z = in_data[191:186] != in_data[169:164];
  assign celloutsig_1_16z = celloutsig_1_7z[7:2] != { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_18z = { celloutsig_0_9z[1:0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_15z } != { _02_, _14_[7], _06_, _01_, _12_[4], _08_, _12_[2:1], _04_, celloutsig_0_2z };
  assign celloutsig_0_31z = in_data[61:50] | { celloutsig_0_28z[8:6], celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_1_8z = celloutsig_1_7z[5:2] | celloutsig_1_7z[6:3];
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_13z } | { _10_[10], _07_, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } | { celloutsig_0_0z[1], celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_1z[4], _11_[6:3], _03_, _11_[1:0] };
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_9z[7:5] >> celloutsig_0_23z[2:0];
  assign celloutsig_0_40z = { celloutsig_0_39z[4:0], celloutsig_0_13z } >> { celloutsig_0_21z[55:51], celloutsig_0_10z };
  assign celloutsig_0_5z = celloutsig_0_0z[3:0] >> { _12_[4], _08_, _12_[2], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[3:2], celloutsig_1_4z, _11_[6:3], _03_, _11_[1:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } >> { _11_[4:3], _03_, _11_[1:0], _11_[6:3], _03_, _11_[1:0], celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z[3:1], celloutsig_0_6z, celloutsig_0_4z } >> { _01_, _12_[4], _08_, _12_[2:1] };
  assign celloutsig_1_17z = in_data[188:179] >> { in_data[182:180], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_39z = { celloutsig_0_29z[14:1], celloutsig_0_9z } <<< { celloutsig_0_9z[6:0], celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_38z };
  assign celloutsig_0_75z = { celloutsig_0_48z[25:0], celloutsig_0_55z } <<< { celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_70z, celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_64z };
  assign celloutsig_1_7z = { celloutsig_1_5z[7:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z } <<< { celloutsig_1_5z[12:3], celloutsig_1_3z };
  assign celloutsig_0_23z = in_data[78:72] <<< { celloutsig_0_9z[7], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_9z[6:3], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_4z } <<< { celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_29z = { celloutsig_0_5z[2], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_9z } <<< { _07_, _13_[2], celloutsig_0_14z, _05_, _10_[10], _07_, _13_[2], _00_, _13_[0], celloutsig_0_18z, celloutsig_0_22z };
  assign celloutsig_0_0z = in_data[15:8] >>> in_data[44:37];
  assign celloutsig_0_46z = celloutsig_0_21z[57:42] >>> { celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_44z, celloutsig_0_0z };
  assign celloutsig_1_3z = { _11_[3], _03_, _11_[1] } >>> celloutsig_1_1z[2:0];
  assign celloutsig_0_28z = celloutsig_0_25z[14:0] >>> in_data[62:48];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 8'h00;
    else if (!clkin_data[128]) celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign _10_[9:0] = { _07_, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_7z };
  assign _11_[2] = _03_;
  assign { _12_[5], _12_[3], _12_[0] } = { _01_, _08_, _04_ };
  assign { _13_[5:3], _13_[1] } = { _05_, _10_[10], _07_, _00_ };
  assign { _14_[9:8], _14_[6:0] } = { _09_, _02_, _06_, _01_, _12_[4], _08_, _12_[2:1], _04_ };
  assign celloutsig_1_13z[3:0] = celloutsig_1_8z;
  assign { out_data[128], out_data[96], out_data[58:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z };
endmodule
