
;; Function HAL_DMAEx_ConfigMuxSync (HAL_DMAEx_ConfigMuxSync, funcdef_no=329, decl_uid=7603, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


HAL_DMAEx_ConfigMuxSync

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={7d,10u} r1={4d,8u,2e} r2={9d,8u} r3={2d,2u,1e} r4={3d,4u} r5={3d,3u} r12={1d,2u} r13={3d,12u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} 
;;    total ref usage 106{51d,52u,3e} in 51{51 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 4 6 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 28 to worklist
  Adding insn 113 to worklist
  Adding insn 66 to worklist
  Adding insn 56 to worklist
  Adding insn 51 to worklist
  Adding insn 34 to worklist
  Adding insn 109 to worklist
  Adding insn 104 to worklist
  Adding insn 134 to worklist
  Adding insn 123 to worklist
  Adding insn 118 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 4 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 112 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 6 to worklist
  Adding insn 54 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 108 to worklist
  Adding insn 33 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
processing block 3 lr out =  1 [r1] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 114 to worklist
processing block 5 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 21 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;;   ======================================================
;;   -- basic block 2 from 10 to 22 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 debug_marker                            :nothing
;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  0--> b  0: i  18 r2=zxn([r0+0x25])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  21 cc=cmp(r2,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  22 pc={(cc!=0)?L71:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 114 to 28 -- after reload
;;   ======================================================

;;	  2--> b  0: i  26 r2=zxn([r0+0x24])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  27 cc=cmp(r2,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i 114 r3=r0                                   :cortex_m4_ex
;;	  5--> b  0: i  24 debug_marker                            :nothing
;;	  5--> b  0: i  25 debug_marker                            :nothing
;;	  6--> b  0: i  28 pc={(cc==0)?L75:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 26
;;   new tail = 28

;;   ======================================================
;;   -- basic block 4 from 109 to 113 -- after reload
;;   ======================================================

;;	  0--> b  0: i  30 debug_marker                            :nothing
;;	  0--> b  0: i  31 debug_marker                            :nothing
;;	  0--> b  0: i  32 debug_marker                            :nothing
;;	  2--> b  0: i 109 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use r5;}:cortex_m4_ex*5
;;	  7--> b  0: i  37 r2=[r1+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i 108 r5=[r1]                                 :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  39 r0=[r1+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  33 r4=[r3+0x48]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  38 r2=r5<<0x18|r2                          :cortex_m4_ex
;;	 13--> b  0: i  40 r0=r0-0x1                               :cortex_m4_ex
;;	 14--> b  0: i  42 r2=r0<<0x13|r2                          :cortex_m4_ex
;;	 15--> b  0: i  43 r0=zxn([r1+0x8])                        :cortex_m4_a,cortex_m4_b
;;	 16--> b  0: i  46 r1=zxn([r1+0x9])                        :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  45 r2=r0<<0x10|r2                          :cortex_m4_ex
;;	 19--> b  0: i  48 r2=r1<<0x9|r2                           :cortex_m4_ex
;;	 20--> b  0: i  34 r1=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 22--> b  0: i  49 r1=zxn(r1)                              :cortex_m4_ex
;;	 23--> b  0: i  54 ip=0                                    :cortex_m4_ex
;;	 24--> b  0: i  50 r2=r2|r1                                :cortex_m4_ex
;;	 25--> b  0: i  51 [r4]=r2                                 :cortex_m4_a
;;	 25--> b  0: i  52 debug_marker                            :nothing
;;	 25--> b  0: i  53 debug_marker                            :nothing
;;	 26--> b  0: i  56 [r3+0x24]=ip                            :cortex_m4_a
;;	 26--> b  0: i  57 debug_marker                            :nothing
;;	 26--> b  0: i  58 debug_marker                            :nothing
;;	 27--> b  0: i   6 r0=ip                                   :cortex_m4_ex
;;	 28--> b  0: i 112 {sp=sp+0x8;r4=[sp];r5=[sp+0x4];}        :cortex_m4_ex*5
;;	 29--> b  0: i  66 use r0                                  :nothing
;;	 33--> b  0: i 113 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 33
;;   new head = 30
;;   new tail = 113

;;   ======================================================
;;   -- basic block 5 from 5 to 104 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 134 use r0                                  :nothing
;;	  1--> b  0: i 104 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 104

;;   ======================================================
;;   -- basic block 6 from 7 to 123 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r0=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 118 use r0                                  :nothing
;;	  1--> b  0: i 123 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 123



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMAEx_ConfigMuxSync

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={7d,10u} r1={4d,8u,2e} r2={9d,8u} r3={2d,2u,1e} r4={3d,4u} r5={3d,3u} r12={1d,2u} r13={3d,12u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} 
;;    total ref usage 106{51d,52u,3e} in 51{51 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 4 10 2 NOTE_INSN_DELETED)
(debug_insn 10 20 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":98:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":100:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":102:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":103:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":104:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":105:3 -1
     (nil))
(debug_insn 16 15 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":108:3 -1
     (nil))
(insn 18 16 21 2 (set (reg:SI 2 r2 [orig:140 hdma_26(D)->State ] [140])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 0 r0 [orig:136 hdma ] [136])
                    (const_int 37 [0x25])) [0 hdma_26(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":108:11 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 21 18 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:140 hdma_26(D)->State ] [140])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":108:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 hdma_26(D)->State ] [140])
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":108:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 71)
(note 23 22 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 26 23 27 3 (set (reg:SI 2 r2 [orig:141 hdma_26(D)->Lock ] [141])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 0 r0 [orig:136 hdma ] [136])
                    (const_int 36 [0x24])) [0 hdma_26(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":111:5 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:136 hdma ] [136])
        (nil)))
(insn 27 26 114 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:141 hdma_26(D)->Lock ] [141])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":111:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:141 hdma_26(D)->Lock ] [141])
        (nil)))
(insn 114 27 24 3 (set (reg/v/f:SI 3 r3 [orig:136 hdma ] [136])
        (reg:SI 0 r0 [160])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 114 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":111:5 -1
     (nil))
(debug_insn 25 24 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":111:5 -1
     (nil))
(jump_insn 28 25 29 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":111:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 75)
(note 29 28 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 36 29 41 4 NOTE_INSN_DELETED)
(note 41 36 44 4 NOTE_INSN_DELETED)
(note 44 41 47 4 NOTE_INSN_DELETED)
(note 47 44 35 4 NOTE_INSN_DELETED)
(note 35 47 30 4 NOTE_INSN_DELETED)
(debug_insn 30 35 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":111:5 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":111:5 -1
     (nil))
(debug_insn 32 31 109 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 -1
     (nil))
(insn/f 109 32 110 4 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [18  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":96:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [18  S4 A32])
                            (reg:SI 5 r5))
                    ])
                (nil)))))
(note 110 109 37 4 NOTE_INSN_PROLOGUE_END)
(insn 37 110 108 4 (set (reg:SI 2 r2 [orig:145 pSyncConfig_27(D)->SyncPolarity ] [145])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 pSyncConfig ] [137])
                (const_int 4 [0x4])) [5 pSyncConfig_27(D)->SyncPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 pSyncConfig ] [137])
                (const_int 4 [0x4])) [5 pSyncConfig_27(D)->SyncPolarity+0 S4 A32])
        (nil)))
(insn 108 37 39 4 (set (reg:SI 5 r5 [163])
        (mem:SI (reg/v/f:SI 1 r1 [orig:137 pSyncConfig ] [137]) [5 pSyncConfig_27(D)->SyncSignalID+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 108 33 4 (set (reg:SI 0 r0 [orig:147 pSyncConfig_27(D)->RequestNumber ] [147])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 pSyncConfig ] [137])
                (const_int 12 [0xc])) [5 pSyncConfig_27(D)->RequestNumber+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:137 pSyncConfig ] [137])
                (const_int 12 [0xc])) [5 pSyncConfig_27(D)->RequestNumber+0 S4 A32])
        (nil)))
(insn 33 39 38 4 (set (reg/f:SI 4 r4 [orig:115 _3 ] [115])
        (mem/f:SI (plus:SI (reg/v/f:SI 3 r3 [orig:136 hdma ] [136])
                (const_int 72 [0x48])) [1 hdma_26(D)->DMAmuxChannel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 3 r3 [orig:136 hdma ] [136])
                (const_int 72 [0x48])) [1 hdma_26(D)->DMAmuxChannel+0 S4 A32])
        (nil)))
(insn 38 33 40 4 (set (reg:SI 2 r2 [144])
        (ior:SI (ashift:SI (reg:SI 5 r5 [163])
                (const_int 24 [0x18]))
            (reg:SI 2 r2 [orig:145 pSyncConfig_27(D)->SyncPolarity ] [145]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 5 r5 [163])
        (nil)))
(insn 40 38 42 4 (set (reg:SI 0 r0 [146])
        (plus:SI (reg:SI 0 r0 [orig:147 pSyncConfig_27(D)->RequestNumber ] [147])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 7 {*arm_addsi3}
     (nil))
(insn 42 40 43 4 (set (reg:SI 2 r2 [149])
        (ior:SI (ashift:SI (reg:SI 0 r0 [146])
                (const_int 19 [0x13]))
            (reg:SI 2 r2 [144]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 0 r0 [146])
        (nil)))
(insn 43 42 46 4 (set (reg:SI 0 r0 [orig:150 pSyncConfig_27(D)->SyncEnable ] [150])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 1 r1 [orig:137 pSyncConfig ] [137])
                    (const_int 8 [0x8])) [0 pSyncConfig_27(D)->SyncEnable+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 43 45 4 (set (reg:SI 1 r1 [orig:153 pSyncConfig_27(D)->EventEnable ] [153])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 1 r1 [orig:137 pSyncConfig ] [137])
                    (const_int 9 [0x9])) [0 pSyncConfig_27(D)->EventEnable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 46 48 4 (set (reg:SI 2 r2 [152])
        (ior:SI (ashift:SI (reg:SI 0 r0 [orig:150 pSyncConfig_27(D)->SyncEnable ] [150])
                (const_int 16 [0x10]))
            (reg:SI 2 r2 [149]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:150 pSyncConfig_27(D)->SyncEnable ] [150])
        (nil)))
(insn 48 45 34 4 (set (reg:SI 2 r2 [155])
        (ior:SI (ashift:SI (reg:SI 1 r1 [orig:153 pSyncConfig_27(D)->EventEnable ] [153])
                (const_int 9 [0x9]))
            (reg:SI 2 r2 [152]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:153 pSyncConfig_27(D)->EventEnable ] [153])
        (nil)))
(insn 34 48 49 4 (set (reg:SI 1 r1 [orig:116 _4 ] [116])
        (mem/v:SI (reg/f:SI 4 r4 [orig:115 _3 ] [115]) [5 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 34 54 4 (set (reg:SI 1 r1 [orig:156 _4 ] [156])
        (zero_extend:SI (reg:QI 1 r1 [orig:116 _4 ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 54 49 50 4 (set (reg:SI 12 ip [157])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 50 54 51 4 (set (reg:SI 2 r2 [orig:133 _22 ] [133])
        (ior:SI (reg:SI 2 r2 [155])
            (reg:SI 1 r1 [orig:156 _4 ] [156]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:156 _4 ] [156])
        (nil)))
(insn 51 50 52 4 (set (mem/v:SI (reg/f:SI 4 r4 [orig:115 _3 ] [115]) [5 _3->CCR+0 S4 A32])
        (reg:SI 2 r2 [orig:133 _22 ] [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 _22 ] [133])
            (nil))))
(debug_insn 52 51 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":121:5 -1
     (nil))
(debug_insn 53 52 56 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":121:5 -1
     (nil))
(insn 56 53 57 4 (set (mem:QI (plus:SI (reg/v/f:SI 3 r3 [orig:136 hdma ] [136])
                (const_int 36 [0x24])) [0 hdma_26(D)->Lock+0 S1 A32])
        (reg:QI 12 ip [157])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":121:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 12 ip [157])
        (expr_list:REG_DEAD (reg/v/f:SI 3 r3 [orig:136 hdma ] [136])
            (nil))))
(debug_insn 57 56 58 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":121:5 -1
     (nil))
(debug_insn 58 57 6 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":123:5 -1
     (nil))
(insn 6 58 137 4 (set (reg:SI 0 r0 [orig:135 <retval> ] [135])
        (reg:SI 12 ip [157])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":123:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(note 137 6 112 4 NOTE_INSN_EPILOGUE_BEG)
(insn/f 112 137 66 4 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [18  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":130:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil)))))
(insn 66 112 113 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":130:1 -1
     (nil))
(jump_insn 113 66 103 4 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":130:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 103 113 71)
(code_label 71 103 70 5 3 (nil) [1 uses])
(note 70 71 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 70 134 5 (set (reg:SI 0 r0 [orig:135 <retval> ] [135])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":128:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(insn 134 5 104 5 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 104 134 105 5 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 105 104 75)
(code_label 75 105 74 6 4 (nil) [1 uses])
(note 74 75 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 74 118 6 (set (reg:SI 0 r0 [orig:135 <retval> ] [135])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 7 123 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":130:1 -1
     (nil))
(jump_insn 123 118 122 6 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":130:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 122 123 106)
(note 106 122 107 NOTE_INSN_DELETED)
(note 107 106 0 NOTE_INSN_DELETED)

;; Function HAL_DMAEx_ConfigMuxRequestGenerator (HAL_DMAEx_ConfigMuxRequestGenerator, funcdef_no=330, decl_uid=7596, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)


HAL_DMAEx_ConfigMuxRequestGenerator

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,7u} r1={2d,5u,1e} r2={6d,3u} r3={10d,13u} r4={3d,4u} r12={2d,2u} r13={3d,13u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,2u} 
;;    total ref usage 101{50d,50u,1e} in 62{62 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 13 [sp]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 3 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 12 [ip] 100 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 12 [ip]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 12 [ip]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]

( 6 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp] 14 [lr]

( 3 7 10 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp]
;; live  in  	 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 13 [sp]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 4 )->[10]->( 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp] 14 [lr]

( 8 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 24 to worklist
  Adding insn 109 to worklist
  Adding insn 30 to worklist
  Adding insn 53 to worklist
  Adding insn 44 to worklist
  Adding insn 69 to worklist
  Adding insn 64 to worklist
  Adding insn 113 to worklist
  Adding insn 79 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 133 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 112 to worklist
  Adding insn 78 to worklist
processing block 10 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 7 to worklist
processing block 7 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
  Adding insn 63 to worklist
  Adding insn 67 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
processing block 6 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 57 to worklist
  Adding insn 56 to worklist
processing block 5 lr out =  0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
  Adding insn 43 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 36 to worklist
processing block 4 lr out =  0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 3 lr out =  0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 22 to worklist
  Adding insn 114 to worklist
processing block 9 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 118 to worklist
  Adding insn 6 to worklist
processing block 2 lr out =  0 [r0] 1 [r1] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 19 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 14 count 11 (    1)
;;   ======================================================
;;   -- basic block 2 from 10 to 20 -- after reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  16 r3=zxn([r0+0x25])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  19 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  3--> b  0: i  20 pc={(cc!=0)?L84:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 10
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 109 to 24 -- after reload
;;   ======================================================

;;	  2--> b  0: i 109 {[pre sp+=0xfffffffffffffffc]=unspec[r4] 0;}:cortex_m4_ex*5
;;	  7--> b  0: i  22 r4=[r0+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i 114 r2=zxn(r3)                              :cortex_m4_ex
;;	 10--> b  0: i  24 {pc={(r4==0)?L72:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 109
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 26 to 30 -- after reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  0--> b  0: i  27 debug_marker                            :nothing
;;	  2--> b  0: i  28 r3=zxn([r0+0x24])                       :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  29 cc=cmp(r3,0x1)                          :cortex_m4_ex
;;	  5--> b  0: i  30 pc={(cc==0)?L88:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 26
;;   new tail = 30

;;   ======================================================
;;   -- basic block 5 from 32 to 53 -- after reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing
;;	  0--> b  0: i  33 debug_marker                            :nothing
;;	  0--> b  0: i  34 debug_marker                            :nothing
;;	  2--> b  0: i  36 r3=[r1+0x8]                             :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  35 r2=[r1]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  37 ip=r3-0x1                               :cortex_m4_ex
;;	  5--> b  0: i  38 loc 0xf80000                            :nothing
;;	  5--> b  0: i  39 debug_marker                            :nothing
;;	  5--> b  0: i  40 debug_marker                            :nothing
;;	  5--> b  0: i  41 debug_marker                            :nothing
;;	  6--> b  0: i  43 r3=0xf80000                             :cortex_m4_ex
;;	  7--> b  0: i  44 r3=asm_operands                         :nothing
;;	  8--> b  0: i  45 loc r3                                  :nothing
;;	  8--> b  0: i  46 debug_marker                            :nothing
;;	  8--> b  0: i  47 loc clobber                             :nothing
;;	  8--> b  0: i  48 loc clobber                             :nothing
;;	  8--> b  0: i  49 loc r3                                  :nothing
;;	  8--> b  0: i  50 debug_marker                            :nothing
;;	  8--> b  0: i  51 debug_marker                            :nothing
;;	  8--> b  0: i  53 {pc={(r3==0)?L58:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 32
;;   new tail = 53

;;   ======================================================
;;   -- basic block 6 from 55 to 57 -- after reload
;;   ======================================================

;;	  0--> b  0: i  55 debug_marker                            :nothing
;;	  2--> b  0: i  56 r3=clz(r3)                              :cortex_m4_ex
;;	  3--> b  0: i  57 ip=ip<<r3                               :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 3
;;   new head = 55
;;   new tail = 57

;;   ======================================================
;;   -- basic block 7 from 60 to 71 -- after reload
;;   ======================================================

;;	  0--> b  0: i  60 loc clobber                             :nothing
;;	  0--> b  0: i  61 r3=[r1+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  62 r3=r3|r2                                :cortex_m4_ex
;;	  3--> b  0: i  67 r1=0                                    :cortex_m4_ex
;;	  4--> b  0: i  63 r3=r3|ip                                :cortex_m4_ex
;;	  5--> b  0: i  64 [r4]=r3                                 :cortex_m4_a
;;	  5--> b  0: i  65 debug_marker                            :nothing
;;	  5--> b  0: i  66 debug_marker                            :nothing
;;	  6--> b  0: i   5 r2=r1                                   :cortex_m4_ex
;;	  7--> b  0: i  69 [r0+0x24]=r1                            :cortex_m4_a
;;	  7--> b  0: i  70 debug_marker                            :nothing
;;	  7--> b  0: i  71 debug_marker                            :nothing
;;	Ready list (final):  
;;   total time = 7
;;   new head = 60
;;   new tail = 71

;;   ======================================================
;;   -- basic block 8 from 78 to 113 -- after reload
;;   ======================================================

;;	  0--> b  0: i  78 r0=r2                                   :cortex_m4_ex
;;	  1--> b  0: i 112 r4=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  79 use r0                                  :nothing
;;	  3--> b  0: i 113 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 78
;;   new tail = 113

;;   ======================================================
;;   -- basic block 9 from 6 to 122 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r2=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i 118 r0=r2                                   :cortex_m4_ex
;;	  2--> b  0: i 119 use r0                                  :nothing
;;	  2--> b  0: i 122 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 6
;;   new tail = 122

;;   ======================================================
;;   -- basic block 10 from 7 to 133 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 r2=0x2                                  :cortex_m4_ex
;;	  1--> b  0: i 133 pc=L72                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 133



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMAEx_ConfigMuxRequestGenerator

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,7u} r1={2d,5u,1e} r2={6d,3u} r3={10d,13u} r4={3d,4u} r12={2d,2u} r13={3d,13u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,2u} 
;;    total ref usage 101{50d,50u,1e} in 62{62 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":145:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":147:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":149:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":150:3 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":155:3 -1
     (nil))
(insn 16 14 19 2 (set (reg:SI 3 r3 [orig:129 hdma_15(D)->State ] [129])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:125 hdma ] [125])
                    (const_int 37 [0x25])) [0 hdma_15(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":155:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 19 16 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 hdma_15(D)->State ] [129])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":155:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 84)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":155:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 84)
(note 21 20 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 21 109 3 NOTE_INSN_DELETED)
(insn/f 109 23 110 3 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [18  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":143:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))
(note 110 109 22 3 NOTE_INSN_PROLOGUE_END)
(insn 22 110 114 3 (set (reg/f:SI 4 r4 [orig:113 _2 ] [113])
        (mem/f:SI (plus:SI (reg/v/f:SI 0 r0 [orig:125 hdma ] [125])
                (const_int 84 [0x54])) [10 hdma_15(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":155:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 22 24 3 (set (reg:SI 2 r2 [orig:124 <retval> ] [124])
        (zero_extend:SI (reg:QI 3 r3 [orig:129 hdma_15(D)->State ] [129]))) 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 3 r3 [orig:129 hdma_15(D)->State ] [129])
        (nil)))
(jump_insn 24 114 25 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 4 r4 [orig:113 _2 ] [113])
                        (const_int 0 [0]))
                    (label_ref:SI 72)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":155:44 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 72)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":158:5 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":158:5 -1
     (nil))
(insn 28 27 29 4 (set (reg:SI 3 r3 [orig:130 hdma_15(D)->Lock ] [130])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:125 hdma ] [125])
                    (const_int 36 [0x24])) [0 hdma_15(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":158:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 30 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:130 hdma_15(D)->Lock ] [130])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":158:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:130 hdma_15(D)->Lock ] [130])
        (nil)))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":158:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 88)
(note 31 30 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 52 31 32 5 NOTE_INSN_DELETED)
(debug_insn 32 52 33 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":158:5 -1
     (nil))
(debug_insn 33 32 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":158:5 -1
     (nil))
(debug_insn 34 33 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":161:5 -1
     (nil))
(insn 36 34 35 5 (set (reg:SI 3 r3 [orig:131 pRequestGeneratorConfig_16(D)->RequestNumber ] [131])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:126 pRequestGeneratorConfig ] [126])
                (const_int 8 [0x8])) [5 pRequestGeneratorConfig_16(D)->RequestNumber+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:77 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:126 pRequestGeneratorConfig ] [126])
                (const_int 8 [0x8])) [5 pRequestGeneratorConfig_16(D)->RequestNumber+0 S4 A32])
        (nil)))
(insn 35 36 37 5 (set (reg:SI 2 r2 [orig:115 _4 ] [115])
        (mem:SI (reg/v/f:SI 1 r1 [orig:126 pRequestGeneratorConfig ] [126]) [5 pRequestGeneratorConfig_16(D)->SignalID+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":161:59 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 5 (set (reg:SI 12 ip [orig:123 _28 ] [123])
        (plus:SI (reg:SI 3 r3 [orig:131 pRequestGeneratorConfig_16(D)->RequestNumber ] [131])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:77 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:131 pRequestGeneratorConfig_16(D)->RequestNumber ] [131])
        (nil)))
(debug_insn 38 37 39 5 (var_location:SI value (const_int 16252928 [0xf80000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:77 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1048:31 -1
     (nil))
(debug_insn 40 39 41 5 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1050:3 -1
     (nil))
(debug_insn 41 40 43 5 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1055:4 -1
     (nil))
(insn 43 41 44 5 (set (reg:SI 3 r3 [133])
        (const_int 16252928 [0xf80000])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1055:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 16252928 [0xf80000])
        (nil)))
(insn 44 43 45 5 (set (reg:SI 3 r3 [orig:132 result ] [132])
        (asm_operands/v:SI ("rbit %0, %1") ("=r") 0 [
                (reg:SI 3 r3 [133])
            ]
             [
                (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1055)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1055)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1055:4 -1
     (nil))
(debug_insn 45 44 46 5 (var_location:SI result (reg:SI 3 r3 [orig:132 result ] [132])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1055:4 -1
     (nil))
(debug_insn 46 45 47 5 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1068:3 -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:87 -1
     (nil))
(debug_insn 48 47 49 5 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:87 -1
     (nil))
(debug_insn 49 48 50 5 (var_location:SI value (reg:SI 3 r3 [orig:132 result ] [132])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:87 -1
     (nil))
(debug_insn 50 49 51 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1078:30 -1
     (nil))
(debug_insn 51 50 53 5 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1089:3 -1
     (nil))
(jump_insn 53 51 54 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [orig:132 result ] [132])
                        (const_int 0 [0]))
                    (label_ref:SI 58)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1089:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 58)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1093:3 -1
     (nil))
(insn 56 55 57 6 (set (reg:SI 3 r3 [orig:119 _17 ] [119])
        (clz:SI (reg:SI 3 r3 [orig:132 result ] [132]))) "../Drivers/CMSIS/Include/cmsis_gcc.h":1093:10 393 {clzsi2}
     (nil))
(insn 57 56 58 6 (set (reg:SI 12 ip [orig:123 _28 ] [123])
        (ashift:SI (reg:SI 12 ip [orig:123 _28 ] [123])
            (reg:SI 3 r3 [orig:119 _17 ] [119]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:83 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:119 _17 ] [119])
        (nil)))
(code_label 58 57 59 7 12 (nil) [1 uses])
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 7 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:87 -1
     (nil))
(insn 61 60 62 7 (set (reg:SI 3 r3 [orig:135 pRequestGeneratorConfig_16(D)->Polarity ] [135])
        (mem:SI (plus:SI (reg/v/f:SI 1 r1 [orig:126 pRequestGeneratorConfig ] [126])
                (const_int 4 [0x4])) [5 pRequestGeneratorConfig_16(D)->Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:131 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:126 pRequestGeneratorConfig ] [126])
        (nil)))
(insn 62 61 67 7 (set (reg:SI 3 r3 [134])
        (ior:SI (reg:SI 3 r3 [orig:135 pRequestGeneratorConfig_16(D)->Polarity ] [135])
            (reg:SI 2 r2 [orig:115 _4 ] [115]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:131 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:115 _4 ] [115])
        (nil)))
(insn 67 62 63 7 (set (reg:SI 1 r1 [136])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":165:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 63 67 64 7 (set (reg:SI 3 r3 [orig:118 _11 ] [118])
        (ior:SI (reg:SI 3 r3 [134])
            (reg:SI 12 ip [orig:123 _28 ] [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":162:131 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:123 _28 ] [123])
        (nil)))
(insn 64 63 65 7 (set (mem/v:SI (reg/f:SI 4 r4 [orig:113 _2 ] [113]) [5 _2->RGCR+0 S4 A32])
        (reg:SI 3 r3 [orig:118 _11 ] [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":161:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 4 r4 [orig:113 _2 ] [113])
        (expr_list:REG_DEAD (reg:SI 3 r3 [orig:118 _11 ] [118])
            (nil))))
(debug_insn 65 64 66 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":165:5 -1
     (nil))
(debug_insn 66 65 5 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":165:5 -1
     (nil))
(insn 5 66 69 7 (set (reg:SI 2 r2 [orig:124 <retval> ] [124])
        (reg:SI 1 r1 [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":167:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 69 5 70 7 (set (mem:QI (plus:SI (reg/v/f:SI 0 r0 [orig:125 hdma ] [125])
                (const_int 36 [0x24])) [0 hdma_15(D)->Lock+0 S1 A32])
        (reg:QI 1 r1 [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":165:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 1 r1 [136])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:125 hdma ] [125])
            (nil))))
(debug_insn 70 69 71 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":165:5 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":167:5 -1
     (nil))
(code_label 72 71 73 8 11 (nil) [2 uses])
(note 73 72 78 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 78 73 135 8 (set (reg/i:SI 0 r0)
        (reg:SI 2 r2 [orig:124 <retval> ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 <retval> ] [124])
        (nil)))
(note 135 78 112 8 NOTE_INSN_EPILOGUE_BEG)
(insn/f 112 135 79 8 (set (reg:SI 4 r4)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [18  S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil))))
(insn 79 112 113 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":173:1 -1
     (nil))
(jump_insn 113 79 132 8 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":173:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 132 113 84)
(code_label 84 132 83 9 13 (nil) [1 uses])
(note 83 84 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 83 118 9 (set (reg:SI 2 r2 [orig:124 <retval> ] [124])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":171:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 6 119 9 (set (reg/i:SI 0 r0)
        (reg:SI 2 r2 [orig:124 <retval> ] [124])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":173:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:124 <retval> ] [124])
        (nil)))
(insn 119 118 122 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":173:1 -1
     (nil))
(jump_insn 122 119 106 9 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":173:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 106 122 88)
(code_label 88 106 87 10 14 (nil) [1 uses])
(note 87 88 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 87 133 10 (set (reg:SI 2 r2 [orig:124 <retval> ] [124])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":158:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 133 7 134 10 (set (pc)
        (label_ref 72)) 284 {*arm_jump}
     (nil)
 -> 72)
(barrier 134 133 107)
(note 107 134 108 NOTE_INSN_DELETED)
(note 108 107 0 NOTE_INSN_DELETED)

;; Function HAL_DMAEx_EnableMuxRequestGenerator (HAL_DMAEx_EnableMuxRequestGenerator, funcdef_no=331, decl_uid=7598, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_DMAEx_EnableMuxRequestGenerator

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={3d,5u} r1={1d} r2={3d,2u} r3={3d,4u} r13={1d,5u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d} 
;;    total ref usage 47{30d,17u,0e} in 17{17 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 12 to worklist
  Adding insn 20 to worklist
  Adding insn 45 to worklist
  Adding insn 55 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 53 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 24 to worklist
  Adding insn 4 to worklist
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 3 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 18 to worklist
processing block 2 lr out =  0 [r0] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;;   ======================================================
;;   -- basic block 2 from 9 to 16 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  12 r3=zxn([r0+0x25])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  16 {pc={(r3==0)?L43:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 9
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 20 -- after reload
;;   ======================================================

;;	  2--> b  0: i  18 r3=[r0+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  20 {pc={(r3==0)?L43:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 18
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 22 to 45 -- after reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i  23 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  24 r2=r2|0x10000                           :cortex_m4_ex
;;	  5--> b  0: i   4 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i  25 [r3]=r2                                 :cortex_m4_a
;;	  6--> b  0: i  26 debug_marker                            :nothing
;;	  7--> b  0: i  55 use r0                                  :nothing
;;	  7--> b  0: i  45 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 22
;;   new tail = 45

;;   ======================================================
;;   -- basic block 5 from 6 to 53 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  34 use r0                                  :nothing
;;	  1--> b  0: i  53 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 53



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMAEx_EnableMuxRequestGenerator

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={3d,5u} r1={1d} r2={3d,2u} r3={3d,4u} r13={1d,5u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d} 
;;    total ref usage 47{30d,17u,0e} in 17{17 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 51 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 51 7 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 51 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 3 15 2 NOTE_INSN_DELETED)
(note 15 14 9 2 NOTE_INSN_DELETED)
(debug_insn 9 15 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":184:3 -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":189:3 -1
     (nil))
(insn 12 10 16 2 (set (reg:SI 3 r3 [orig:121 hdma_8(D)->State ] [121])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hdma ] [118])
                    (const_int 37 [0x25])) [0 hdma_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":189:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 16 12 17 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [orig:121 hdma_8(D)->State ] [121])
                        (const_int 0 [0]))
                    (label_ref:SI 43)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":189:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:121 hdma_8(D)->State ] [121])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 43)
(note 17 16 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 19 17 18 3 NOTE_INSN_DELETED)
(insn 18 19 20 3 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hdma ] [118])
                (const_int 84 [0x54])) [10 hdma_8(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":189:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:118 hdma ] [118])
        (nil)))
(jump_insn 20 18 21 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 43)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":189:44 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 43)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":193:5 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [5 _2->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":193:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 4 4 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (ior:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":193:34 106 {*iorsi3_insn}
     (nil))
(insn 4 24 25 4 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":195:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 25 4 26 4 (set (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [5 _2->RGCR+0 S4 A32])
        (reg:SI 2 r2 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":193:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:116 _4 ] [116])
            (nil))))
(debug_insn 26 25 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":195:5 -1
     (nil))
(insn 55 26 45 4 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 45 55 46 4 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":195:12 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 46 45 43)
(code_label 43 46 42 5 28 (nil) [2 uses])
(note 42 43 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 42 34 5 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":199:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 6 60 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":201:1 -1
     (nil))
(note 60 34 53 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 53 60 54 5 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":201:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 54 53 49)
(note 49 54 50 NOTE_INSN_DELETED)
(note 50 49 0 NOTE_INSN_DELETED)

;; Function HAL_DMAEx_DisableMuxRequestGenerator (HAL_DMAEx_DisableMuxRequestGenerator, funcdef_no=332, decl_uid=7600, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_DMAEx_DisableMuxRequestGenerator

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={3d,5u} r1={1d} r2={3d,2u} r3={3d,4u} r13={1d,5u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d} 
;;    total ref usage 47{30d,17u,0e} in 17{17 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 5 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 12 to worklist
  Adding insn 20 to worklist
  Adding insn 45 to worklist
  Adding insn 55 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 53 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 24 to worklist
  Adding insn 4 to worklist
processing block 5 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 6 to worklist
processing block 3 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 18 to worklist
processing block 2 lr out =  0 [r0] 13 [sp] 14 [lr]
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)
;;   ======================================================
;;   -- basic block 2 from 9 to 16 -- after reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  12 r3=zxn([r0+0x25])                       :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  16 {pc={(r3==0)?L43:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 9
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 20 -- after reload
;;   ======================================================

;;	  2--> b  0: i  18 r3=[r0+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  20 {pc={(r3==0)?L43:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 18
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 22 to 45 -- after reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i  23 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  24 r2=r2&0xfffffffffffeffff                :cortex_m4_ex
;;	  5--> b  0: i   4 r0=0                                    :cortex_m4_ex
;;	  6--> b  0: i  25 [r3]=r2                                 :cortex_m4_a
;;	  6--> b  0: i  26 debug_marker                            :nothing
;;	  7--> b  0: i  55 use r0                                  :nothing
;;	  7--> b  0: i  45 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 22
;;   new tail = 45

;;   ======================================================
;;   -- basic block 5 from 6 to 53 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 r0=0x1                                  :cortex_m4_ex
;;	  1--> b  0: i  34 use r0                                  :nothing
;;	  1--> b  0: i  53 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 6
;;   new tail = 53



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMAEx_DisableMuxRequestGenerator

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={3d,5u} r1={1d} r2={3d,2u} r3={3d,4u} r13={1d,5u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d} 
;;    total ref usage 47{30d,17u,0e} in 17{17 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 51 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 51 7 3 2 NOTE_INSN_PROLOGUE_END)
(note 3 51 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 3 15 2 NOTE_INSN_DELETED)
(note 15 14 9 2 NOTE_INSN_DELETED)
(debug_insn 9 15 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":212:3 -1
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":217:3 -1
     (nil))
(insn 12 10 16 2 (set (reg:SI 3 r3 [orig:121 hdma_8(D)->State ] [121])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hdma ] [118])
                    (const_int 37 [0x25])) [0 hdma_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":217:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 16 12 17 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [orig:121 hdma_8(D)->State ] [121])
                        (const_int 0 [0]))
                    (label_ref:SI 43)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":217:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:121 hdma_8(D)->State ] [121])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 365072228 (nil))))
 -> 43)
(note 17 16 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 19 17 18 3 NOTE_INSN_DELETED)
(insn 18 19 20 3 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (mem/f:SI (plus:SI (reg/v/f:SI 0 r0 [orig:118 hdma ] [118])
                (const_int 84 [0x54])) [10 hdma_8(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":217:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:118 hdma ] [118])
        (nil)))
(jump_insn 20 18 21 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 3 r3 [orig:114 _2 ] [114])
                        (const_int 0 [0]))
                    (label_ref:SI 43)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":217:44 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 43)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":221:5 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [5 _2->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":221:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 4 4 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (and:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":221:34 90 {*arm_andsi3_insn}
     (nil))
(insn 4 24 25 4 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":223:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 25 4 26 4 (set (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [5 _2->RGCR+0 S4 A32])
        (reg:SI 2 r2 [orig:116 _4 ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":221:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:116 _4 ] [116])
            (nil))))
(debug_insn 26 25 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":223:5 -1
     (nil))
(insn 55 26 45 4 (use (reg/i:SI 0 r0)) -1
     (nil))
(jump_insn 45 55 46 4 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":223:12 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 46 45 43)
(code_label 43 46 42 5 32 (nil) [2 uses])
(note 42 43 6 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 6 42 34 5 (set (reg:SI 0 r0 [orig:117 <retval> ] [117])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":227:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 6 60 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":229:1 -1
     (nil))
(note 60 34 53 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 53 60 54 5 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":229:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 54 53 49)
(note 49 54 50 NOTE_INSN_DELETED)
(note 50 49 0 NOTE_INSN_DELETED)

;; Function HAL_DMAEx_MUX_IRQHandler (HAL_DMAEx_MUX_IRQHandler, funcdef_no=333, decl_uid=7605, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 14 count 10 (    1)


HAL_DMAEx_MUX_IRQHandler

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,12u} r1={7d,5u} r2={6d,6u} r3={9d,9u} r4={4d,9u,1e} r5={4d,4u} r6={4d,4u} r12={4d} r13={4d,25u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 301{222d,78u,1e} in 49{47 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 5 [r5] 6 [r6] 100 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 13 [sp] 14 [lr]

( 3 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 4 2 3 )->[5]->( 6 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 5 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]

( 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 13 [sp] 14 [lr]

( 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	 12 [ip]
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 7 5 6 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 8 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 108 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 37 to worklist
  Adding insn 43 to worklist
  Adding insn 56 to worklist
  Adding insn 51 to worklist
  Adding insn 71 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 75 to worklist
  Adding insn 111 to worklist
Finished finding needed instructions:
processing block 8 lr out =  4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 115 to worklist
  Adding insn 74 to worklist
processing block 9 lr out =  4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
processing block 7 lr out =  2 [r2] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 66 to worklist
  Adding insn 69 to worklist
  Adding insn 60 to worklist
processing block 6 lr out =  1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 55 to worklist
  Adding insn 117 to worklist
processing block 5 lr out =  3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 41 to worklist
processing block 4 lr out =  4 [r4] 13 [sp] 14 [lr]
processing block 3 lr out =  0 [r0] 4 [r4] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 27 to worklist
  Adding insn 21 to worklist
  Adding insn 30 to worklist
  Adding insn 19 to worklist
processing block 2 lr out =  0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 11 to worklist
  Adding insn 118 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 14 count 10 (    1)
;;   ======================================================
;;   -- basic block 2 from 108 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i 118 {r3=[r0+0x4c];r2=[r0+0x50];}            :cortex_m4_ex*3
;;	  3--> b  0: i   8 r1=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  11 {cc=cmp(r1&r2,0);clobber scratch;}      :cortex_m4_ex
;;	  6--> b  0: i 108 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	 11--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	 12--> b  0: i  12 pc={(cc==0)?L38:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 12
;;   new head = 6
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 18 to 33 -- after reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing
;;	  2--> b  0: i  19 r5=[r0+0x48]                            :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  30 r6=[r0+0x34]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  20 r1=[r5]                                 :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  21 r1=r1&0xfffffffffffffeff                :cortex_m4_ex
;;	  7--> b  0: i  22 [r5]=r1                                 :cortex_m4_a
;;	  7--> b  0: i  23 debug_marker                            :nothing
;;	  8--> b  0: i  24 [r3+0x4]=r2                             :cortex_m4_a
;;	  8--> b  0: i  25 debug_marker                            :nothing
;;	  9--> b  0: i  26 r3=[r0+0x3c]                            :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  27 r3=r3|0x200                             :cortex_m4_ex
;;	 12--> b  0: i  28 [r0+0x3c]=r3                            :cortex_m4_a
;;	 12--> b  0: i  29 debug_marker                            :nothing
;;	 13--> b  0: i  33 {pc={(r6==0)?L38:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 13
;;   new head = 18
;;   new tail = 33

;;   ======================================================
;;   -- basic block 4 from 35 to 37 -- after reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing
;;	  2--> b  0: i  37 {call [r6];use 0;clobber lr;}           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 35
;;   new tail = 37

;;   ======================================================
;;   -- basic block 5 from 40 to 43 -- after reload
;;   ======================================================

;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  2--> b  0: i  41 r3=[r4+0x54]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  43 {pc={(r3==0)?L79:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 40
;;   new tail = 43

;;   ======================================================
;;   -- basic block 6 from 49 to 56 -- after reload
;;   ======================================================

;;	  0--> b  0: i  49 debug_marker                            :nothing
;;	  2--> b  0: i 117 {r2=[r4+0x58];r1=[r4+0x5c];}            :cortex_m4_ex*3
;;	  5--> b  0: i  51 r0=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  55 {cc=cmp(r0&r1,0);clobber scratch;}      :cortex_m4_ex
;;	  8--> b  0: i  56 pc={(cc==0)?L79:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 49
;;   new tail = 56

;;   ======================================================
;;   -- basic block 7 from 58 to 71 -- after reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing
;;	  2--> b  0: i  59 r0=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  60 r0=r0&0xfffffffffffffeff                :cortex_m4_ex
;;	  5--> b  0: i  61 [r3]=r0                                 :cortex_m4_a
;;	  5--> b  0: i  62 debug_marker                            :nothing
;;	  6--> b  0: i  63 [r2+0x4]=r1                             :cortex_m4_a
;;	  6--> b  0: i  64 debug_marker                            :nothing
;;	  7--> b  0: i  65 r3=[r4+0x3c]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  69 r2=[r4+0x34]                            :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  66 r3=r3|0x400                             :cortex_m4_ex
;;	 11--> b  0: i  67 [r4+0x3c]=r3                            :cortex_m4_a
;;	 11--> b  0: i  68 debug_marker                            :nothing
;;	 12--> b  0: i  71 {pc={(r2==0)?L79:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 12
;;   new head = 58
;;   new tail = 71

;;   ======================================================
;;   -- basic block 8 from 73 to 75 -- after reload
;;   ======================================================

;;	  0--> b  0: i  73 debug_marker                            :nothing
;;	  2--> b  0: i  74 r0=r4                                   :cortex_m4_ex
;;	  3--> b  0: i 115 {sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];lr=[sp+0xc];}:cortex_m4_ex*5
;;	  8--> b  0: i  75 {call [r2];return;use 0;}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 73
;;   new tail = 75

;;   ======================================================
;;   -- basic block 9 from 111 to 111 -- after reload
;;   ======================================================

;;	  0--> b  0: i 111 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 0
;;   new head = 111
;;   new tail = 111



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMAEx_MUX_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,12u} r1={7d,5u} r2={6d,6u} r3={9d,9u} r4={4d,9u,1e} r5={4d,4u} r6={4d,4u} r12={4d} r13={4d,25u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 301{222d,78u,1e} in 49{47 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 118 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":240:3 -1
     (nil))
(insn 118 6 8 2 (parallel [
            (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:133 hdma ] [133])
                        (const_int 76 [0x4c])) [9 hdma_24(D)->DMAmuxChannelStatus+0 S4 A32]))
            (set (reg:SI 2 r2 [orig:115 _3 ] [115])
                (mem:SI (plus:SI (reg/f:SI 0 r0 [orig:133 hdma ] [133])
                        (const_int 80 [0x50])) [5 hdma_24(D)->DMAmuxChannelStatusMask+0 S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":240:45 409 {*thumb2_ldrd}
     (nil))
(insn 8 118 11 2 (set (reg:SI 1 r1 [orig:114 _2 ] [114])
        (mem/v:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113]) [5 _1->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":240:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 8 108 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 1 r1 [orig:114 _2 ] [114])
                        (reg:SI 2 r2 [orig:115 _3 ] [115]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":240:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:114 _2 ] [114])
        (nil)))
(insn/f 108 11 109 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [18  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":238:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 6 r6)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [18  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [18  S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [18  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 109 108 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 109 12 2 (set (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
        (reg:SI 0 r0 [136])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":238:1 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 12 2 17 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":240:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 17 12 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 32 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 32 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":243:5 -1
     (nil))
(insn 19 18 30 3 (set (reg/f:SI 5 r5 [orig:117 _5 ] [117])
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:133 hdma ] [133])
                (const_int 72 [0x48])) [1 hdma_24(D)->DMAmuxChannel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":243:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
                (const_int 72 [0x48])) [1 hdma_24(D)->DMAmuxChannel+0 S4 A32])
        (nil)))
(insn 30 19 20 3 (set (reg/f:SI 6 r6 [orig:122 _10 ] [122])
        (mem/f:SI (plus:SI (reg/f:SI 0 r0 [orig:133 hdma ] [133])
                (const_int 52 [0x34])) [7 hdma_24(D)->XferErrorCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":251:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 30 21 3 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (mem/v:SI (reg/f:SI 5 r5 [orig:117 _5 ] [117]) [5 _5->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":243:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (reg:SI 1 r1 [orig:119 _7 ] [119])
        (and:SI (reg:SI 1 r1 [orig:118 _6 ] [118])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":243:30 90 {*arm_andsi3_insn}
     (nil))
(insn 22 21 23 3 (set (mem/v:SI (reg/f:SI 5 r5 [orig:117 _5 ] [117]) [5 _5->CCR+0 S4 A32])
        (reg:SI 1 r1 [orig:119 _7 ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":243:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 5 r5 [orig:117 _5 ] [117])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:119 _7 ] [119])
            (nil))))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":246:5 -1
     (nil))
(insn 24 23 25 3 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 4 [0x4])) [5 _1->CFR+0 S4 A32])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":246:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:115 _3 ] [115])
            (nil))))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":249:5 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:133 hdma ] [133])
                (const_int 60 [0x3c])) [5 hdma_24(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":249:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (ior:SI (reg:SI 3 r3 [orig:120 _8 ] [120])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":249:21 106 {*iorsi3_insn}
     (nil))
(insn 28 27 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 0 r0 [orig:133 hdma ] [133])
                (const_int 60 [0x3c])) [5 hdma_24(D)->ErrorCode+0 S4 A32])
        (reg:SI 3 r3 [orig:121 _9 ] [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":249:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:121 _9 ] [121])
        (nil)))
(debug_insn 29 28 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":251:5 -1
     (nil))
(jump_insn 33 29 34 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 6 r6 [orig:122 _10 ] [122])
                        (const_int 0 [0]))
                    (label_ref:SI 38)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":251:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 38)
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":254:7 -1
     (nil))
(call_insn 37 35 38 4 (parallel [
            (call (mem:SI (reg/f:SI 6 r6 [orig:122 _10 ] [122]) [0 *_10 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":254:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 6 r6 [orig:122 _10 ] [122])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 38 37 39 5 35 (nil) [2 uses])
(note 39 38 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 42 39 40 5 NOTE_INSN_DELETED)
(debug_insn 40 42 41 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":258:3 -1
     (nil))
(insn 41 40 43 5 (set (reg/f:SI 3 r3 [orig:123 _11 ] [123])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
                (const_int 84 [0x54])) [10 hdma_24(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":258:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 43 41 48 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 3 r3 [orig:123 _11 ] [123])
                        (const_int 0 [0]))
                    (label_ref:SI 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":258:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 79)
(note 48 43 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 54 48 49 6 NOTE_INSN_DELETED)
(debug_insn 49 54 117 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":261:5 -1
     (nil))
(insn 117 49 51 6 (parallel [
            (set (reg/f:SI 2 r2 [orig:124 _12 ] [124])
                (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
                        (const_int 88 [0x58])) [11 hdma_24(D)->DMAmuxRequestGenStatus+0 S4 A32]))
            (set (reg:SI 1 r1 [orig:126 _14 ] [126])
                (mem:SI (plus:SI (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
                        (const_int 92 [0x5c])) [5 hdma_24(D)->DMAmuxRequestGenStatusMask+0 S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":261:51 409 {*thumb2_ldrd}
     (nil))
(insn 51 117 55 6 (set (reg:SI 0 r0 [orig:125 _13 ] [125])
        (mem/v:SI (reg/f:SI 2 r2 [orig:124 _12 ] [124]) [5 _12->RGSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":261:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 51 56 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 0 r0 [orig:125 _13 ] [125])
                        (reg:SI 1 r1 [orig:126 _14 ] [126]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":261:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:125 _13 ] [125])
        (nil)))
(jump_insn 56 55 57 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 79)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":261:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 79)
(note 57 56 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 70 57 58 7 NOTE_INSN_DELETED)
(debug_insn 58 70 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":264:7 -1
     (nil))
(insn 59 58 60 7 (set (reg:SI 0 r0 [orig:128 _16 ] [128])
        (mem/v:SI (reg/f:SI 3 r3 [orig:123 _11 ] [123]) [5 _11->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":264:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 7 (set (reg:SI 0 r0 [orig:129 _17 ] [129])
        (and:SI (reg:SI 0 r0 [orig:128 _16 ] [128])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":264:36 90 {*arm_andsi3_insn}
     (nil))
(insn 61 60 62 7 (set (mem/v:SI (reg/f:SI 3 r3 [orig:123 _11 ] [123]) [5 _11->RGCR+0 S4 A32])
        (reg:SI 0 r0 [orig:129 _17 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":264:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:123 _11 ] [123])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:129 _17 ] [129])
            (nil))))
(debug_insn 62 61 63 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":267:7 -1
     (nil))
(insn 63 62 64 7 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [orig:124 _12 ] [124])
                (const_int 4 [0x4])) [5 _12->RGCFR+0 S4 A32])
        (reg:SI 1 r1 [orig:126 _14 ] [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":267:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:124 _12 ] [124])
        (expr_list:REG_DEAD (reg:SI 1 r1 [orig:126 _14 ] [126])
            (nil))))
(debug_insn 64 63 65 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":270:7 -1
     (nil))
(insn 65 64 69 7 (set (reg:SI 3 r3 [orig:130 _18 ] [130])
        (mem/v:SI (plus:SI (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
                (const_int 60 [0x3c])) [5 hdma_24(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":270:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 65 66 7 (set (reg/f:SI 2 r2 [orig:132 _20 ] [132])
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
                (const_int 52 [0x34])) [7 hdma_24(D)->XferErrorCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":272:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 69 67 7 (set (reg:SI 3 r3 [orig:131 _19 ] [131])
        (ior:SI (reg:SI 3 r3 [orig:130 _18 ] [130])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":270:23 106 {*iorsi3_insn}
     (nil))
(insn 67 66 68 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
                (const_int 60 [0x3c])) [5 hdma_24(D)->ErrorCode+0 S4 A32])
        (reg:SI 3 r3 [orig:131 _19 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":270:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:131 _19 ] [131])
        (nil)))
(debug_insn 68 67 71 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":272:7 -1
     (nil))
(jump_insn 71 68 72 7 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 2 r2 [orig:132 _20 ] [132])
                        (const_int 0 [0]))
                    (label_ref:SI 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":272:10 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 79)
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":275:9 -1
     (nil))
(insn 74 73 119 8 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":275:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:133 hdma ] [133])
        (nil)))
(note 119 74 115 8 NOTE_INSN_EPILOGUE_BEG)
(insn/f 115 119 75 8 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [18  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [18  S4 A32]))
            (set/f (reg:SI 14 lr)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [18  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":279:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])))
        (expr_list:REG_CFA_RESTORE (reg:SI 14 lr)
            (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
                (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                    (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                        (nil)))))))
(call_insn/j 75 115 76 8 (parallel [
            (call (mem:SI (reg/f:SI 2 r2 [orig:132 _20 ] [132]) [0 *_20 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":275:9 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:132 _20 ] [132])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 76 75 79)
(code_label 79 76 80 9 33 (nil) [3 uses])
(note 80 79 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 110 80 111 9 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 111 110 114 9 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [18  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [18  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [18  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [18  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma_ex.c":279:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 114 111 106)
(note 106 114 107 NOTE_INSN_DELETED)
(note 107 106 0 NOTE_INSN_DELETED)
