/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_70z;
  wire celloutsig_0_79z;
  wire [5:0] celloutsig_0_82z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_97z = ~celloutsig_0_19z[5];
  assign celloutsig_1_11z = ~in_data[125];
  assign celloutsig_1_14z = ~celloutsig_1_7z;
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_1z[10]);
  assign celloutsig_0_8z = celloutsig_0_4z | ~(celloutsig_0_3z);
  assign celloutsig_1_0z = in_data[176] | ~(in_data[130]);
  assign celloutsig_1_7z = celloutsig_1_4z[1] | ~(celloutsig_1_3z);
  assign celloutsig_1_8z = celloutsig_1_7z | ~(celloutsig_1_4z[6]);
  assign celloutsig_1_10z = celloutsig_1_0z | ~(celloutsig_1_2z[2]);
  assign celloutsig_0_11z = celloutsig_0_3z | ~(celloutsig_0_2z[11]);
  assign celloutsig_0_14z = celloutsig_0_10z[13] | ~(celloutsig_0_13z);
  assign celloutsig_0_20z = celloutsig_0_14z | ~(in_data[39]);
  assign celloutsig_0_24z = celloutsig_0_20z | ~(celloutsig_0_5z);
  assign celloutsig_0_9z = { celloutsig_0_0z[2:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } + in_data[6:2];
  assign celloutsig_1_5z = celloutsig_1_1z[4:1] + { celloutsig_1_4z[1:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z } + { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_17z = { celloutsig_1_1z[3:0], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_10z } + celloutsig_1_4z[10:4];
  assign celloutsig_0_19z = celloutsig_0_2z[7:2] + { in_data[50], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[7:5] % { 1'h1, in_data[12:11] };
  assign celloutsig_0_70z = in_data[90:78] * { celloutsig_0_15z[11:0], celloutsig_0_14z };
  assign celloutsig_1_4z = { in_data[109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } * in_data[165:154];
  assign celloutsig_0_1z = in_data[11:1] * in_data[95:85];
  assign celloutsig_0_15z = { celloutsig_0_1z[10:1], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_11z } * { celloutsig_0_9z[4:3], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_3z = | in_data[85:83];
  assign celloutsig_0_6z = | { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_79z = | { celloutsig_0_19z[2], celloutsig_0_41z, celloutsig_0_16z };
  assign celloutsig_1_3z = | in_data[108:106];
  assign celloutsig_1_18z = | { celloutsig_1_17z[2], celloutsig_1_2z };
  assign celloutsig_1_19z = | { in_data[153:139], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_23z = | celloutsig_0_2z[9:7];
  assign celloutsig_0_41z = celloutsig_0_11z & celloutsig_0_24z;
  assign celloutsig_0_4z = celloutsig_0_3z & celloutsig_0_2z[9];
  assign celloutsig_0_13z = celloutsig_0_5z & celloutsig_0_4z;
  assign celloutsig_0_16z = celloutsig_0_14z & in_data[70];
  assign celloutsig_0_82z = celloutsig_0_70z[12:7] <<< { celloutsig_0_10z[4:2], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_79z };
  assign celloutsig_1_1z = { in_data[151:148], celloutsig_1_0z } <<< { in_data[158:156], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[105:103] <<< { in_data[131], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_4z[0], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z } <<< { celloutsig_1_4z[10:7], celloutsig_1_5z };
  assign celloutsig_0_12z = celloutsig_0_10z[5:1] <<< celloutsig_0_1z[5:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_96z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_96z = celloutsig_0_82z[3:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_2z = { in_data[60:52], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
