<!------
/***************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 *
 * Compiled with:  RDB Utility          5.0
 *                 RDB Parser           3.0
 *                 rdb2html.pm          3.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Spec Versions:  ams_rx               1
 *                 ams_tx               1
 *                 amscom               1
 *                 digcom_b_exp8        1
 *                 digcom_exp8          1
 *                 dsc_a                1
 *                 dsc_b                1
 *                 dsc_c                1
 *                 dsc_d                1
 *                 dsc_e                1
 *                 dsc_f                1
 *                 dsc_g                1
 *                 dsc_h                1
 *                 dsc_i                1
 *                 dsc_j                1
 *                 mdio_blk_addr        1
 *                 mdio_mmdsel_aer_com  1
 *                 micro_a_rmi          1
 *                 micro_b_rmi          1
 *                 micro_c_rmi          1
 *                 micro_ctrl0          1
 *                 micro_dbg            1
 *                 micro_info           1
 *                 patt_gen             1
 *                 pcie0                1
 *                 pcie1                1
 *                 pcie2                1
 *                 pcie3                1
 *                 pcie4                1
 *                 pcie5                1
 *                 pcie6                1
 *                 pcie7                1
 *                 pll_cal              1
 *                 reg_info             1
 *                 rx_ckrst_ctrl        1
 *                 rx_dfe0              1
 *                 rx_dfe2              1
 *                 rxcom_ckrst_ctrl     1
 *                 rxtxcom_ckrst_ctrl   1
 *                 sigdet_pcie          1
 *                 tlb_rx               1
 *                 tlb_tx               1
 *                 tx_ckrst_ctrl        1
 *                 tx_coeff_main_extent 1
 *                 tx_coeff_pm          1
 *                 tx_coeff_post_extent 1
 *                 tx_coeff_posta       1
 *                 tx_coeff_postb       1
 *                 tx_coeff_pre_extent  1
 *                 tx_dfe0              1
 *                 tx_fed_exp8          1
 *                 tx_pi                1
 *                 tx_tca               1
 *                 txcom_ckrst_ctrl     1
 *                 txcom_exp8           1
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

!------>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
    <meta name="generator" content="Adobe GoLive 5">
    <title>pcie_gen3</title>
    <link rel="stylesheet" href="brcm.css">
  </head>
<p>
<HTML>
    
    <HEAD>
    <STYLE TYPE="text/css">
         HR {page-break-after: always}
    </STYLE>
    
    <STYLE>
    <!--
    .VT {
    writing-mode: tb-rl;
    font-family: Verdana, Tahoma, 'Trebuchet MS', Arial, Helvetica, sans-serif;
    font-weight: 400; 
    font-size: x-small; }
    -->
    </STYLE>
    </HEAD>

    <STYLE>
    <!--
    .HT {
    writing-mode: lr-tb;
    font-family: Verdana, Tahoma, 'Trebuchet MS', Arial, Helvetica, sans-serif;
    font-weight: 300;  
    font-size: x-small; }
    -->
    </STYLE>
    </HEAD>

    <h1><a NAME="pcie_gen3">pcie_gen3: pcie_gen3 Registers Map</a></h1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td align=center width=60%><b>Block       </b></td><td align=center width=20%><b>Start - End Offset</b></td><td align=center width=20%><b>Start - End Address</b></td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>REG_INFO_BLK: Description of Register Addressing</b></td><td align=center>0x0000 - 0x000F</td><td align=center>0x0000 - 0x000F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#REGISTER_INFO_EXT Registers">REGISTER_INFO_EXT</A></td><td align=center>0x0000 - 0x0000</td><td align=center>0x0000 - 0x0000</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0x0010 - 0x0FFF</td><td align=center>0x0010 - 0x0FFF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>PCIE_BLOCK</b></td><td align=center>0x1000 - 0x17FF</td><td align=center>0x1000 - 0x17FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PCIE_BLK0_EXT Registers">PCIE_BLK0_EXT</A></td><td align=center>0x1000 - 0x1007</td><td align=center>0x1000 - 0x1007</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x1010 - 0x10FF</td><td align=center>0x1010 - 0x10FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PCIE_BLK1_EXT Registers">PCIE_BLK1_EXT</A></td><td align=center>0x1100 - 0x110E</td><td align=center>0x1100 - 0x110E</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x1110 - 0x11FF</td><td align=center>0x1110 - 0x11FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PCIE_BLK2_EXT Registers">PCIE_BLK2_EXT</A></td><td align=center>0x1200 - 0x120B</td><td align=center>0x1200 - 0x120B</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x1210 - 0x12FF</td><td align=center>0x1210 - 0x12FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PCIE_BLK3_EXT Registers">PCIE_BLK3_EXT</A></td><td align=center>0x1300 - 0x130E</td><td align=center>0x1300 - 0x130E</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x1310 - 0x13FF</td><td align=center>0x1310 - 0x13FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PCIE_BLK4_EXT Registers">PCIE_BLK4_EXT</A></td><td align=center>0x1400 - 0x140E</td><td align=center>0x1400 - 0x140E</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x1410 - 0x14FF</td><td align=center>0x1410 - 0x14FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PCIE_BLK5_EXT Registers">PCIE_BLK5_EXT</A></td><td align=center>0x1500 - 0x150E</td><td align=center>0x1500 - 0x150E</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x1510 - 0x15FF</td><td align=center>0x1510 - 0x15FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PCIE_BLK6_EXT Registers">PCIE_BLK6_EXT</A></td><td align=center>0x1600 - 0x1603</td><td align=center>0x1600 - 0x1603</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x1610 - 0x16FF</td><td align=center>0x1610 - 0x16FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PCIE_BLK7_EXT Registers">PCIE_BLK7_EXT</A></td><td align=center>0x1700 - 0x170A</td><td align=center>0x1700 - 0x170A</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0x1710 - 0x4FFF</td><td align=center>0x1710 - 0x4FFF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>TX_DFE: TX Local Registers (One Copy Per Lane)</b></td><td align=center>0x5000 - 0x5FFF</td><td align=center>0x5000 - 0x5FFF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_DFE0_EXT Registers">TX_DFE0_EXT</A></td><td align=center>0x5000 - 0x500C</td><td align=center>0x5000 - 0x500C</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0x5010 - 0x6FFF</td><td align=center>0x5010 - 0x6FFF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>RX_DFE: RX DFE Registers (One Copy Per Lane)</b></td><td align=center>0x7000 - 0x7FFF</td><td align=center>0x7000 - 0x7FFF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_DFE0_EXT Registers">RX_DFE0_EXT</A></td><td align=center>0x7000 - 0x7008</td><td align=center>0x7000 - 0x7008</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  Reserved</td><td align=center>0x7010 - 0x71FF</td><td align=center>0x7010 - 0x71FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_DFE2_EXT Registers">RX_DFE2_EXT</A></td><td align=center>0x7200 - 0x7202</td><td align=center>0x7200 - 0x7202</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0x7210 - 0xCFFF</td><td align=center>0x7210 - 0xCFFF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>dsc_blk</b></td><td align=center>0xD000 - 0xD04F</td><td align=center>0xD000 - 0xD04F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_A Registers">DSC_A: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD000 - 0xD00E</td><td align=center>0xD000 - 0xD00E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_B Registers">DSC_B: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD010 - 0xD01E</td><td align=center>0xD010 - 0xD01E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_C Registers">DSC_C: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD020 - 0xD02E</td><td align=center>0xD020 - 0xD02E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_D Registers">DSC_D: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD030 - 0xD03E</td><td align=center>0xD030 - 0xD03E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_E Registers">DSC_E: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD040 - 0xD042</td><td align=center>0xD040 - 0xD042</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0xD050 - 0xD06F</td><td align=center>0xD050 - 0xD06F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>tx_pi_blk</b></td><td align=center>0xD070 - 0xD07F</td><td align=center>0xD070 - 0xD07F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_PI Registers">TX_PI: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD070 - 0xD07D</td><td align=center>0xD070 - 0xD07D</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>rxtxcom_ckrst_ctrl_blk</b></td><td align=center>0xD080 - 0xD08F</td><td align=center>0xD080 - 0xD08F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RXTXCOM_CKRST_CTRL Registers">RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl
blocks.</A></td><td align=center>0xD080 - 0xD08E</td><td align=center>0xD080 - 0xD08E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>ams_blk</b></td><td align=center>0xD090 - 0xD0BF</td><td align=center>0xD090 - 0xD0BF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AMS_RX Registers">AMS_RX: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD090 - 0xD099</td><td align=center>0xD090 - 0xD099</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AMS_TX Registers">AMS_TX: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD0A0 - 0xD0AA</td><td align=center>0xD0A0 - 0xD0AA</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#AMS_COM Registers">AMS_COM: common register block for all lanes</A></td><td align=center>0xD0B0 - 0xD0BF</td><td align=center>0xD0B0 - 0xD0BF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>sigdet_blk</b></td><td align=center>0xD0C0 - 0xD0CF</td><td align=center>0xD0C0 - 0xD0CF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#SIGDET Registers">SIGDET: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD0C0 - 0xD0CD</td><td align=center>0xD0C0 - 0xD0CD</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>tlb_blk</b></td><td align=center>0xD0D0 - 0xD0EF</td><td align=center>0xD0D0 - 0xD0EF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TLB_RX Registers">TLB_RX: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD0D0 - 0xD0DC</td><td align=center>0xD0D0 - 0xD0DC</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TLB_TX Registers">TLB_TX: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD0E0 - 0xD0E8</td><td align=center>0xD0E0 - 0xD0E8</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>digcom_blk</b></td><td align=center>0xD0F0 - 0xD0FF</td><td align=center>0xD0F0 - 0xD0FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DIG_COM Registers">DIG_COM: common register block for all lanes</A></td><td align=center>0xD0F0 - 0xD0FE</td><td align=center>0xD0F0 - 0xD0FE</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>patt_gen_blk</b></td><td align=center>0xD100 - 0xD10F</td><td align=center>0xD100 - 0xD10F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PATT_GEN_COM Registers">PATT_GEN_COM: common register block for all lanes</A></td><td align=center>0xD100 - 0xD10E</td><td align=center>0xD100 - 0xD10E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>tx_fed_blk</b></td><td align=center>0xD110 - 0xD11F</td><td align=center>0xD110 - 0xD11F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_FED Registers">TX_FED: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD110 - 0xD11E</td><td align=center>0xD110 - 0xD11E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>pll_cal_blk</b></td><td align=center>0xD120 - 0xD12F</td><td align=center>0xD120 - 0xD12F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#PLL_CAL_COM Registers">PLL_CAL_COM: common register block for all lanes</A></td><td align=center>0xD120 - 0xD12E</td><td align=center>0xD120 - 0xD12E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>txcom_blk</b></td><td align=center>0xD130 - 0xD13F</td><td align=center>0xD130 - 0xD13F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_COM Registers">TX_COM: common register block for all lanes</A></td><td align=center>0xD130 - 0xD131</td><td align=center>0xD130 - 0xD131</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>dsc_f_blk</b></td><td align=center>0xD140 - 0xD14F</td><td align=center>0xD140 - 0xD14F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_F Registers">DSC_F: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD140 - 0xD147</td><td align=center>0xD140 - 0xD147</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>digcom_b_blk</b></td><td align=center>0xD150 - 0xD15F</td><td align=center>0xD150 - 0xD15F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DIG_COM_B Registers">DIG_COM_B: common register block for all lanes</A></td><td align=center>0xD150 - 0xD153</td><td align=center>0xD150 - 0xD153</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>ckrst_ctrl_blk</b></td><td align=center>0xD160 - 0xD19F</td><td align=center>0xD160 - 0xD19F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RX_CKRST_CTRL Registers">RX_CKRST_CTRL: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD160 - 0xD16C</td><td align=center>0xD160 - 0xD16C</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_CKRST_CTRL Registers">TX_CKRST_CTRL: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD170 - 0xD17D</td><td align=center>0xD170 - 0xD17D</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#RXCOM_CKRST_CTRL Registers">RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD180 - 0xD18E</td><td align=center>0xD180 - 0xD18E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TXCOM_CKRST_CTRL Registers">TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD190 - 0xD19E</td><td align=center>0xD190 - 0xD19E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>tx_tca_blk</b></td><td align=center>0xD1A0 - 0xD1AF</td><td align=center>0xD1A0 - 0xD1AF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_TCA Registers">TX_TCA: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD1A0 - 0xD1A6</td><td align=center>0xD1A0 - 0xD1A6</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0xD1B0 - 0xD1FF</td><td align=center>0xD1B0 - 0xD1FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>micro_blk</b></td><td align=center>0xD200 - 0xD25F</td><td align=center>0xD200 - 0xD25F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#MICRO_A_COM Registers">MICRO_A_COM: common register block for all lanes within each Micro Top</A></td><td align=center>0xD200 - 0xD20E</td><td align=center>0xD200 - 0xD20E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#MICRO_B_COM Registers">MICRO_B_COM: common register block for all lanes within each Micro Top</A></td><td align=center>0xD210 - 0xD21B</td><td align=center>0xD210 - 0xD21B</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#MICRO_C_COM Registers">MICRO_C_COM: common register block for all lanes within each Micro Top</A></td><td align=center>0xD220 - 0xD22A</td><td align=center>0xD220 - 0xD22A</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#MICRO_INFO_COM Registers">MICRO_INFO_COM: Status Register for all Lanes&nbsp within each Micro Top</A></td><td align=center>0xD230 - 0xD231</td><td align=center>0xD230 - 0xD231</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#MICRO_CTRL0 Registers">MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top</A></td><td align=center>0xD240 - 0xD247</td><td align=center>0xD240 - 0xD247</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#MICRO_DBG Registers">MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top</A></td><td align=center>0xD250 - 0xD25E</td><td align=center>0xD250 - 0xD25E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>dsc_g_j_blk</b></td><td align=center>0xD260 - 0xD29F</td><td align=center>0xD260 - 0xD29F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_G Registers">DSC_G: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD260 - 0xD26E</td><td align=center>0xD260 - 0xD26E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_H Registers">DSC_H: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD270 - 0xD275</td><td align=center>0xD270 - 0xD275</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_I Registers">DSC_I: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD280 - 0xD28E</td><td align=center>0xD280 - 0xD28E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#DSC_J Registers">DSC_J: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD290 - 0xD29E</td><td align=center>0xD290 - 0xD29E</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0xD2A0 - 0xD2FF</td><td align=center>0xD2A0 - 0xD2FF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>tx_coeff_blk</b></td><td align=center>0xD300 - 0xD35F</td><td align=center>0xD300 - 0xD35F</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_COEFF_MAIN Registers">TX_COEFF_MAIN: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD300 - 0xD305</td><td align=center>0xD300 - 0xD305</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_COEFF_PM Registers">TX_COEFF_PM: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD310 - 0xD317</td><td align=center>0xD310 - 0xD317</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_COEFF_POST Registers">TX_COEFF_POST: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD320 - 0xD325</td><td align=center>0xD320 - 0xD325</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_COEFF_POSTA Registers">TX_COEFF_POSTA: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD330 - 0xD33E</td><td align=center>0xD330 - 0xD33E</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_COEFF_POSTB Registers">TX_COEFF_POSTB: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD340 - 0xD34A</td><td align=center>0xD340 - 0xD34A</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#TX_COEFF_PRE Registers">TX_COEFF_PRE: per lane register block [One Copy Per Lane]</A></td><td align=center>0xD350 - 0xD355</td><td align=center>0xD350 - 0xD355</td></tr>
<tr>
<td bgcolor=#CCCCCC align=left>&nbsp &nbsp &nbsp  Reserved</td><td align=center>0xD360 - 0xFFCF</td><td align=center>0xD360 - 0xFFCF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp  <b>mdio</b></td><td align=center>0xFFD0 - 0xFFDF</td><td align=center>0xFFD0 - 0xFFDF</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#MDIO_MMDSEL_AER_COM Registers">MDIO_MMDSEL_AER_COM: common register block for all lanes</A></td><td align=center>0xFFD0 - 0xFFDE</td><td align=center>0xFFD0 - 0xFFDE</td></tr>
<tr>
<td align=left>&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp  <A HREF="#MDIO_BLK_ADDR_COM Registers">MDIO_BLK_ADDR_COM: common register block for all lanes</A></td><td align=center>0xFFD0 - 0xFFDF</td><td align=center>0xFFD0 - 0xFFDF</td></tr>
</table><p>
<hr>
<H1><a NAME="REGISTER_INFO_EXT Registers">REGISTER_INFO_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x0000</td><td><A HREF="#REGISTER_INFO_EXT_INFO">REGISTER_INFO_EXT_INFO</A><br>Register Setup Information</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">reg_desc</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="REGISTER_INFO_EXT_INFO">REGISTER_INFO_EXT_INFO - Register Setup Information</a></b><br>
Address Offset = 32'h0000_0000<br>
Physical Address = 32'h0000_0000<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>reg_desc</td>
<td align=left>
The following info describes the mapping of the registers<br>
&nbsp Block addressing description<br>
&nbsp &nbsp - This spreadsheet defines all registers as 16'h0000, but is broken down as:<br>
&nbsp &nbsp &nbsp Block [15:4] <br>
&nbsp &nbsp &nbsp Lane&nbsp&nbsp [7:4] <br>
&nbsp &nbsp &nbsp Reg&nbsp &nbsp [3:0] <br>
&nbsp &nbsp &nbsp &nbsp i.e. <br>
&nbsp &nbsp &nbsp &nbsp access PCIE 0x1102<br>
&nbsp &nbsp &nbsp &nbsp block - 0x110<br>
&nbsp &nbsp &nbsp &nbsp lane -&nbsp 0x0, for this register lane is not valid and value applies to all lanes<br>
&nbsp &nbsp &nbsp &nbsp reg -&nbsp&nbsp 0x12, the '1' is added to indicate SERDES register. <br>
&nbsp There are 2 types of registers:<br>
&nbsp &nbsp 1. General registers that apply to all lanes<br>
&nbsp &nbsp 2. Lane specific registers<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#REGISTER_INFO_EXT Registers">Return to REGISTER_INFO_EXT Table</A><p>
<hr>
<H1><a NAME="PCIE_BLK0_EXT Registers">PCIE_BLK0_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x1000</td><td><A HREF="#PCIE_BLK0_EXT_CTRL1">PCIE_BLK0_EXT_CTRL1</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rst_sw</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rst_sw_UC</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rst_sw_MDIO</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pwrdwn_sw_10g</div> </td> <td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_tca_master_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_tca_master_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_rx_hiz_disable</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_ucclk_sel</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1001</td><td>PCIE_BLK0_EXT_CTRL2<br>Register</td><td bgcolor=#CCCCCC align=center colspan="16"><div class="HT">reserved</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1002</td><td>PCIE_BLK0_EXT_CTRL3<br>Register</td><td bgcolor=#CCCCCC align=center colspan="16"><div class="HT">reserved</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1003</td><td><A HREF="#PCIE_BLK0_EXT_RXSIGDET">PCIE_BLK0_EXT_RXSIGDET</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rxsigdet</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1004</td><td><A HREF="#PCIE_BLK0_EXT_LNSTATUS">PCIE_BLK0_EXT_LNSTATUS</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">ln_status</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1005</td><td><A HREF="#PCIE_BLK0_EXT_LNSTATUS2">PCIE_BLK0_EXT_LNSTATUS2</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">ln_status2</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1006</td><td><A HREF="#PCIE_BLK0_EXT_MDIO_CTRL0">PCIE_BLK0_EXT_MDIO_CTRL0</A><br>StandAloneMode Override</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_ser_SAM_ovrd</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1007</td><td><A HREF="#PCIE_BLK0_EXT_RATE_SEL_STAT">PCIE_BLK0_EXT_RATE_SEL_STAT</A><br>RateSelect Status</td><td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">PllRangeHolding_status</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">PllRangeHolding_G3_status</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rate_sel_status</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PCIE_BLK0_EXT_CTRL1">PCIE_BLK0_EXT_CTRL1 - Register</a></b><br>
Address Offset = 32'h0000_1000<br>
Physical Address = 32'h0000_1000<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rst_sw</td>
<td align=left>
When set will initiate logic reset and will be cleared after 16 refclks by resetting this register<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rst_sw_UC</td>
<td align=left>
Will reset the MicroController and will be cleared same as bit 15<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rst_sw_MDIO</td>
<td align=left>
Will reset the MDIO and will be cleared same as bit 15<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdwn_sw_10g</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_tca_master_frc</td>
<td align=left>
force pll_ctrl[164]<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_tca_master_frc_val</td>
<td align=left>
force pll_ctrl[164] value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_rx_hiz_disable</td>
<td align=left>
mdio_rx_hiz_disable: 0=rx=hiZ during perst#(default), 1=rx=normal<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_ucclk_sel</td>
<td align=left>
mdio_ucclk_sel: 0=refclk2x, 1=250MHz<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK0_EXT Registers">Return to PCIE_BLK0_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK0_EXT_RXSIGDET">PCIE_BLK0_EXT_RXSIGDET - Register</a></b><br>
Address Offset = 32'h0000_1003<br>
Physical Address = 32'h0000_1003<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rxsigdet</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK0_EXT Registers">Return to PCIE_BLK0_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK0_EXT_LNSTATUS">PCIE_BLK0_EXT_LNSTATUS - Register</a></b><br>
Address Offset = 32'h0000_1004<br>
Physical Address = 32'h0000_1004<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ln_status</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK0_EXT Registers">Return to PCIE_BLK0_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK0_EXT_LNSTATUS2">PCIE_BLK0_EXT_LNSTATUS2 - Register</a></b><br>
Address Offset = 32'h0000_1005<br>
Physical Address = 32'h0000_1005<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ln_status2</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK0_EXT Registers">Return to PCIE_BLK0_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK0_EXT_MDIO_CTRL0">PCIE_BLK0_EXT_MDIO_CTRL0 - StandAloneMode Override</a></b><br>
Address Offset = 32'h0000_1006<br>
Physical Address = 32'h0000_1006<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_ser_SAM_ovrd</td>
<td align=left>
Setting this bit will FLIP the StandAloneMode bit for MDIO controls ONLY<br>
 StandAloneMode^mdio_ser_SAM_ovrd<br>
&nbsp &nbsp &nbsp 0^0 = 0<br>
&nbsp &nbsp &nbsp 0^1 = 1<br>
&nbsp &nbsp &nbsp 1^0 = 1<br>
&nbsp &nbsp &nbsp 1^1 = 0<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK0_EXT Registers">Return to PCIE_BLK0_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK0_EXT_RATE_SEL_STAT">PCIE_BLK0_EXT_RATE_SEL_STAT - RateSelect Status</a></b><br>
Address Offset = 32'h0000_1007<br>
Physical Address = 32'h0000_1007<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>PllRangeHolding_status</td>
<td align=left>
Pll range value in Gen1/Gen2<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>PllRangeHolding_G3_status</td>
<td align=left>
Pll range value in Gen3<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rate_sel_status</td>
<td align=left>
 Rate Select Status<br>
&nbsp 00 = Gen1<br>
&nbsp 01 = Gen2<br>
&nbsp 10 = Gen3<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK0_EXT Registers">Return to PCIE_BLK0_EXT Table</A><p>
<hr>
<H1><a NAME="PCIE_BLK1_EXT Registers">PCIE_BLK1_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x1100</td><td><A HREF="#PCIE_BLK1_EXT_CONTROL">PCIE_BLK1_EXT_CONTROL</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pgen_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pcmp_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">start_sequencer</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">reset_anlg_r</div> </td> <td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_bypass_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_iddq_ovrd_select</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_iddq_ovrd_value</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_cont_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdet_en10g</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eden10g</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_reset_enable</div> </td> <td align=center>16'h200c</td></tr>
<tr>
<td align=center>0x1101</td><td><A HREF="#PCIE_BLK1_EXT_STATUS">PCIE_BLK1_EXT_STATUS</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">status</div> </td> <td align=center>16'h8000</td></tr>
<tr>
<td align=center>0x1102</td><td><A HREF="#PCIE_BLK1_EXT_MISCCONTROL1">PCIE_BLK1_EXT_MISCCONTROL1</A><br>Register</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">enable_uC_freeze</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">deassert_ResetUc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">L1PLLPowerdown_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">L1PLLPowerdown_mdio</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">BlockRealignOverride</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_G3_BlockRealign</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_G3_fts_SDS</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_G3_fts_no_EIEOS</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1103</td><td><A HREF="#PCIE_BLK1_EXT_STATUS_REG2">PCIE_BLK1_EXT_STATUS_REG2</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">status2</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1104</td><td><A HREF="#PCIE_BLK1_EXT_GPIO_CTRL0">PCIE_BLK1_EXT_GPIO_CTRL0</A><br>GPIO Status Select Control Register</td><td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="9"><div class="HT">gpio_sel</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1105</td><td><A HREF="#PCIE_BLK1_EXT_GPIO_STATUS0">PCIE_BLK1_EXT_GPIO_STATUS0</A><br>GPIO Status Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_gpio_sts</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1106</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL0">PCIE_BLK1_EXT_DBG_CTRL0</A><br>Debug Data Control 0 Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel0</div> </td> <td align=center>16'h3210</td></tr>
<tr>
<td align=center>0x1107</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL1">PCIE_BLK1_EXT_DBG_CTRL1</A><br>Debug Data Control 1 Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel7</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel6</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel5</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel4</div> </td> <td align=center>16'h7654</td></tr>
<tr>
<td align=center>0x1108</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL2">PCIE_BLK1_EXT_DBG_CTRL2</A><br>Debug Data Control 2 Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel11</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel10</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel9</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel8</div> </td> <td align=center>16'hba98</td></tr>
<tr>
<td align=center>0x1109</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL3">PCIE_BLK1_EXT_DBG_CTRL3</A><br>Debug Data Control 3 Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel15</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel14</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel13</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_lane_sel12</div> </td> <td align=center>16'hfedc</td></tr>
<tr>
<td align=center>0x110A</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL4">PCIE_BLK1_EXT_DBG_CTRL4</A><br>Debug Data Control 0 Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel0</div> </td> <td align=center>16'h3210</td></tr>
<tr>
<td align=center>0x110B</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL5">PCIE_BLK1_EXT_DBG_CTRL5</A><br>Debug Data Control 1 Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel7</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel6</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel5</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel4</div> </td> <td align=center>16'h7654</td></tr>
<tr>
<td align=center>0x110C</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL6">PCIE_BLK1_EXT_DBG_CTRL6</A><br>Debug Data Control 2 Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel11</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel10</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel9</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel8</div> </td> <td align=center>16'hba98</td></tr>
<tr>
<td align=center>0x110D</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL7">PCIE_BLK1_EXT_DBG_CTRL7</A><br>Debug Data Control 3 Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel15</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel14</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel13</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dbg_info_sel12</div> </td> <td align=center>16'hfedc</td></tr>
<tr>
<td align=center>0x110E</td><td><A HREF="#PCIE_BLK1_EXT_DBG_CTRL8">PCIE_BLK1_EXT_DBG_CTRL8</A><br>Debug Data Control 3 Register</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dbg_misc_tmux_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dbg_data_ena</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_CONTROL">PCIE_BLK1_EXT_CONTROL - Register</a></b><br>
Address Offset = 32'h0000_1100<br>
Physical Address = 32'h0000_1100<br>
Reset Value = 16'h200c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pgen_en</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pcmp_en</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>start_sequencer</td>
<td align=left>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>reset_anlg_r</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_bypass_r</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_iddq_ovrd_select</td>
<td align=left>
1= use the mdio_iddq_ovrd_value for Iddq_SAM <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_iddq_ovrd_value</td>
<td align=left>
 value to be used when mdio_iddq_ovrd_select is high<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_cont_en</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdet_en10g</td>
<td align=left>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eden10g</td>
<td align=left>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_reset_enable</td>
<td align=left>
1'b0: DSC will not reset when pll lock is broken.<br>
1'b1: DSC will reset when pll lock is broken.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_STATUS">PCIE_BLK1_EXT_STATUS - Register</a></b><br>
Address Offset = 32'h0000_1101<br>
Physical Address = 32'h0000_1101<br>
Reset Value = 16'h8000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>status</td>
<td align=left>
tbd<br>
Reset value is 0x8000.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_MISCCONTROL1">PCIE_BLK1_EXT_MISCCONTROL1 - Register</a></b><br>
Address Offset = 32'h0000_1102<br>
Physical Address = 32'h0000_1102<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>enable_uC_freeze</td>
<td align=left>
enable uC/pcb freeze<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>deassert_ResetUc</td>
<td align=left>
deassert_ResetUc<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1PLLPowerdown_sel</td>
<td align=left>
L1PLLPowerdown_mdio_sel<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1PLLPowerdown_mdio</td>
<td align=left>
L1PLLPowerdown_mdio<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>BlockRealignOverride</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_G3_BlockRealign</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_G3_fts_SDS</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_G3_fts_no_EIEOS</td>
<td align=left>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_STATUS_REG2">PCIE_BLK1_EXT_STATUS_REG2 - Register</a></b><br>
Address Offset = 32'h0000_1103<br>
Physical Address = 32'h0000_1103<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>status2</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_GPIO_CTRL0">PCIE_BLK1_EXT_GPIO_CTRL0 - GPIO Status Select Control Register</a></b><br>
Address Offset = 32'h0000_1104<br>
Physical Address = 32'h0000_1104<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>gpio_sel</td>
<td align=left>
Selects which GPIO Status to view<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_GPIO_STATUS0">PCIE_BLK1_EXT_GPIO_STATUS0 - GPIO Status Register</a></b><br>
Address Offset = 32'h0000_1105<br>
Physical Address = 32'h0000_1105<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>mdio_gpio_sts</td>
<td align=left>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL0">PCIE_BLK1_EXT_DBG_CTRL0 - Debug Data Control 0 Register</a></b><br>
Address Offset = 32'h0000_1106<br>
Physical Address = 32'h0000_1106<br>
Reset Value = 16'h3210<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel3</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel2</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel1</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel0</td>
<td align=left>
Selects 16bits of lane debug info<br>
 4'h0 : lane 0&nbsp debug<br>
 4'h1 : lane 1&nbsp debug<br>
 4'h2 : lane 2&nbsp debug<br>
 4'h3 : lane 3&nbsp debug<br>
 4'h4 : lane 4&nbsp debug<br>
 4'h5 : lane 5&nbsp debug<br>
 4'h6 : lane 6&nbsp debug<br>
 4'h7 : lane 7&nbsp debug<br>
 4'h8 : lane 8&nbsp debug<br>
 4'h9 : lane 9&nbsp debug<br>
 4'ha : lane 10 debug<br>
 4'hb : lane 11 debug<br>
 4'hc : lane 12 debug<br>
 4'hd : lane 13 debug<br>
 4'he : lane 14 debug<br>
 4'hf : lane 15 debug<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL1">PCIE_BLK1_EXT_DBG_CTRL1 - Debug Data Control 1 Register</a></b><br>
Address Offset = 32'h0000_1107<br>
Physical Address = 32'h0000_1107<br>
Reset Value = 16'h7654<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel7</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x7.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel6</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x6.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel5</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel4</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x4.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL2">PCIE_BLK1_EXT_DBG_CTRL2 - Debug Data Control 2 Register</a></b><br>
Address Offset = 32'h0000_1108<br>
Physical Address = 32'h0000_1108<br>
Reset Value = 16'hba98<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel11</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0xb.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel10</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0xa.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel9</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x9.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel8</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0x8.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL3">PCIE_BLK1_EXT_DBG_CTRL3 - Debug Data Control 3 Register</a></b><br>
Address Offset = 32'h0000_1109<br>
Physical Address = 32'h0000_1109<br>
Reset Value = 16'hfedc<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel15</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel14</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0xe.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel13</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0xd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_lane_sel12</td>
<td align=left>
Selects 16bits of lane debug info<br>
Reset value is 0xc.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL4">PCIE_BLK1_EXT_DBG_CTRL4 - Debug Data Control 0 Register</a></b><br>
Address Offset = 32'h0000_110a<br>
Physical Address = 32'h0000_110a<br>
Reset Value = 16'h3210<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel3</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel2</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel1</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel0</td>
<td align=left>
Selects which 16bits of debug info being used<br>
 4'h0 : RX Debug Info<br>
 4'h1 : TX Debug Info<br>
 4'h2 : ?? Debug Info<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL5">PCIE_BLK1_EXT_DBG_CTRL5 - Debug Data Control 1 Register</a></b><br>
Address Offset = 32'h0000_110b<br>
Physical Address = 32'h0000_110b<br>
Reset Value = 16'h7654<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel7</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x7.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel6</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x6.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel5</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel4</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x4.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL6">PCIE_BLK1_EXT_DBG_CTRL6 - Debug Data Control 2 Register</a></b><br>
Address Offset = 32'h0000_110c<br>
Physical Address = 32'h0000_110c<br>
Reset Value = 16'hba98<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel11</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0xb.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel10</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0xa.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel9</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x9.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel8</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0x8.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL7">PCIE_BLK1_EXT_DBG_CTRL7 - Debug Data Control 3 Register</a></b><br>
Address Offset = 32'h0000_110d<br>
Physical Address = 32'h0000_110d<br>
Reset Value = 16'hfedc<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel15</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel14</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0xe.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel13</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0xd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_info_sel12</td>
<td align=left>
Selects which 16bits of debug info being used<br>
Reset value is 0xc.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK1_EXT_DBG_CTRL8">PCIE_BLK1_EXT_DBG_CTRL8 - Debug Data Control 3 Register</a></b><br>
Address Offset = 32'h0000_110e<br>
Physical Address = 32'h0000_110e<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_misc_tmux_sel</td>
<td align=left>
1: {pm_RateSelect, pcie_phy_lnk_pll_lock, pcie_chp_phy_core_config, pcie_chp_phy_pll_lock_ext, <br>
&nbsp &nbsp pcie_phy_lnk_phy_status_3, pcie_phy_lnk_phy_status_0, TxElectIdle_3,TxElectIdle_1,TxElectIdle_0} <br>
0: {pm_RateSelect, pcie_phy_refclk_sense_req, pcie_phy_refclk_sense_ack, rx_G3_FrameLock, <br>
&nbsp &nbsp pmd_rxSeqDone_str, pmd_rx_sigdet_mac} <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_data_ena</td>
<td align=left>
Enables the DL/PL debug data<br>
 Assert after Debug Data controls have been configured<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK1_EXT Registers">Return to PCIE_BLK1_EXT Table</A><p>
<hr>
<H1><a NAME="PCIE_BLK2_EXT Registers">PCIE_BLK2_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x1200</td><td><A HREF="#PCIE_BLK2_EXT_LFCKCNT">PCIE_BLK2_EXT_LFCKCNT</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">lfckcnt</div> </td> <td align=center>16'h00ff</td></tr>
<tr>
<td align=center>0x1201</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT0">PCIE_BLK2_EXT_PWRMGMT0</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_LTTSM_NoVoltIsland</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_LTTSM_L23Ready</div> </td> <td align=center>16'h7f64</td></tr>
<tr>
<td align=center>0x1202</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT1">PCIE_BLK2_EXT_PWRMGMT1</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_LTTSM_FwPwrDn</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_LTTSM_LinkPwrDn</div> </td> <td align=center>16'h7764</td></tr>
<tr>
<td align=center>0x1203</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT2">PCIE_BLK2_EXT_PWRMGMT2</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_LTTSM_L1NoClkReqPllPwrDn</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_LTTSM_L1NoClkReq</div> </td> <td align=center>16'h2000</td></tr>
<tr>
<td align=center>0x1204</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT3">PCIE_BLK2_EXT_PWRMGMT3</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_LTTSM_P0</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_LTTSM_L1ClkReq</div> </td> <td align=center>16'h007c</td></tr>
<tr>
<td align=center>0x1205</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT4">PCIE_BLK2_EXT_PWRMGMT4</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_RefclkSenseBypass</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">mdio_TxIdleCtrl</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_ClkReq_tmp</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_ClkReqMdioSel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_AuxClkEnable_tmp</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_AuxClkEnableMdioSel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_AuxPowerDownP1PllEnableMdioSel</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">mdio_LTTSM_L1AnaPwrDnPll</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">mdio_LTTSM_L1AnaPwrDn</div> </td> <td align=center>16'h0028</td></tr>
<tr>
<td align=center>0x1206</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT5">PCIE_BLK2_EXT_PWRMGMT5</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_pwrdn_pll_timer_dfs</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_RcPllPd_ovrd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_RcPllPd_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_tx_cmn_mode_force_P2ClkReqEntry_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_RefclkSense_onecomp</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_RefclkSenseEventClr</div> </td> <td align=center>16'h1800</td></tr>
<tr>
<td align=center>0x1207</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT6">PCIE_BLK2_EXT_PWRMGMT6</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_pwrdn_refclk_timer_dfs</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">mdio_pwr_mgmt_spare_dfs</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">mdio_pm_P2_Wait4Pclk_tmr</div> </td> <td align=center>16'h050f</td></tr>
<tr>
<td align=center>0x1208</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT7">PCIE_BLK2_EXT_PWRMGMT7</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_RefclkSense_M</div> </td> <td align=center>16'h000f</td></tr>
<tr>
<td align=center>0x1209</td><td><A HREF="#PCIE_BLK2_EXT_PWRMGMT8">PCIE_BLK2_EXT_PWRMGMT8</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_RefclkSense_N</div> </td> <td align=center>16'h000f</td></tr>
<tr>
<td align=center>0x120A</td><td><A HREF="#PCIE_BLK2_EXT_REFCLKSENSE_STAT">PCIE_BLK2_EXT_REFCLKSENSE_STAT</A><br>Register</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">mdio_RefclkSenseEventCnt</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x120B</td><td><A HREF="#PCIE_BLK2_EXT_REFCLKSENSE_STAT2">PCIE_BLK2_EXT_REFCLKSENSE_STAT2</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_RefclkSenseCnt</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_LFCKCNT">PCIE_BLK2_EXT_LFCKCNT - Register</a></b><br>
Address Offset = 32'h0000_1200<br>
Physical Address = 32'h0000_1200<br>
Reset Value = 16'h00ff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lfckcnt</td>
<td align=left>
tbd<br>
Reset value is 0xff.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT0">PCIE_BLK2_EXT_PWRMGMT0 - Register</a></b><br>
Address Offset = 32'h0000_1201<br>
Physical Address = 32'h0000_1201<br>
Reset Value = 16'h7f64<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_NoVoltIsland</td>
<td align=left>
mapped as {2 {1'b0, pm_pwrdn, pm_reset_pll, pm_refclk_pd, tx0_pwrdn, rx0_pwrdn, rx0_sigdet_pd, rx0_hi_Z} }<br>
Reset value is 0x7f.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_L23Ready</td>
<td align=left>
mapped as {2 {1'b0, pm_pwrdn, pm_reset_pll, pm_refclk_pd, tx0_pwrdn, rx0_pwrdn, rx0_sigdet_pd, rx0_hi_Z} }<br>
Reset value is 0x64.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT1">PCIE_BLK2_EXT_PWRMGMT1 - Register</a></b><br>
Address Offset = 32'h0000_1202<br>
Physical Address = 32'h0000_1202<br>
Reset Value = 16'h7764<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_FwPwrDn</td>
<td align=left>
mapped as {2 {1'b0, pm_pwrdn, pm_reset_pll, pm_refclk_pd, tx0_pwrdn, rx0_pwrdn, rx0_sigdet_pd, rx0_hi_Z} }<br>
Reset value is 0x77.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_LinkPwrDn</td>
<td align=left>
mapped as {2 {1'b0, pm_pwrdn, pm_reset_pll, pm_refclk_pd, tx0_pwrdn, rx0_pwrdn, rx0_sigdet_pd, rx0_hi_Z} }<br>
Reset value is 0x64.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT2">PCIE_BLK2_EXT_PWRMGMT2 - Register</a></b><br>
Address Offset = 32'h0000_1203<br>
Physical Address = 32'h0000_1203<br>
Reset Value = 16'h2000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_L1NoClkReqPllPwrDn</td>
<td align=left>
mapped as {2 {1'b0, pm_pwrdn, pm_reset_pll, pm_refclk_pd, tx0_pwrdn, rx0_pwrdn, rx0_sigdet_pd, rx0_hi_Z} }<br>
Reset value is 0x20.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_L1NoClkReq</td>
<td align=left>
mapped as {2 {1'b0, pm_pwrdn, pm_reset_pll, pm_refclk_pd, tx0_pwrdn, rx0_pwrdn, rx0_sigdet_pd, rx0_hi_Z} }<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT3">PCIE_BLK2_EXT_PWRMGMT3 - Register</a></b><br>
Address Offset = 32'h0000_1204<br>
Physical Address = 32'h0000_1204<br>
Reset Value = 16'h007c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_P0</td>
<td align=left>
mapped as {2 {1'b0, pm_pwrdn, pm_reset_pll, pm_refclk_pd, tx0_pwrdn, rx0_pwrdn, rx0_sigdet_pd, rx0_hi_Z} }<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_L1ClkReq</td>
<td align=left>
mapped as {2 {1'b0, pm_pwrdn, pm_reset_pll, pm_refclk_pd, tx0_pwrdn, rx0_pwrdn, rx0_sigdet_pd, rx0_hi_Z} }<br>
Reset value is 0x7c.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT4">PCIE_BLK2_EXT_PWRMGMT4 - Register</a></b><br>
Address Offset = 32'h0000_1205<br>
Physical Address = 32'h0000_1205<br>
Reset Value = 16'h0028<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RefclkSenseBypass</td>
<td align=left>
used for Bypassing the RefclkSense <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_TxIdleCtrl</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_ClkReq_tmp</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_ClkReqMdioSel</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_AuxClkEnable_tmp</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_AuxClkEnableMdioSel</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_AuxPowerDownP1PllEnableMdioSel</td>
<td align=left>
used for select and is assigned to signal<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_L1AnaPwrDnPll</td>
<td align=left>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_LTTSM_L1AnaPwrDn</td>
<td align=left>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT5">PCIE_BLK2_EXT_PWRMGMT5 - Register</a></b><br>
Address Offset = 32'h0000_1206<br>
Physical Address = 32'h0000_1206<br>
Reset Value = 16'h1800<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_pwrdn_pll_timer_dfs</td>
<td align=left>
mdio_pwrdn_pll_timer_dfs<br>
Reset value is 0x18.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RcPllPd_ovrd</td>
<td align=left>
mdio_RcPllPd_ovrd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RcPllPd_val</td>
<td align=left>
mdio_RcPllPd_val<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_tx_cmn_mode_force_P2ClkReqEntry_en</td>
<td align=left>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RefclkSense_onecomp</td>
<td align=left>
 set the RefclkSense threshold value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RefclkSenseEventClr</td>
<td align=left>
 clear the RefclkSense event counter<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT6">PCIE_BLK2_EXT_PWRMGMT6 - Register</a></b><br>
Address Offset = 32'h0000_1207<br>
Physical Address = 32'h0000_1207<br>
Reset Value = 16'h050f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_pwrdn_refclk_timer_dfs</td>
<td align=left>
mdio_pwrdn_refclk_timer_dfs<br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_pwr_mgmt_spare_dfs</td>
<td align=left>
mdio_pwr_mgmt_spare_dfs<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_pm_P2_Wait4Pclk_tmr</td>
<td align=left>
 <br>
Reset value is 0xf.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT7">PCIE_BLK2_EXT_PWRMGMT7 - Register</a></b><br>
Address Offset = 32'h0000_1208<br>
Physical Address = 32'h0000_1208<br>
Reset Value = 16'h000f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RefclkSense_M</td>
<td align=left>
mdio_RefclkSense_M(cnt for auxclk)Vulcan: 0x0003(auxclk=20MHz)TD3:&nbsp &nbsp 0x0007(auxclk=50MHz)<br>
Reset value is 0xf.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_PWRMGMT8">PCIE_BLK2_EXT_PWRMGMT8 - Register</a></b><br>
Address Offset = 32'h0000_1209<br>
Physical Address = 32'h0000_1209<br>
Reset Value = 16'h000f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RefclkSense_N</td>
<td align=left>
mdio_RefclkSense_N(cnt for refclk)Vulcan: 0x000F(refclk=100MHz)TD3:&nbsp &nbsp 0x000F(refclk=100MHz)<br>
Reset value is 0xf.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_REFCLKSENSE_STAT">PCIE_BLK2_EXT_REFCLKSENSE_STAT - Register</a></b><br>
Address Offset = 32'h0000_120a<br>
Physical Address = 32'h0000_120a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>mdio_RefclkSenseEventCnt</td>
<td align=left>
Number of ACKs sent<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK2_EXT_REFCLKSENSE_STAT2">PCIE_BLK2_EXT_REFCLKSENSE_STAT2 - Register</a></b><br>
Address Offset = 32'h0000_120b<br>
Physical Address = 32'h0000_120b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>mdio_RefclkSenseCnt</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK2_EXT Registers">Return to PCIE_BLK2_EXT Table</A><p>
<hr>
<H1><a NAME="PCIE_BLK3_EXT Registers">PCIE_BLK3_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x1300</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL0">PCIE_BLK3_EXT_GEN2CTRL0</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_byp_pipe_io</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pwrdown_mdio_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_idle_mdio_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rloop_pipe_mdio_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">gloop_mdio_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_comp_mdio_sel</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_RxElectIdleRloopEn</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">StandAloneMode_mdio_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">PllTuningBypass_mdio_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lfck_rx_sel_mdio_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_DeviceType_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">mdio_DeviceType</div> </td> <td align=center>16'h0080</td></tr>
<tr>
<td align=center>0x1301</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL1">PCIE_BLK3_EXT_GEN2CTRL1</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">spares_pcie3_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_pmi_select_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_pmi_select_val</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_RC_refclk_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_RC_refclk_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RateSelect_mdio_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">mdioRateSelect</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1302</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL2">PCIE_BLK3_EXT_GEN2CTRL2</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">spares_pcie3_2</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1303</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL3">PCIE_BLK3_EXT_GEN2CTRL3</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_gloop</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1304</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL4">PCIE_BLK3_EXT_GEN2CTRL4</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rloop1g</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1305</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL5">PCIE_BLK3_EXT_GEN2CTRL5</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_rloop_pipe</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1306</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL6">PCIE_BLK3_EXT_GEN2CTRL6</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">gen2_ctrl6</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1307</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL7">PCIE_BLK3_EXT_GEN2CTRL7</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">DisablePmRxFastAcq</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1308</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL8">PCIE_BLK3_EXT_GEN2CTRL8</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdioRxFastAcqEnable</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1309</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL9">PCIE_BLK3_EXT_GEN2CTRL9</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdioRxSeqStart</div> </td> <td align=center>16'hffff</td></tr>
<tr>
<td align=center>0x130A</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL10">PCIE_BLK3_EXT_GEN2CTRL10</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_TxElectIdle_r</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x130B</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL11">PCIE_BLK3_EXT_GEN2CTRL11</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_TxComp_r</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x130C</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL12">PCIE_BLK3_EXT_GEN2CTRL12</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_PowerDown_0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x130D</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL13">PCIE_BLK3_EXT_GEN2CTRL13</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_PowerDown_1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x130E</td><td><A HREF="#PCIE_BLK3_EXT_GEN2CTRL14">PCIE_BLK3_EXT_GEN2CTRL14</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">gen2_ctrl14</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL0">PCIE_BLK3_EXT_GEN2CTRL0 - Register</a></b><br>
Address Offset = 32'h0000_1300<br>
Physical Address = 32'h0000_1300<br>
Reset Value = 16'h0080<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_byp_pipe_io</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdown_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_idle_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rloop_pipe_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>gloop_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_comp_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RxElectIdleRloopEn</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>StandAloneMode_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>PllTuningBypass_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lfck_rx_sel_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_DeviceType_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_DeviceType</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL1">PCIE_BLK3_EXT_GEN2CTRL1 - Register</a></b><br>
Address Offset = 32'h0000_1301<br>
Physical Address = 32'h0000_1301<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spares_pcie3_1</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_pmi_select_sel</td>
<td align=left>
mdio_pmi_select ovrd select<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_pmi_select_val</td>
<td align=left>
mdio_pmi_select ovrd value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RC_refclk_sel</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_RC_refclk_val</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RateSelect_mdio_sel</td>
<td align=left>
RateSelect ovrd select<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdioRateSelect</td>
<td align=left>
RateSelect ovrd value<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL2">PCIE_BLK3_EXT_GEN2CTRL2 - Register</a></b><br>
Address Offset = 32'h0000_1302<br>
Physical Address = 32'h0000_1302<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spares_pcie3_2</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL3">PCIE_BLK3_EXT_GEN2CTRL3 - Register</a></b><br>
Address Offset = 32'h0000_1303<br>
Physical Address = 32'h0000_1303<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_gloop</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL4">PCIE_BLK3_EXT_GEN2CTRL4 - Register</a></b><br>
Address Offset = 32'h0000_1304<br>
Physical Address = 32'h0000_1304<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rloop1g</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL5">PCIE_BLK3_EXT_GEN2CTRL5 - Register</a></b><br>
Address Offset = 32'h0000_1305<br>
Physical Address = 32'h0000_1305<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_rloop_pipe</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL6">PCIE_BLK3_EXT_GEN2CTRL6 - Register</a></b><br>
Address Offset = 32'h0000_1306<br>
Physical Address = 32'h0000_1306<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>gen2_ctrl6</td>
<td align=left>
unused<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL7">PCIE_BLK3_EXT_GEN2CTRL7 - Register</a></b><br>
Address Offset = 32'h0000_1307<br>
Physical Address = 32'h0000_1307<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>DisablePmRxFastAcq</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL8">PCIE_BLK3_EXT_GEN2CTRL8 - Register</a></b><br>
Address Offset = 32'h0000_1308<br>
Physical Address = 32'h0000_1308<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdioRxFastAcqEnable</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL9">PCIE_BLK3_EXT_GEN2CTRL9 - Register</a></b><br>
Address Offset = 32'h0000_1309<br>
Physical Address = 32'h0000_1309<br>
Reset Value = 16'hffff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdioRxSeqStart</td>
<td align=left>
tbd<br>
Reset value is 0xffff.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL10">PCIE_BLK3_EXT_GEN2CTRL10 - Register</a></b><br>
Address Offset = 32'h0000_130a<br>
Physical Address = 32'h0000_130a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_TxElectIdle_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL11">PCIE_BLK3_EXT_GEN2CTRL11 - Register</a></b><br>
Address Offset = 32'h0000_130b<br>
Physical Address = 32'h0000_130b<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_TxComp_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL12">PCIE_BLK3_EXT_GEN2CTRL12 - Register</a></b><br>
Address Offset = 32'h0000_130c<br>
Physical Address = 32'h0000_130c<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_PowerDown_0</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL13">PCIE_BLK3_EXT_GEN2CTRL13 - Register</a></b><br>
Address Offset = 32'h0000_130d<br>
Physical Address = 32'h0000_130d<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_PowerDown_1</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK3_EXT_GEN2CTRL14">PCIE_BLK3_EXT_GEN2CTRL14 - Register</a></b><br>
Address Offset = 32'h0000_130e<br>
Physical Address = 32'h0000_130e<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>gen2_ctrl14</td>
<td align=left>
unused<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK3_EXT Registers">Return to PCIE_BLK3_EXT Table</A><p>
<hr>
<H1><a NAME="PCIE_BLK4_EXT Registers">PCIE_BLK4_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x1400</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL0">PCIE_BLK4_EXT_LANECTRL0</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">lane_ctrl0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1401</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL1">PCIE_BLK4_EXT_LANECTRL1</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">lane_ctrl1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1402</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL2">PCIE_BLK4_EXT_LANECTRL2</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">eden1g</div> </td> <td align=center>16'hffff</td></tr>
<tr>
<td align=center>0x1403</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL3">PCIE_BLK4_EXT_LANECTRL3</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">cdet_en1g</div> </td> <td align=center>16'hffff</td></tr>
<tr>
<td align=center>0x1404</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL4">PCIE_BLK4_EXT_LANECTRL4</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">pwrdwn_rx_r</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1405</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL5">PCIE_BLK4_EXT_LANECTRL5</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">pwrdwn_tx_r</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1406</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL6">PCIE_BLK4_EXT_LANECTRL6</A><br>Register</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pwrdwn_10g_pll_dis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pwrdwn_pll_r</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1407</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL7">PCIE_BLK4_EXT_LANECTRL7</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rst_sw_ln</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1408</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL8">PCIE_BLK4_EXT_LANECTRL8</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">reset_anlg_r_ln</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1409</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL9">PCIE_BLK4_EXT_LANECTRL9</A><br>Register</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_cont_en3</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">TxBeaconData</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x140A</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL10">PCIE_BLK4_EXT_LANECTRL10</A><br>Register</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">common_clock_fifo_shrink</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">gp_in0_disable</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">enable_mdwr4rst</div> </td> <td align=center>16'h0003</td></tr>
<tr>
<td align=center>0x140B</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL11">PCIE_BLK4_EXT_LANECTRL11</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">elastic_autorst_en</div> </td> <td align=center>16'hffff</td></tr>
<tr>
<td align=center>0x140C</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL12">PCIE_BLK4_EXT_LANECTRL12</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">comma_adj_fsm_sel</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x140D</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL13">PCIE_BLK4_EXT_LANECTRL13</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">RcvrDetectTimeout</div> </td> <td align=center>16'h007e</td></tr>
<tr>
<td align=center>0x140E</td><td><A HREF="#PCIE_BLK4_EXT_LANECTRL14">PCIE_BLK4_EXT_LANECTRL14</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">lane_ctrl14</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL0">PCIE_BLK4_EXT_LANECTRL0 - Register</a></b><br>
Address Offset = 32'h0000_1400<br>
Physical Address = 32'h0000_1400<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lane_ctrl0</td>
<td align=left>
unused<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL1">PCIE_BLK4_EXT_LANECTRL1 - Register</a></b><br>
Address Offset = 32'h0000_1401<br>
Physical Address = 32'h0000_1401<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lane_ctrl1</td>
<td align=left>
unused<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL2">PCIE_BLK4_EXT_LANECTRL2 - Register</a></b><br>
Address Offset = 32'h0000_1402<br>
Physical Address = 32'h0000_1402<br>
Reset Value = 16'hffff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eden1g</td>
<td align=left>
tbd<br>
Reset value is 0xffff.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL3">PCIE_BLK4_EXT_LANECTRL3 - Register</a></b><br>
Address Offset = 32'h0000_1403<br>
Physical Address = 32'h0000_1403<br>
Reset Value = 16'hffff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdet_en1g</td>
<td align=left>
tbd<br>
Reset value is 0xffff.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL4">PCIE_BLK4_EXT_LANECTRL4 - Register</a></b><br>
Address Offset = 32'h0000_1404<br>
Physical Address = 32'h0000_1404<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdwn_rx_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL5">PCIE_BLK4_EXT_LANECTRL5 - Register</a></b><br>
Address Offset = 32'h0000_1405<br>
Physical Address = 32'h0000_1405<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdwn_tx_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL6">PCIE_BLK4_EXT_LANECTRL6 - Register</a></b><br>
Address Offset = 32'h0000_1406<br>
Physical Address = 32'h0000_1406<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdwn_10g_pll_dis</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdwn_pll_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL7">PCIE_BLK4_EXT_LANECTRL7 - Register</a></b><br>
Address Offset = 32'h0000_1407<br>
Physical Address = 32'h0000_1407<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rst_sw_ln</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL8">PCIE_BLK4_EXT_LANECTRL8 - Register</a></b><br>
Address Offset = 32'h0000_1408<br>
Physical Address = 32'h0000_1408<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>reset_anlg_r_ln</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL9">PCIE_BLK4_EXT_LANECTRL9 - Register</a></b><br>
Address Offset = 32'h0000_1409<br>
Physical Address = 32'h0000_1409<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_cont_en3</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>TxBeaconData</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL10">PCIE_BLK4_EXT_LANECTRL10 - Register</a></b><br>
Address Offset = 32'h0000_140a<br>
Physical Address = 32'h0000_140a<br>
Reset Value = 16'h0003<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>common_clock_fifo_shrink</td>
<td align=left>
common_clock_fifo_shrink<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>gp_in0_disable</td>
<td align=left>
gp_in0_disable<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>enable_mdwr4rst</td>
<td align=left>
enable_mdwr4rst<br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL11">PCIE_BLK4_EXT_LANECTRL11 - Register</a></b><br>
Address Offset = 32'h0000_140b<br>
Physical Address = 32'h0000_140b<br>
Reset Value = 16'hffff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>elastic_autorst_en</td>
<td align=left>
tbd<br>
Reset value is 0xffff.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL12">PCIE_BLK4_EXT_LANECTRL12 - Register</a></b><br>
Address Offset = 32'h0000_140c<br>
Physical Address = 32'h0000_140c<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comma_adj_fsm_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL13">PCIE_BLK4_EXT_LANECTRL13 - Register</a></b><br>
Address Offset = 32'h0000_140d<br>
Physical Address = 32'h0000_140d<br>
Reset Value = 16'h007e<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RcvrDetectTimeout</td>
<td align=left>
tbd<br>
Reset value is 0x7e.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK4_EXT_LANECTRL14">PCIE_BLK4_EXT_LANECTRL14 - Register</a></b><br>
Address Offset = 32'h0000_140e<br>
Physical Address = 32'h0000_140e<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lane_ctrl14</td>
<td align=left>
unused<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK4_EXT Registers">Return to PCIE_BLK4_EXT Table</A><p>
<hr>
<H1><a NAME="PCIE_BLK5_EXT Registers">PCIE_BLK5_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x1500</td><td><A HREF="#PCIE_BLK5_EXT_LANECTRL15">PCIE_BLK5_EXT_LANECTRL15</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">lane_ctrl15</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1501</td><td><A HREF="#PCIE_BLK5_EXT_LANEPRBS0">PCIE_BLK5_EXT_LANEPRBS0</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">prbs_en</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1502</td><td><A HREF="#PCIE_BLK5_EXT_LANEPRBS1">PCIE_BLK5_EXT_LANEPRBS1</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">prbs_inv</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1503</td><td><A HREF="#PCIE_BLK5_EXT_LANEPRBS2">PCIE_BLK5_EXT_LANEPRBS2</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order15a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order14a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order13a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order12a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order11a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order10a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order9a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order8a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order7a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order6a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order5a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order4a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order3a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order2a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order1a</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_order0a</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1504</td><td><A HREF="#PCIE_BLK5_EXT_LANEPRBS3">PCIE_BLK5_EXT_LANEPRBS3</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order7</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order6</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order5</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order4</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1505</td><td><A HREF="#PCIE_BLK5_EXT_LANEPRBS4">PCIE_BLK5_EXT_LANEPRBS4</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order15</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order14</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order13</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order12</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order11</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order10</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order9</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_order8</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1506</td><td><A HREF="#PCIE_BLK5_EXT_LANETEST0">PCIE_BLK5_EXT_LANETEST0</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lfck_sigdet_sel_mdio_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_lfck_sigdet_sel_cnt0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_lfck_sigdet_sel_refclk</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ext_pwrdn_dis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pwrdn_safe_dis_tmp</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pwrdn_clks_en</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_lock_rstb_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lfck_bypass</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_snoop_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_StandAloneMode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_PllTuningBypass</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_lfck_rx_sel_cnt0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_lfck_rx_sel_refclk</div> </td> <td align=center>16'h1220</td></tr>
<tr>
<td align=center>0x1507</td><td><A HREF="#PCIE_BLK5_EXT_LANETEST1">PCIE_BLK5_EXT_LANETEST1</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">comp_start</div> </td> <td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">tmux_sel</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1508</td><td><A HREF="#PCIE_BLK5_EXT_COMP_DELAY0">PCIE_BLK5_EXT_COMP_DELAY0</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">comp_delay3_11</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">comp_delay2_10</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">comp_delay1_9</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">comp_delay0_8</div> </td> <td align=center>16'h3210</td></tr>
<tr>
<td align=center>0x1509</td><td><A HREF="#PCIE_BLK5_EXT_COMP_DELAY1">PCIE_BLK5_EXT_COMP_DELAY1</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">comp_delay7_15</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">comp_delay6_14</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">comp_delay5_13</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">comp_delay4_12</div> </td> <td align=center>16'h7654</td></tr>
<tr>
<td align=center>0x150A</td><td><A HREF="#PCIE_BLK5_EXT_COMP_TYPE">PCIE_BLK5_EXT_COMP_TYPE</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">comp_type</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x150B</td><td><A HREF="#PCIE_BLK5_EXT_COMP_ENABLE">PCIE_BLK5_EXT_COMP_ENABLE</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">comp_enable</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x150E</td><td><A HREF="#PCIE_BLK5_EXT_XGXS_FE_TMUX">PCIE_BLK5_EXT_XGXS_FE_TMUX</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">XGXS_fe_tmux</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_LANECTRL15">PCIE_BLK5_EXT_LANECTRL15 - Register</a></b><br>
Address Offset = 32'h0000_1500<br>
Physical Address = 32'h0000_1500<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lane_ctrl15</td>
<td align=left>
unused<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_LANEPRBS0">PCIE_BLK5_EXT_LANEPRBS0 - Register</a></b><br>
Address Offset = 32'h0000_1501<br>
Physical Address = 32'h0000_1501<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_LANEPRBS1">PCIE_BLK5_EXT_LANEPRBS1 - Register</a></b><br>
Address Offset = 32'h0000_1502<br>
Physical Address = 32'h0000_1502<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_inv</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_LANEPRBS2">PCIE_BLK5_EXT_LANEPRBS2 - Register</a></b><br>
Address Offset = 32'h0000_1503<br>
Physical Address = 32'h0000_1503<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order15a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order14a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order13a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order12a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order11a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order10a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order9a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order8a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order7a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order6a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order5a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order4a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order3a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order2a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order1a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order0a</td>
<td align=left>
This bit was added to add more PRBS patterns<br>
 must be used in association with registers 0x14 & 0x15<br>
 Set when using PRBS 9,10,&11<br>
 prbs_orderXa&nbsp &nbsp prbs_orderX<br>
&nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp xx&nbsp &nbsp &nbsp&nbsp - PRBS 7,15,23,&31 are used<br>
&nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 00&nbsp &nbsp &nbsp&nbsp - PRBS 9<br>
&nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 01&nbsp &nbsp &nbsp&nbsp - PRBS 10<br>
&nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 10&nbsp &nbsp &nbsp&nbsp - PRBS 11<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_LANEPRBS3">PCIE_BLK5_EXT_LANEPRBS3 - Register</a></b><br>
Address Offset = 32'h0000_1504<br>
Physical Address = 32'h0000_1504<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order7</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order6</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order5</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order4</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order3</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order2</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order1</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order0</td>
<td align=left>
Select PRBS pattern<br>
 prbs_orderXa(0x13)&nbsp &nbsp prbs_orderX<br>
&nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 00&nbsp &nbsp &nbsp&nbsp - PRBS 7<br>
&nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 01&nbsp &nbsp &nbsp&nbsp - PRBS 15<br>
&nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 10&nbsp &nbsp &nbsp&nbsp - PRBS 23<br>
&nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 11&nbsp &nbsp &nbsp&nbsp - PRBS 31<br>
&nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 00&nbsp &nbsp &nbsp&nbsp - PRBS 9<br>
&nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 01&nbsp &nbsp &nbsp&nbsp - PRBS 10<br>
&nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 10&nbsp &nbsp &nbsp&nbsp - PRBS 11<br>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_LANEPRBS4">PCIE_BLK5_EXT_LANEPRBS4 - Register</a></b><br>
Address Offset = 32'h0000_1505<br>
Physical Address = 32'h0000_1505<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order15</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order14</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order13</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order12</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order11</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order10</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order9</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_order8</td>
<td align=left>
Select PRBS pattern<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_LANETEST0">PCIE_BLK5_EXT_LANETEST0 - Register</a></b><br>
Address Offset = 32'h0000_1506<br>
Physical Address = 32'h0000_1506<br>
Reset Value = 16'h1220<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lfck_sigdet_sel_mdio_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_lfck_sigdet_sel_cnt0</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_lfck_sigdet_sel_refclk</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ext_pwrdn_dis</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdn_safe_dis_tmp</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdn_clks_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_lock_rstb_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lfck_bypass</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_snoop_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_StandAloneMode</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_PllTuningBypass</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_lfck_rx_sel_cnt0</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_lfck_rx_sel_refclk</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_LANETEST1">PCIE_BLK5_EXT_LANETEST1 - Register</a></b><br>
Address Offset = 32'h0000_1507<br>
Physical Address = 32'h0000_1507<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_start</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tmux_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_COMP_DELAY0">PCIE_BLK5_EXT_COMP_DELAY0 - Register</a></b><br>
Address Offset = 32'h0000_1508<br>
Physical Address = 32'h0000_1508<br>
Reset Value = 16'h3210<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_delay3_11</td>
<td align=left>
tbd<br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_delay2_10</td>
<td align=left>
tbd<br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_delay1_9</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_delay0_8</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_COMP_DELAY1">PCIE_BLK5_EXT_COMP_DELAY1 - Register</a></b><br>
Address Offset = 32'h0000_1509<br>
Physical Address = 32'h0000_1509<br>
Reset Value = 16'h7654<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_delay7_15</td>
<td align=left>
tbd<br>
Reset value is 0x7.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_delay6_14</td>
<td align=left>
tbd<br>
Reset value is 0x6.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_delay5_13</td>
<td align=left>
tbd<br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_delay4_12</td>
<td align=left>
tbd<br>
Reset value is 0x4.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_COMP_TYPE">PCIE_BLK5_EXT_COMP_TYPE - Register</a></b><br>
Address Offset = 32'h0000_150a<br>
Physical Address = 32'h0000_150a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_type</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_COMP_ENABLE">PCIE_BLK5_EXT_COMP_ENABLE - Register</a></b><br>
Address Offset = 32'h0000_150b<br>
Physical Address = 32'h0000_150b<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comp_enable</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK5_EXT_XGXS_FE_TMUX">PCIE_BLK5_EXT_XGXS_FE_TMUX - Register</a></b><br>
Address Offset = 32'h0000_150e<br>
Physical Address = 32'h0000_150e<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>XGXS_fe_tmux</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK5_EXT Registers">Return to PCIE_BLK5_EXT Table</A><p>
<hr>
<H1><a NAME="PCIE_BLK6_EXT Registers">PCIE_BLK6_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x1600</td><td><A HREF="#PCIE_BLK6_EXT_PMD_CTRL0">PCIE_BLK6_EXT_PMD_CTRL0</A><br>PMD Control 0 Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_rx_dme_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_rx_mode</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">pmd_tx_mode</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">pmd_osr_mode_gen3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">pmd_osr_mode_gen2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">pmd_osr_mode_gen1</div> </td> <td align=center>16'h0014</td></tr>
<tr>
<td align=center>0x1601</td><td><A HREF="#PCIE_BLK6_EXT_PMD_CTRL1">PCIE_BLK6_EXT_PMD_CTRL1</A><br>PMD Control 1 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">pcie_pmd_lane_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1602</td><td><A HREF="#PCIE_BLK6_EXT_PMD_CTRL2">PCIE_BLK6_EXT_PMD_CTRL2</A><br>PMD Control 2 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">pcie_pmd_core_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1603</td><td><A HREF="#PCIE_BLK6_EXT_ANA_CTRL">PCIE_BLK6_EXT_ANA_CTRL</A><br>Analog Control Register</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_pll_lock_dly</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">core_config_frc</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">core_config_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tca_use_ext_pd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ref_cmos_clk_HZ</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">refsel_frc</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">refsel_frc_val</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PCIE_BLK6_EXT_PMD_CTRL0">PCIE_BLK6_EXT_PMD_CTRL0 - PMD Control 0 Register</a></b><br>
Address Offset = 32'h0000_1600<br>
Physical Address = 32'h0000_1600<br>
Reset Value = 16'h0014<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_rx_dme_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_rx_mode</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_tx_mode</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_osr_mode_gen3</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_osr_mode_gen2</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_osr_mode_gen1</td>
<td align=left>
tbd<br>
Reset value is 0x4.</td></tr>
</table><p>
<A HREF="#PCIE_BLK6_EXT Registers">Return to PCIE_BLK6_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK6_EXT_PMD_CTRL1">PCIE_BLK6_EXT_PMD_CTRL1 - PMD Control 1 Register</a></b><br>
Address Offset = 32'h0000_1601<br>
Physical Address = 32'h0000_1601<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pcie_pmd_lane_mode</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK6_EXT Registers">Return to PCIE_BLK6_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK6_EXT_PMD_CTRL2">PCIE_BLK6_EXT_PMD_CTRL2 - PMD Control 2 Register</a></b><br>
Address Offset = 32'h0000_1602<br>
Physical Address = 32'h0000_1602<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pcie_pmd_core_mode</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK6_EXT Registers">Return to PCIE_BLK6_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK6_EXT_ANA_CTRL">PCIE_BLK6_EXT_ANA_CTRL - Analog Control Register</a></b><br>
Address Offset = 32'h0000_1603<br>
Physical Address = 32'h0000_1603<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_pll_lock_dly</td>
<td align=left>
 Extend pll lock time<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>core_config_frc</td>
<td align=left>
 Override pcie_chp_phy_core_config <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>core_config_frc_val</td>
<td align=left>
 Override pcie_chp_phy_core_config value <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_use_ext_pd</td>
<td align=left>
 Aligned tx lane clocks with lane0 tx clock<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ref_cmos_clk_HZ</td>
<td align=left>
 0: Drive the CMOS Clock Channel.&nbsp 1: CMOS clock channel is off. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>refsel_frc</td>
<td align=left>
 Override i_refsel <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>refsel_frc_val</td>
<td align=left>
 Override i_refsel value<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK6_EXT Registers">Return to PCIE_BLK6_EXT Table</A><p>
<hr>
<H1><a NAME="PCIE_BLK7_EXT Registers">PCIE_BLK7_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x1700</td><td><A HREF="#PCIE_BLK7_EXT_TX_COEFF_LO">PCIE_BLK7_EXT_TX_COEFF_LO</A><br>tx_coeff_lo Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">tx_coeff_lo</div> </td> <td align=center>16'hca80</td></tr>
<tr>
<td align=center>0x1701</td><td><A HREF="#PCIE_BLK7_EXT_TX_COEFF_HI">PCIE_BLK7_EXT_TX_COEFF_HI</A><br>tx_coeff_hi Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_coeff_ovrd_ena</div> </td> <td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">tx_coeff_hi</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0x1702</td><td><A HREF="#PCIE_BLK7_EXT_RX_CLK_REPEATER_0">PCIE_BLK7_EXT_RX_CLK_REPEATER_0</A><br>rx_clk_repeater_0 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_clk_repeater_0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1703</td><td><A HREF="#PCIE_BLK7_EXT_RX_CLK_REPEATER_1">PCIE_BLK7_EXT_RX_CLK_REPEATER_1</A><br>rx_clk_repeater_1 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_clk_repeater_1</div> </td> <td align=center>16'h7a00</td></tr>
<tr>
<td align=center>0x1704</td><td><A HREF="#PCIE_BLK7_EXT_RX_CLK_REPEATER_2">PCIE_BLK7_EXT_RX_CLK_REPEATER_2</A><br>rx_clk_repeater_2 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_clk_repeater_2</div> </td> <td align=center>16'h1df7</td></tr>
<tr>
<td align=center>0x1705</td><td><A HREF="#PCIE_BLK7_EXT_RX_CLK_REPEATER_3">PCIE_BLK7_EXT_RX_CLK_REPEATER_3</A><br>rx_clk_repeater_3 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_clk_repeater_3</div> </td> <td align=center>16'h7000</td></tr>
<tr>
<td align=center>0x1706</td><td><A HREF="#PCIE_BLK7_EXT_RX_CLK_REPEATER_BW">PCIE_BLK7_EXT_RX_CLK_REPEATER_BW</A><br>PCIE7 rx_clk_repeater_BW Register</td><td bgcolor=#FFFFFF align=center colspan="12"><div class="HT">spare_bits</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rx_clk_repeater_BW_gen3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rx_clk_repeater_BW_gen12</div> </td> <td align=center>16'h0003</td></tr>
<tr>
<td align=center>0x1707</td><td><A HREF="#PCIE_BLK7_EXT_SPARE_CTRL0">PCIE_BLK7_EXT_SPARE_CTRL0</A><br>PCIE7 spare_ctrl0 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">spare_ctrl0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1708</td><td><A HREF="#PCIE_BLK7_EXT_SPARE_CTRL1">PCIE_BLK7_EXT_SPARE_CTRL1</A><br>PCIE7 spare_ctrl1 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">spare_ctrl1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x1709</td><td><A HREF="#PCIE_BLK7_EXT_SPARE_CTRL2">PCIE_BLK7_EXT_SPARE_CTRL2</A><br>PCIE7 spare_ctrl2 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">spare_ctrl2</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x170A</td><td><A HREF="#PCIE_BLK7_EXT_SPARE_CTRL3">PCIE_BLK7_EXT_SPARE_CTRL3</A><br>PCIE7 spare_ctrl3 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">spare_ctrl3</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_TX_COEFF_LO">PCIE_BLK7_EXT_TX_COEFF_LO - tx_coeff_lo Register</a></b><br>
Address Offset = 32'h0000_1700<br>
Physical Address = 32'h0000_1700<br>
Reset Value = 16'hca80<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_coeff_lo</td>
<td align=left>
tx coeff[15:0]<br>
Reset value is 0xca80.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_TX_COEFF_HI">PCIE_BLK7_EXT_TX_COEFF_HI - tx_coeff_hi Register</a></b><br>
Address Offset = 32'h0000_1701<br>
Physical Address = 32'h0000_1701<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_coeff_ovrd_ena</td>
<td align=left>
When asserted will override TxDeemph with values<br>
in tx_coeff[21:0]<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_coeff_hi</td>
<td align=left>
tx coeff[21:16]<br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_RX_CLK_REPEATER_0">PCIE_BLK7_EXT_RX_CLK_REPEATER_0 - rx_clk_repeater_0 Register</a></b><br>
Address Offset = 32'h0000_1702<br>
Physical Address = 32'h0000_1702<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_clk_repeater_0</td>
<td align=left>
Rx clk repeater ctrl type_0 at rx_ctrl[95:80]<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_RX_CLK_REPEATER_1">PCIE_BLK7_EXT_RX_CLK_REPEATER_1 - rx_clk_repeater_1 Register</a></b><br>
Address Offset = 32'h0000_1703<br>
Physical Address = 32'h0000_1703<br>
Reset Value = 16'h7a00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_clk_repeater_1</td>
<td align=left>
Rx clk repeater ctrl type_1 at rx_ctrl[95:80]<br>
Reset value is 0x7a00.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_RX_CLK_REPEATER_2">PCIE_BLK7_EXT_RX_CLK_REPEATER_2 - rx_clk_repeater_2 Register</a></b><br>
Address Offset = 32'h0000_1704<br>
Physical Address = 32'h0000_1704<br>
Reset Value = 16'h1df7<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_clk_repeater_2</td>
<td align=left>
Rx clk repeater ctrl type_2 at rx_ctrl[95:80]<br>
Reset value is 0x1df7.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_RX_CLK_REPEATER_3">PCIE_BLK7_EXT_RX_CLK_REPEATER_3 - rx_clk_repeater_3 Register</a></b><br>
Address Offset = 32'h0000_1705<br>
Physical Address = 32'h0000_1705<br>
Reset Value = 16'h7000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_clk_repeater_3</td>
<td align=left>
Rx clk repeater ctrl type_3 at rx_ctrl[95:80]<br>
Reset value is 0x7000.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_RX_CLK_REPEATER_BW">PCIE_BLK7_EXT_RX_CLK_REPEATER_BW - PCIE7 rx_clk_repeater_BW Register</a></b><br>
Address Offset = 32'h0000_1706<br>
Physical Address = 32'h0000_1706<br>
Reset Value = 16'h0003<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spare_bits</td>
<td align=left>
spares<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_clk_repeater_BW_gen3</td>
<td align=left>
Rx clk repeater BW(gen3 at rx5/9/13_ctrl[95:94]<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_clk_repeater_BW_gen12</td>
<td align=left>
Rx clk repeater BW(gen1/gen2 at rx5/9/13_ctrl[95:94]<br>
Reset value is 0x3.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_SPARE_CTRL0">PCIE_BLK7_EXT_SPARE_CTRL0 - PCIE7 spare_ctrl0 Register</a></b><br>
Address Offset = 32'h0000_1707<br>
Physical Address = 32'h0000_1707<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spare_ctrl0</td>
<td align=left>
spare_ctrl0<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_SPARE_CTRL1">PCIE_BLK7_EXT_SPARE_CTRL1 - PCIE7 spare_ctrl1 Register</a></b><br>
Address Offset = 32'h0000_1708<br>
Physical Address = 32'h0000_1708<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spare_ctrl1</td>
<td align=left>
spare_ctrl1<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_SPARE_CTRL2">PCIE_BLK7_EXT_SPARE_CTRL2 - PCIE7 spare_ctrl2 Register</a></b><br>
Address Offset = 32'h0000_1709<br>
Physical Address = 32'h0000_1709<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spare_ctrl2</td>
<td align=left>
spare_ctrl2<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<b><a NAME="PCIE_BLK7_EXT_SPARE_CTRL3">PCIE_BLK7_EXT_SPARE_CTRL3 - PCIE7 spare_ctrl3 Register</a></b><br>
Address Offset = 32'h0000_170a<br>
Physical Address = 32'h0000_170a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spare_ctrl3</td>
<td align=left>
spare_ctrl3<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PCIE_BLK7_EXT Registers">Return to PCIE_BLK7_EXT Table</A><p>
<hr>
<H1><a NAME="TX_DFE0_EXT Registers">TX_DFE0_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x5000</td><td><A HREF="#TX_DFE0_EXT_TXSTATUS0">TX_DFE0_EXT_TXSTATUS0</A><br>Status 0 Register</td><td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">gloopback</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dig2ana_tx_ElecIdle</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">setTxCnxTest</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dig2ana_tx_setTxCnxTest</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rxCnxDetect</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ana2dig_tx_rxCnxDetect</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rltxferr_stky</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txpll_lock</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x5001</td><td><A HREF="#TX_DFE0_EXT_TXCONTROL0">TX_DFE0_EXT_TXCONTROL0</A><br>Control 0 Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_force_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">L0s_test_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">setTxCnxTest_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_tx_ElecIdle</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">fts_en_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">gloopOutDis_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_enb_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pkt_en_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pkt_strt_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txpol_flip</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">force_disError_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eden_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eden_force_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txpat_seq_en_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_mdata_en_SM</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x5002</td><td><A HREF="#TX_DFE0_EXT_MDATA0">TX_DFE0_EXT_MDATA0</A><br>MData 0 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdata0</div> </td> <td align=center>16'h0005</td></tr>
<tr>
<td align=center>0x5003</td><td><A HREF="#TX_DFE0_EXT_MDATA1">TX_DFE0_EXT_MDATA1</A><br>MData 1 Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdata1</div> </td> <td align=center>16'h00ff</td></tr>
<tr>
<td align=center>0x5005</td><td><A HREF="#TX_DFE0_EXT_EQ_COEFFICIENT">TX_DFE0_EXT_EQ_COEFFICIENT</A><br>EQ Coefficient Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">eq_coeff</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x5006</td><td><A HREF="#TX_DFE0_EXT_TXCONTROL1">TX_DFE0_EXT_TXCONTROL1</A><br>Control 1 Register</td><td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">txTestMuxSelect</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">rlfifo_tstsel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_seed_ld</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">L0s_timer_ld</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pktBurst_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pktRndm_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ipgLngth</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rxCnxDetect_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rxCnxDetect_force_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pre_emph_stair_rev_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_txmargin_SM</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x5007</td><td><A HREF="#TX_DFE0_EXT_TXCTRL0">TX_DFE0_EXT_TXCTRL0</A><br>Gen 1 ElecIdle Control Register</td><td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_delay_fall_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rloop_delay_fall_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_delay_rise_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rloop_delay_rise_G1</div> </td> <td align=center>16'h9090</td></tr>
<tr>
<td align=center>0x5008</td><td><A HREF="#TX_DFE0_EXT_TXCTRL1">TX_DFE0_EXT_TXCTRL1</A><br>Gen 2 ElecIdle Control Register</td><td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_delay_fall_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rloop_delay_fall_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_delay_rise_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rloop_delay_rise_G2</div> </td> <td align=center>16'h3090</td></tr>
<tr>
<td align=center>0x5009</td><td><A HREF="#TX_DFE0_EXT_TXCTRL2">TX_DFE0_EXT_TXCTRL2</A><br>Gen 3 ElecIdle Control Register</td><td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_delay_fall_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rloop_delay_fall_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_delay_rise_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rloop_delay_rise_G3</div> </td> <td align=center>16'h5090</td></tr>
<tr>
<td align=center>0x500A</td><td><A HREF="#TX_DFE0_EXT_TXCTRL3">TX_DFE0_EXT_TXCTRL3</A><br>Polarity Control Register</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rising_half_G3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">falling_half_G3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rising_half_G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">falling_half_G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rising_half_G1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">falling_half_G1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x500B</td><td><A HREF="#TX_DFE0_EXT_TXCONTROL2">TX_DFE0_EXT_TXCONTROL2</A><br>G3 control 2 register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_g3_ei_fifo_rst_cya</div> </td> <td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_g3f_tm_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_g3f_sw_rst</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_g3f_afrst_en</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0x500C</td><td><A HREF="#TX_DFE0_EXT_TXSTATUS2">TX_DFE0_EXT_TXSTATUS2</A><br>G3 status register</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_g3f_afrst</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_g3f_unflow</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_g3f_ovflow</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXSTATUS0">TX_DFE0_EXT_TXSTATUS0 - Status 0 Register</a></b><br>
Address Offset = 32'h0000_5000<br>
Physical Address = 32'h0000_5000<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>gloopback</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dig2ana_tx_ElecIdle</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>setTxCnxTest</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dig2ana_tx_setTxCnxTest</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rxCnxDetect</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ana2dig_tx_rxCnxDetect</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rltxferr_stky</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>txpll_lock</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXCONTROL0">TX_DFE0_EXT_TXCONTROL0 - Control 0 Register</a></b><br>
Address Offset = 32'h0000_5001<br>
Physical Address = 32'h0000_5001<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_force_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_test_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>setTxCnxTest_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_tx_ElecIdle</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fts_en_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>gloopOutDis_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_enb_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pkt_en_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pkt_strt_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txpol_flip</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>force_disError_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eden_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eden_force_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txpat_seq_en_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_mdata_en_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_MDATA0">TX_DFE0_EXT_MDATA0 - MData 0 Register</a></b><br>
Address Offset = 32'h0000_5002<br>
Physical Address = 32'h0000_5002<br>
Reset Value = 16'h0005<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdata0</td>
<td align=left>
tbd<br>
Reset value is 0x5.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_MDATA1">TX_DFE0_EXT_MDATA1 - MData 1 Register</a></b><br>
Address Offset = 32'h0000_5003<br>
Physical Address = 32'h0000_5003<br>
Reset Value = 16'h00ff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdata1</td>
<td align=left>
tbd<br>
Reset value is 0xff.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_EQ_COEFFICIENT">TX_DFE0_EXT_EQ_COEFFICIENT - EQ Coefficient Register</a></b><br>
Address Offset = 32'h0000_5005<br>
Physical Address = 32'h0000_5005<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_coeff</td>
<td align=left>
no default in ana_defines.inc<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXCONTROL1">TX_DFE0_EXT_TXCONTROL1 - Control 1 Register</a></b><br>
Address Offset = 32'h0000_5006<br>
Physical Address = 32'h0000_5006<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txTestMuxSelect</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rlfifo_tstsel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_seed_ld</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_timer_ld</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pktBurst_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pktRndm_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ipgLngth</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rxCnxDetect_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rxCnxDetect_force_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pre_emph_stair_rev_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_txmargin_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXCTRL0">TX_DFE0_EXT_TXCTRL0 - Gen 1 ElecIdle Control Register</a></b><br>
Address Offset = 32'h0000_5007<br>
Physical Address = 32'h0000_5007<br>
Reset Value = 16'h9090<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_delay_fall_G1</td>
<td align=left>
tbd<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rloop_delay_fall_G1</td>
<td align=left>
tbd<br>
Reset value is 0x10.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_delay_rise_G1</td>
<td align=left>
tbd<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rloop_delay_rise_G1</td>
<td align=left>
tbd<br>
Reset value is 0x10.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXCTRL1">TX_DFE0_EXT_TXCTRL1 - Gen 2 ElecIdle Control Register</a></b><br>
Address Offset = 32'h0000_5008<br>
Physical Address = 32'h0000_5008<br>
Reset Value = 16'h3090<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_delay_fall_G2</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rloop_delay_fall_G2</td>
<td align=left>
tbd<br>
Reset value is 0x10.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_delay_rise_G2</td>
<td align=left>
tbd<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rloop_delay_rise_G2</td>
<td align=left>
tbd<br>
Reset value is 0x10.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXCTRL2">TX_DFE0_EXT_TXCTRL2 - Gen 3 ElecIdle Control Register</a></b><br>
Address Offset = 32'h0000_5009<br>
Physical Address = 32'h0000_5009<br>
Reset Value = 16'h5090<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_delay_fall_G3</td>
<td align=left>
tbd<br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rloop_delay_fall_G3</td>
<td align=left>
tbd<br>
Reset value is 0x10.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_delay_rise_G3</td>
<td align=left>
tbd<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rloop_delay_rise_G3</td>
<td align=left>
tbd<br>
Reset value is 0x10.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXCTRL3">TX_DFE0_EXT_TXCTRL3 - Polarity Control Register</a></b><br>
Address Offset = 32'h0000_500a<br>
Physical Address = 32'h0000_500a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rising_half_G3</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>falling_half_G3</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rising_half_G2</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>falling_half_G2</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rising_half_G1</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>falling_half_G1</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXCONTROL2">TX_DFE0_EXT_TXCONTROL2 - G3 control 2 register</a></b><br>
Address Offset = 32'h0000_500b<br>
Physical Address = 32'h0000_500b<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_g3_ei_fifo_rst_cya</td>
<td align=left>
Reset EI FIFO<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_g3f_tm_sel</td>
<td align=left>
lsm test mux field select <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_g3f_sw_rst</td>
<td align=left>
tx G3 framer - fifo pointer software reset<br>
0 = de-asserted<br>
1 = asserted<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_g3f_afrst_en</td>
<td align=left>
tx G3 framer - Auto fifo pointer reset enable<br>
0 = disabled<br>
1 = enabled<br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="TX_DFE0_EXT_TXSTATUS2">TX_DFE0_EXT_TXSTATUS2 - G3 status register</a></b><br>
Address Offset = 32'h0000_500c<br>
Physical Address = 32'h0000_500c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_g3f_afrst</td>
<td align=left>
rx G3 framer fifo autofifo reset has occured<br>
0 = normal<br>
1 = afrst<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_g3f_unflow</td>
<td align=left>
rx G3 framer fifo underflow has occured<br>
0 = normal<br>
1 = underflow<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_g3f_ovflow</td>
<td align=left>
rx G3 framer fifo overflow has occured<br>
0 = normal<br>
1 = overflow<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#TX_DFE0_EXT Registers">Return to TX_DFE0_EXT Table</A><p>
<hr>
<H1><a NAME="RX_DFE0_EXT Registers">RX_DFE0_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x7000</td><td><A HREF="#RX_DFE0_EXT_RXSTATUS1">RX_DFE0_EXT_RXSTATUS1</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">status1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x7001</td><td><A HREF="#RX_DFE0_EXT_RXSTATUS2">RX_DFE0_EXT_RXSTATUS2</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">status_2</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x7002</td><td><A HREF="#RX_DFE0_EXT_RXSTATUS3">RX_DFE0_EXT_RXSTATUS3</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">status3</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x7003</td><td><A HREF="#RX_DFE0_EXT_RXCONTROL1">RX_DFE0_EXT_RXCONTROL1</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">Status1Sel_SM</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">testMuxSelect_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tpctrl_SM0</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tpctrl_SM1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_rx_G3_RxDataValidRealign</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">Status2Sel_SM</div> </td> <td align=center>16'h0022</td></tr>
<tr>
<td align=center>0x7004</td><td><A HREF="#RX_DFE0_EXT_RXCONTROL2">RX_DFE0_EXT_RXCONTROL2</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">forceDecodeOn_SM</div> </td> <td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">err_max_cnt_sel_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">clear_err_cnt_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">auto_clear_err_cnt_SM</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_ckcmp_mdio_rst</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_ckcmp_afrst_ptr_err_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_ckcmp_afrst_phaseptr_err_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_ckcmp_phase_only_en_SM</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x7005</td><td><A HREF="#RX_DFE0_EXT_RXCONTROL3">RX_DFE0_EXT_RXCONTROL3</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_seed_ld_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">packet_count_en_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxErrDisparity_dis_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_clr_dis_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rxd_dec_sel_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cgbad_tst_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">Emon_en_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_en_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cgbad_en_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">fpat_md_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">useRxSeqDone_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">useSigdet_SM</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">commonClockMode_force_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">commonClockMode_force_value</div> </td> <td align=center>16'h0080</td></tr>
<tr>
<td align=center>0x7006</td><td><A HREF="#RX_DFE0_EXT_RXCONTROL4">RX_DFE0_EXT_RXCONTROL4</A><br>Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_L0s_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">comma_mask_force_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">comma_mask_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">statMuxRegDis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">sync_status_force_r_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">sync_status_force_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">comma_adj_en_force_ext_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">comma_adj_en_force_sync_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">comma_adj_en_force_r_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">comma_adj_en_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">link_en_force_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">link_en_r</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_polarity_force_SM</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_polarity_r</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rxd1g_dec_dis_SM</div> </td> <td align=center>16'h0110</td></tr>
<tr>
<td align=center>0x7007</td><td><A HREF="#RX_DFE0_EXT_RXCONTROL5">RX_DFE0_EXT_RXCONTROL5</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">mdio_tcSelect</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ana_rx_mdio_sel_fts_L0S</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_DisableOvUnFlow</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_rx_G3_BlockStatusDis</div> </td> <td bgcolor=#CCCCCC align=center colspan="5"><div class="HT">reserved_for_eco</div> </td> <td align=center>16'hf000</td></tr>
<tr>
<td align=center>0x7008</td><td><A HREF="#RX_DFE0_EXT_RXCONTROL6">RX_DFE0_EXT_RXCONTROL6</A><br>Register</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ana_rx_mdio_sel_com_num</div> </td> <td bgcolor=#CCCCCC align=center colspan="5"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ckcmp_event_clr_dis</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ckcmp_wr_event_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ckcmp_rd_event_sel</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXSTATUS1">RX_DFE0_EXT_RXSTATUS1 - Register</a></b><br>
Address Offset = 32'h0000_7000<br>
Physical Address = 32'h0000_7000<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>status1</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXSTATUS2">RX_DFE0_EXT_RXSTATUS2 - Register</a></b><br>
Address Offset = 32'h0000_7001<br>
Physical Address = 32'h0000_7001<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>status_2</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXSTATUS3">RX_DFE0_EXT_RXSTATUS3 - Register</a></b><br>
Address Offset = 32'h0000_7002<br>
Physical Address = 32'h0000_7002<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>status3</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXCONTROL1">RX_DFE0_EXT_RXCONTROL1 - Register</a></b><br>
Address Offset = 32'h0000_7003<br>
Physical Address = 32'h0000_7003<br>
Reset Value = 16'h0022<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>Status1Sel_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>testMuxSelect_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tpctrl_SM0</td>
<td align=left>
gets assigned to bit [3]<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tpctrl_SM1</td>
<td align=left>
gets assigned to bits [2:0]<br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_rx_G3_RxDataValidRealign</td>
<td align=left>
RxDataValidRealign<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>Status2Sel_SM</td>
<td align=left>
tbd<br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXCONTROL2">RX_DFE0_EXT_RXCONTROL2 - Register</a></b><br>
Address Offset = 32'h0000_7004<br>
Physical Address = 32'h0000_7004<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>forceDecodeOn_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>err_max_cnt_sel_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>clear_err_cnt_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>auto_clear_err_cnt_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_ckcmp_mdio_rst</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_ckcmp_afrst_ptr_err_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_ckcmp_afrst_phaseptr_err_en</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_ckcmp_phase_only_en_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXCONTROL3">RX_DFE0_EXT_RXCONTROL3 - Register</a></b><br>
Address Offset = 32'h0000_7005<br>
Physical Address = 32'h0000_7005<br>
Reset Value = 16'h0080<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_seed_ld_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>packet_count_en_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RxErrDisparity_dis_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_clr_dis_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rxd_dec_sel_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cgbad_tst_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>Emon_en_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_en_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cgbad_en_SM</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fpat_md_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>useRxSeqDone_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>useSigdet_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>commonClockMode_force_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>commonClockMode_force_value</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXCONTROL4">RX_DFE0_EXT_RXCONTROL4 - Register</a></b><br>
Address Offset = 32'h0000_7006<br>
Physical Address = 32'h0000_7006<br>
Reset Value = 16'h0110<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_L0s_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comma_mask_force_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comma_mask_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>statMuxRegDis</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>sync_status_force_r_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>sync_status_force_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comma_adj_en_force_ext_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comma_adj_en_force_sync_SM</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comma_adj_en_force_r_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>comma_adj_en_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>link_en_force_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>link_en_r</td>
<td align=left>
tbd<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_polarity_force_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_polarity_r</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rxd1g_dec_dis_SM</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXCONTROL5">RX_DFE0_EXT_RXCONTROL5 - Register</a></b><br>
Address Offset = 32'h0000_7007<br>
Physical Address = 32'h0000_7007<br>
Reset Value = 16'hf000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_tcSelect</td>
<td align=left>
sigdet_filter<br>
Reset value is 0xf0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ana_rx_mdio_sel_fts_L0S</td>
<td align=left>
ana_rx_mdio_sel_fts_L0S<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_DisableOvUnFlow</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_rx_G3_BlockStatusDis</td>
<td align=left>
mdio_rx_G3_BlockStatusDis<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE0_EXT_RXCONTROL6">RX_DFE0_EXT_RXCONTROL6 - Register</a></b><br>
Address Offset = 32'h0000_7008<br>
Physical Address = 32'h0000_7008<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ana_rx_mdio_sel_com_num</td>
<td align=left>
rx_sel_com_num<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ckcmp_event_clr_dis</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ckcmp_wr_event_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ckcmp_rd_event_sel</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_DFE0_EXT Registers">Return to RX_DFE0_EXT Table</A><p>
<hr>
<H1><a NAME="RX_DFE2_EXT Registers">RX_DFE2_EXT Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0x7200</td><td><A HREF="#RX_DFE2_EXT_CONTROL1">RX_DFE2_EXT_CONTROL1</A><br>G3 control 1 register</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_gbox_sw_rst</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_gbox_afrst_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">lsm_sh_invalid_cnt</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lsm_tm_clk_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">lsm_tm_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">lsm_sreg_field_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lsm_afrst_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lsm_sw_frst</div> </td> <td align=center>16'h1002</td></tr>
<tr>
<td align=center>0x7201</td><td><A HREF="#RX_DFE2_EXT_STATUS1">RX_DFE2_EXT_STATUS1</A><br>G3 status 1 register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">lsm_status</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0x7202</td><td><A HREF="#RX_DFE2_EXT_STATUS2">RX_DFE2_EXT_STATUS2</A><br>G3 status 2 register</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_gbox_afrst</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_gbox_unflow</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_gbox_ovflow</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="RX_DFE2_EXT_CONTROL1">RX_DFE2_EXT_CONTROL1 - G3 control 1 register</a></b><br>
Address Offset = 32'h0000_7200<br>
Physical Address = 32'h0000_7200<br>
Reset Value = 16'h1002<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_gbox_sw_rst</td>
<td align=left>
rx Gbox - fifo pointer software reset<br>
0 = de-asserted<br>
1 = asserted<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_gbox_afrst_en</td>
<td align=left>
rx Gbox - Auto fifo pointer reset enable<br>
0 = disabled<br>
1 = enabled<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lsm_sh_invalid_cnt</td>
<td align=left>
lsm&nbsp - invalid sync header hysterisis count<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lsm_tm_clk_en</td>
<td align=left>
lsm test mux clock enable<br>
0 = disabled<br>
1 = enabled<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lsm_tm_sel</td>
<td align=left>
lsm test mux field select <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lsm_sreg_field_sel</td>
<td align=left>
lsm status register select <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lsm_afrst_en</td>
<td align=left>
lsm - Auto fifo reset enable<br>
0 = disabled<br>
1 = enabled<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lsm_sw_frst</td>
<td align=left>
lsm - Software fifo pointer reset<br>
0 = de-asserted<br>
1 = asserted<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#RX_DFE2_EXT Registers">Return to RX_DFE2_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE2_EXT_STATUS1">RX_DFE2_EXT_STATUS1 - G3 status 1 register</a></b><br>
Address Offset = 32'h0000_7201<br>
Physical Address = 32'h0000_7201<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lsm_status</td>
<td align=left>
The value dependend on the bits selected by lsm_sreg_field_sel<br>
lsm_sreg_field_sel = 2'b00<br>
&nbsp&nbsp {1'b0, latched_SKIP66_det, latched_SKIP98_det,<br>
&nbsp &nbsp latched_SKIP130_det, latched_SKIP162_det,<br>
&nbsp &nbsp latched_SKIP194_det, latched_SDS_det,<br>
&nbsp &nbsp latched_EIEOS_det, latched_sh_valid,<br>
&nbsp &nbsp latched_EIOS_det, latched_FTS_det,<br>
&nbsp &nbsp latched_TS1_det, latched_TS2_det,<br>
&nbsp &nbsp latched_lsm_state[2:0]};<br>
lsm_sreg_field_sel = 2'b01<br>
&nbsp&nbsp { {10{1'b0}},<br>
&nbsp &nbsp&nbsp lferr_spacing, lferr_radr, lferr_wadr, lsm_state[2:0]}<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#RX_DFE2_EXT Registers">Return to RX_DFE2_EXT Table</A><p>
<hr>
<b><a NAME="RX_DFE2_EXT_STATUS2">RX_DFE2_EXT_STATUS2 - G3 status 2 register</a></b><br>
Address Offset = 32'h0000_7202<br>
Physical Address = 32'h0000_7202<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_gbox_afrst</td>
<td align=left>
rx G3 gbox fifo autofifo reset has occured<br>
0 = normal<br>
1 = afrst<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_gbox_unflow</td>
<td align=left>
rx G3 gbox fifo underflow has occured<br>
0 = normal<br>
1 = underflow<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_gbox_ovflow</td>
<td align=left>
rx G3 gbox fifo overflow has occured<br>
0 = normal<br>
1 = overflow<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#RX_DFE2_EXT Registers">Return to RX_DFE2_EXT Table</A><p>
<hr>
<H1><a NAME="DSC_A Registers">DSC_A: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD001</td><td><A HREF="#DSC_A_CDR_CONTROL_0">DSC_A_CDR_CONTROL_0</A><br>CDR Control 0</td><td bgcolor=#CCCCCC align=center colspan="5"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">cdr_lm_thr_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_freq_override_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_integ_sat_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_phase_err_frz</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_integ_reg_clr</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_freq_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">br_pd_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_phase_sat_ctrl</div> </td> <td align=center>16'h0004</td></tr>
<tr>
<td align=center>0xD002</td><td><A HREF="#DSC_A_CDR_CONTROL_1">DSC_A_CDR_CONTROL_1</A><br>CDR Control 1</td><td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">cdr_freq_override_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_vga_unfreeze</div> </td> <td align=center>16'h0690</td></tr>
<tr>
<td align=center>0xD003</td><td><A HREF="#DSC_A_CDR_CONTROL_2">DSC_A_CDR_CONTROL_2</A><br>CDR Control 2</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">osx2p_pherr_gain</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">pattern_sel</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">phase_err_offset_mult_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_zero_polarity</div> </td> <td align=center>16'h00f0</td></tr>
<tr>
<td align=center>0xD004</td><td><A HREF="#DSC_A_RX_PI_CONTROL">DSC_A_RX_PI_CONTROL</A><br>RX PI control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_pi_manual_reset</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">rx_pi_slicers_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_pi_manual_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_pi_phase_step_dir</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_pi_manual_strobe</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">rx_pi_phase_step_cnt</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD005</td><td><A HREF="#DSC_A_CDR_STATUS_INTEG_REG">DSC_A_CDR_STATUS_INTEG_REG</A><br>CDR Status Integ Reg</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">cdr_integ_reg</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD006</td><td><A HREF="#DSC_A_CDR_STATUS_PHASE_ERROR">DSC_A_CDR_STATUS_PHASE_ERROR</A><br>CDR Status phase err</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">cdr_phase_err</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD007</td><td><A HREF="#DSC_A_RX_PI_CNT_BIN_D">DSC_A_RX_PI_CNT_BIN_D</A><br>Rx PI {P1, D}</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">cnt_bin_p1_dreg</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">cnt_bin_d_dreg</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD008</td><td><A HREF="#DSC_A_RX_PI_CNT_BIN_P">DSC_A_RX_PI_CNT_BIN_P</A><br>Rx PI {M1, P1}</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">cnt_bin_m1_preg</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">cnt_bin_p1_preg</div> </td> <td align=center>16'h2000</td></tr>
<tr>
<td align=center>0xD009</td><td><A HREF="#DSC_A_RX_PI_CNT_BIN_M">DSC_A_RX_PI_CNT_BIN_M</A><br>Rx PI {D, M1}</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">cnt_bin_d_mreg</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">cnt_bin_m1_mreg</div> </td> <td align=center>16'h0020</td></tr>
<tr>
<td align=center>0xD00A</td><td><A HREF="#DSC_A_RX_PI_DIFF_BIN">DSC_A_RX_PI_DIFF_BIN</A><br>Rx PI {D-P1, D-M1}</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">cnt_d_minus_p1</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">cnt_d_minus_m1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD00B</td><td><A HREF="#DSC_A_TRNSUM_CNTL_5">DSC_A_TRNSUM_CNTL_5</A><br>training sum control 5</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">edge_count_refless_en</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">trnsum_eye_closure_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">swap_lms_data</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">swap_lms_m1</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">trnsum_prbs_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_eye_close_prev_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">trnsum_pattern_match_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_disable_sm_clear</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_clr_sc</div> </td> <td align=center>16'h0060</td></tr>
<tr>
<td align=center>0xD00D</td><td><A HREF="#DSC_A_DSC_UC_CTRL">DSC_A_DSC_UC_CTRL</A><br>DSC uC Control</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">uc_dsc_supp_info</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_dsc_ready_for_cmd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_dsc_error_found</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">uc_dsc_gp_uc_req</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD00E</td><td><A HREF="#DSC_A_DSC_SCRATCH">DSC_A_DSC_SCRATCH</A><br>DSC uC Control</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">uc_dsc_data</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_A_CDR_CONTROL_0">DSC_A_CDR_CONTROL_0 - CDR Control 0</a></b><br>
Address Offset = 32'h0000_d001<br>
Physical Address = 32'h0000_d001<br>
Reset Value = 16'h0004<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_lm_thr_sel</td>
<td align=left>
cdr lock monitor looks for integ reg[15:6] to be within sat - (cdr_lm_thr_sel +1)*512 in magnitude <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_freq_override_en</td>
<td align=left>
1:override integ register with cdr_freq_override_val&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_integ_sat_sel</td>
<td align=left>
0:(-24576, 24575), 1:(-16384, 16383)&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_phase_err_frz</td>
<td align=left>
1: override phase error to be 0&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_integ_reg_clr</td>
<td align=left>
clear integ register&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_freq_en</td>
<td align=left>
1: 2nd order loop output to contribute&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>br_pd_en</td>
<td align=left>
Enables BR phase detector&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_phase_sat_ctrl</td>
<td align=left>
0:(+-12), 1:(+-10)&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_CDR_CONTROL_1">DSC_A_CDR_CONTROL_1 - CDR Control 1</a></b><br>
Address Offset = 32'h0000_d002<br>
Physical Address = 32'h0000_d002<br>
Reset Value = 16'h0690<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_freq_override_val</td>
<td align=left>
Override value for the second order integrator. Initial value is +20ppm which gets loaded on reset <br>
This value gets loaded into [15:1] indexes of the integ reg in the CDRs second order loop on reset. Value/42 is the approximate ppm forced. <br>
Reset value is 0x348.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_vga_unfreeze</td>
<td align=left>
When 1, the dfe and vga adaptive loops are unfrozen.&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_CDR_CONTROL_2">DSC_A_CDR_CONTROL_2 - CDR Control 2</a></b><br>
Address Offset = 32'h0000_d003<br>
Physical Address = 32'h0000_d003<br>
Reset Value = 16'h00f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>osx2p_pherr_gain</td>
<td align=left>
 in > osx2 modes, the phase error is multiplied by 2^{0,1,2,3} <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pattern_sel</td>
<td align=left>
CDR can be conditioned to operate on selected 3-bit data patterns.<br>
Each bit of this register field enables a specified pattern.<br>
In OS phase detector mode, pattern is specified by {2nd previous, previous, current bit}.<br>
In&nbsp BR phase detector mode, pattern is specified by {previous, current, future bit}<br>
Bit 0: 001<br>
Bit 1: 110<br>
Bit 2: 010 for OS modes, 011 for BR mode<br>
Bit 3: 101 for OS modes, 100 for BR mode<br>
For OSx3 and higher oversampling ratios, this feature is not supported, please leave it at reset value of 0xF. <br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset_mult_2</td>
<td align=left>
Multiplies the phase error offset by 2&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_zero_polarity</td>
<td align=left>
inverts the edge sample (zero) information before the phase detector&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_RX_PI_CONTROL">DSC_A_RX_PI_CONTROL - RX PI control</a></b><br>
Address Offset = 32'h0000_d004<br>
Physical Address = 32'h0000_d004<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_manual_reset</td>
<td align=left>
active high reset signal which initializes the pi <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_slicers_en</td>
<td align=left>
bit-vector representing which PI's to adjust: [0] d, [1] p1, [2] m1, <br>
where [0][1][2] are index locations.&nbsp <br>
Eg: if data and m1 slicers need to be moved set pi_slicers_en[2:0] to 3'b101 <br>
Encoding: each index is an independent enable for the corresponding slicer. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_manual_mode</td>
<td align=left>
0: normal, 1:disconnect all PI's from CDR when enabled&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_phase_step_dir</td>
<td align=left>
0: left shift, 1: right shift&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>rx_pi_manual_strobe</td>
<td align=left>
strobe performs a manual override for a specified # of cycles (self clearing) <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_phase_step_cnt</td>
<td align=left>
# of steps to adjust&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_CDR_STATUS_INTEG_REG">DSC_A_CDR_STATUS_INTEG_REG - CDR Status Integ Reg</a></b><br>
Address Offset = 32'h0000_d005<br>
Physical Address = 32'h0000_d005<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cdr_integ_reg</td>
<td align=left>
 CDR Integ register value. <br>
 The frequency offset in ppm can be derived from the cdr_integ_reg as follows: <br>
 cdr_integ_reg /83.886 in ppm <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_CDR_STATUS_PHASE_ERROR">DSC_A_CDR_STATUS_PHASE_ERROR - CDR Status phase err</a></b><br>
Address Offset = 32'h0000_d006<br>
Physical Address = 32'h0000_d006<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cdr_phase_err</td>
<td align=left>
 CDR Phase Error value (post gain, saturation , freeze logic)&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_RX_PI_CNT_BIN_D">DSC_A_RX_PI_CNT_BIN_D - Rx PI {P1, D}</a></b><br>
Address Offset = 32'h0000_d007<br>
Physical Address = 32'h0000_d007<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cnt_bin_p1_dreg</td>
<td align=left>
 Slicer P1 location&nbsp <br>
 This read is duplicated here, so that the entire 15 bits if read at a time,&nbsp <br>
 the difference between d and p1 can be calculated, which is not possible with single reads without freezing the CDR&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cnt_bin_d_dreg</td>
<td align=left>
 Slicer D location&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_RX_PI_CNT_BIN_P">DSC_A_RX_PI_CNT_BIN_P - Rx PI {M1, P1}</a></b><br>
Address Offset = 32'h0000_d008<br>
Physical Address = 32'h0000_d008<br>
Reset Value = 16'h2000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cnt_bin_m1_preg</td>
<td align=left>
 Slicer M1 location&nbsp <br>
 See note for cnt_bin_p1_dreg in rx_pi_cnt_bin_d&nbsp <br>
Reset value is 0x20.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cnt_bin_p1_preg</td>
<td align=left>
 Slicer P1 location&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_RX_PI_CNT_BIN_M">DSC_A_RX_PI_CNT_BIN_M - Rx PI {D, M1}</a></b><br>
Address Offset = 32'h0000_d009<br>
Physical Address = 32'h0000_d009<br>
Reset Value = 16'h0020<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cnt_bin_d_mreg</td>
<td align=left>
 Slicer D location&nbsp <br>
 See note for cnt_bin_p1_dreg in rx_pi_cnt_bin_d&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cnt_bin_m1_mreg</td>
<td align=left>
 Slicer M1 location&nbsp <br>
Reset value is 0x20.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_RX_PI_DIFF_BIN">DSC_A_RX_PI_DIFF_BIN - Rx PI {D-P1, D-M1}</a></b><br>
Address Offset = 32'h0000_d00a<br>
Physical Address = 32'h0000_d00a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cnt_d_minus_p1</td>
<td align=left>
 Slicer D minus P1&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cnt_d_minus_m1</td>
<td align=left>
 Slicer D minus M1&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_TRNSUM_CNTL_5">DSC_A_TRNSUM_CNTL_5 - training sum control 5</a></b><br>
Address Offset = 32'h0000_d00b<br>
Physical Address = 32'h0000_d00b<br>
Reset Value = 16'h0060<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>edge_count_refless_en</td>
<td align=left>
When 1 this enables the edge counter. The edge counter assumes that the slicers are spaced 1/3rd UI apart. The trnsum accumulators accumulate the edge
information. The even tap accumulates edges counted by 30 samples and odd accumulates the other 30. Math: 60 samples from 3 slicers in a rclk20 cycle.
Max possible edges in 30 samples is <=11 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_eye_closure_err_sel</td>
<td align=left>
When trnsum_eye_closure_en is set, this field determines what is compared against d slicer. d!=error_selected , where error_selected is:<br>
2'b00: emux<br>
2'b01: m1<br>
2'b10: p1<br>
2'b11: expected prbs. The expected prbs needs the CDR to slip by pipeline_diff-2 bits. The pipeline_diff is the difference in the data coming to the trnsum
vs the expected prbs bits coming from the prbs checker logic. The (-2) comes from the fact that the trnsum operates on a 2 bit shifted data per cycle to
be able to 'look into the future'.&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>swap_lms_data</td>
<td align=left>
When set the d and p1 slicers from the AFE, get swapped for all down-stream logic.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>swap_lms_m1</td>
<td align=left>
When set the m1 and p1 slicers from the AFE, get swapped for all down-stream logic. Lower priority than swap_lms_data.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_prbs_sel</td>
<td align=left>
 0: 2'b00, 0 is sent to the prbs accumulator <br>
 1: 2'b01, odd trnsum is sent to the prbs acc <br>
 2: 2'b10, even trnsum is sent to the prbs acc <br>
 3: 2'b11, both are summed and sent to the prbs acc<br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_eye_close_prev_en</td>
<td align=left>
 When 1, the first eye close event after previous 6 non-eye closure events is picked. The eye close condition settings need to be turned on for this setting
to work.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_pattern_match_sel</td>
<td align=left>
 0, 3: pattern matching on rx_data<br>
&nbsp &nbsp 1: pattern matching on m1err<br>
&nbsp &nbsp 2: pattern matching on expected prbs data<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_disable_sm_clear</td>
<td align=left>
When asserted,a pulse on uc_trnsum_en no longer clears the accumulator. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>trnsum_clr_sc</td>
<td align=left>
Self Clearing bit <br>
When asserted, the trnsum accumulator clears. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_DSC_UC_CTRL">DSC_A_DSC_UC_CTRL - DSC uC Control</a></b><br>
Address Offset = 32'h0000_d00d<br>
Physical Address = 32'h0000_d00d<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_dsc_supp_info</td>
<td align=left>
 Supplemental information. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_dsc_ready_for_cmd</td>
<td align=left>
 Ready for command. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_dsc_error_found</td>
<td align=left>
 Error Found. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_dsc_gp_uc_req</td>
<td align=left>
 gp_uc request <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_A_DSC_SCRATCH">DSC_A_DSC_SCRATCH - DSC uC Control</a></b><br>
Address Offset = 32'h0000_d00e<br>
Physical Address = 32'h0000_d00e<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_dsc_data</td>
<td align=left>
 Generic data word to exchange info with micro controller.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_A Registers">Return to DSC_A: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DSC_B Registers">DSC_B: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD010</td><td><A HREF="#DSC_B_DSC_SM_CTRL_0">DSC_B_DSC_SM_CTRL_0</A><br>DSC STATE MACHINE CONTROL 0</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">set_meas_incomplete</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_ack_dsc_config</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_ack_dsc_restart</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_ack_dsc_eee_done</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">slicer_cal_bypass</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">slicer_cal_done_clear</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eee_measure_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_trnsum_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_tune_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_tune_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cl72_timer_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ignore_rx_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eee_quiet_rx_afe_pwrdwn_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eee_mode_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_facq_ack</div> </td> <td align=center>16'h0008</td></tr>
<tr>
<td align=center>0xD011</td><td><A HREF="#DSC_B_DSC_SM_CTRL_1">DSC_B_DSC_SM_CTRL_1</A><br>DSC STATE MACHINE CONTROL 1</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_clr_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_clr_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_frz_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_frz_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">freq_upd_en_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">freq_upd_en_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">timer_done_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">timer_done_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_frz_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_frz_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_clr_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_clr_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_dsc_lock_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_dsc_lock_frc</div> </td> <td align=center>16'h0200</td></tr>
<tr>
<td align=center>0xD012</td><td><A HREF="#DSC_B_DSC_SM_CTRL_2">DSC_B_DSC_SM_CTRL_2</A><br>DSC STATE MACHINE CONTROL 2</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">eee_lfsr_cnt</div> </td> <td align=center>16'h0087</td></tr>
<tr>
<td align=center>0xD013</td><td><A HREF="#DSC_B_DSC_SM_CTRL_3">DSC_B_DSC_SM_CTRL_3</A><br>DSC STATE MACHINE CONTROL 3</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">measure_lfsr_cnt</div> </td> <td align=center>16'h1c1e</td></tr>
<tr>
<td align=center>0xD014</td><td><A HREF="#DSC_B_DSC_SM_CTRL_4">DSC_B_DSC_SM_CTRL_4</A><br>DSC STATE MACHINE CONTROL 4</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">hw_tune_timeout</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">cdr_settle_timeout</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">acq_cdr_timeout</div> </td> <td align=center>16'h35ad</td></tr>
<tr>
<td align=center>0xD015</td><td><A HREF="#DSC_B_DSC_SM_CTRL_5">DSC_B_DSC_SM_CTRL_5</A><br>DSC STATE MACHINE CONTROL 5</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">eee_cdr_settle_timeout</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">eee_acq_cdr_timeout</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">measure_timeout</div> </td> <td align=center>16'h35ad</td></tr>
<tr>
<td align=center>0xD016</td><td><A HREF="#DSC_B_DSC_SM_CTRL_6">DSC_B_DSC_SM_CTRL_6</A><br>DSC STATE MACHINE CONTROL 6</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">eee_ana_pwr_timeout</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">slicer_cal_timeout</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">eee_hw_tune_timeout</div> </td> <td align=center>16'h340d</td></tr>
<tr>
<td align=center>0xD017</td><td><A HREF="#DSC_B_DSC_SM_CTRL_7">DSC_B_DSC_SM_CTRL_7</A><br>DSC STATE MACHINE CONTROL 7</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_norm</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_acqcdr</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_norm</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_eee_acqcdr</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_acqcdr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD018</td><td><A HREF="#DSC_B_DSC_SM_CTRL_8">DSC_B_DSC_SM_CTRL_8</A><br>DSC STATE MACHINE CONTROL 8</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_eee_acqcdr</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">eee_phase_err_offset_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">phase_err_offset_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">eee_phase_err_offset</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">phase_err_offset</div> </td> <td align=center>16'h0011</td></tr>
<tr>
<td align=center>0xD019</td><td><A HREF="#DSC_B_DSC_SM_CTRL_9">DSC_B_DSC_SM_CTRL_9</A><br>DSC STATE MACHINE CONTROL 9</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">dcoff_cal_timeout</div> </td> <td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_restart_pmd_hold</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_restart_pmd</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD01A</td><td><A HREF="#DSC_B_DSC_SM_STATUS_DSC_LOCK">DSC_B_DSC_SM_STATUS_DSC_LOCK</A><br>DSC STATE MACHINE DSC_LOCK STATUS</td><td bgcolor=#FFFFFF align=center colspan="9"><div class="HT">eee_measure_cnt</div> </td> <td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">slicer_cal_done</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">meas_incomplete</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_dsc_lock</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD01B</td><td><A HREF="#DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_0">DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_0</A><br>DSC STATE MACHINE STATUS ONE HOT</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">dsc_state_one_hot_0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD01C</td><td><A HREF="#DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_1">DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_1</A><br>DSC STATE MACHINE STATUS ONE HOT</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dsc_state_one_hot_1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD01D</td><td><A HREF="#DSC_B_DSC_SM_STATUS_RESTART">DSC_B_DSC_SM_STATUS_RESTART</A><br>DSC STATE MACHINE STATUS RESTART</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eee_quiet_from_eee_states</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">restart_pmd_restart</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">restart_sigdet</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">restart_pi_ext_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD01E</td><td><A HREF="#DSC_B_DSC_SM_STATUS_DSC_STATE">DSC_B_DSC_SM_STATUS_DSC_STATE</A><br>DSC STATE MACHINE STATUS</td><td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">dsc_state</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dsc_sm_scratch</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_sm_ready_for_cmd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_lm_outoflock</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">dsc_sm_gp_uc_req</div> </td> <td align=center>16'h0040</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_0">DSC_B_DSC_SM_CTRL_0 - DSC STATE MACHINE CONTROL 0</a></b><br>
Address Offset = 32'h0000_d010<br>
Physical Address = 32'h0000_d010<br>
Reset Value = 16'h0008<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>set_meas_incomplete</td>
<td align=left>
 1'b1 will force meas_incomplete to be 1'b1 to start a new measurement in EEE mode. This is a self-clear bit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_ack_dsc_config</td>
<td align=left>
 1'b1 will enable the CONFIG to WAIT_FOR_SIG transition. This is a self-clear bit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_ack_dsc_restart</td>
<td align=left>
 1'b1 will enable the RESTART to CONFIG transition. This is a self-clear bit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_ack_dsc_eee_done</td>
<td align=left>
 1'b1 will enable the EEE_DONE to DONE transition. This is a self-clear bit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>slicer_cal_bypass</td>
<td align=left>
 1'b1 will bypass the SLICER_CAL state. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>slicer_cal_done_clear</td>
<td align=left>
 1'b1 will clear the slicer_cal_done status register to 1'b0. This is a self-clear bit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_measure_en</td>
<td align=left>
 1'b1 Enables the measurement during EEE_MEASURE.&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_trnsum_en</td>
<td align=left>
 1'b1 will move the state from UC_TUNE to MEASURE. This is a self-clear register bit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>hw_tune_en</td>
<td align=left>
 Should be 1'b1 along with uc_tune_en==1'b1 to move from UC_TUNE to HW_TUNE state.&nbsp This is a self-clear register bit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_tune_en</td>
<td align=left>
 uc_tune_en is used to move in and out of UC_TUNE state. Look for DSC SM state diagram for more details.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cl72_timer_en</td>
<td align=left>
 If enabled to 1'b1 then LFSR is loaded with 0x01CD else it is loaded with 0x1C1E for all non-EEE and non-MEASURE states.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ignore_rx_mode</td>
<td align=left>
 If set to 1'b1 then pmd_rx_mode input will be ignored in DSC SM. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_quiet_rx_afe_pwrdwn_val</td>
<td align=left>
 1'b1 will enable the RX AFE powerdown in EEE_QUIET mode. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_mode_en</td>
<td align=left>
 1'b1 will enable the EEE mode. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_facq_ack</td>
<td align=left>
 uc_facq_ack is used to move out of FACQ_DONE state. Look for DSC SM state diagram for more details. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_1">DSC_B_DSC_SM_CTRL_1 - DSC STATE MACHINE CONTROL 1</a></b><br>
Address Offset = 32'h0000_d011<br>
Physical Address = 32'h0000_d011<br>
Reset Value = 16'h0200<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_clr_frc_val</td>
<td align=left>
 raining Sum freeze force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_clr_frc</td>
<td align=left>
 Training Sum freeze force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_frz_frc_val</td>
<td align=left>
 CDR Freeze force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_frz_frc</td>
<td align=left>
 CDR Freeze force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>freq_upd_en_frc_val</td>
<td align=left>
 Frequency update force value. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>freq_upd_en_frc</td>
<td align=left>
 Frequency update force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>timer_done_frc_val</td>
<td align=left>
 If timer_done_frc is set to 1'b1 and DSC SM is in HW_TUNE or MEASURE states then setting this bit to 1 will move the state to next state. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>timer_done_frc</td>
<td align=left>
 Can be forced to 1'b1 which will disable the H/W timer in HW_TUNE and MEASURE states.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_frz_frc_val</td>
<td align=left>
 Training Sum freeze force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_frz_frc</td>
<td align=left>
 Training Sum freeze force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_clr_frc_val</td>
<td align=left>
 DSC clear force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_clr_frc</td>
<td align=left>
 DSC clear force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_dsc_lock_frc_val</td>
<td align=left>
 rx_dsc_lock force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_dsc_lock_frc</td>
<td align=left>
 rx_dsc_lock force. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_2">DSC_B_DSC_SM_CTRL_2 - DSC STATE MACHINE CONTROL 2</a></b><br>
Address Offset = 32'h0000_d012<br>
Physical Address = 32'h0000_d012<br>
Reset Value = 16'h0087<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_lfsr_cnt</td>
<td align=left>
 LFSR timer start value for all EEE timers except EEE_MEASURE. LFSR wraps after every 42 rclk20 clock cycles with this default value. <br>
 For all non-EEE and non-MEASURE states, LFSR is loaded with 13'h1c1e when cl72_timer_en = 0 resulting into 2048 rclk20 clock cycles for LFSR wrap interval.
<br>
 For all non-EEE and non-MEASURE states, LFSR is loaded with 13'h01cd when cl72_timer_en = 1 resulting into 2192 rclk20 clock cycles for LFSR wrap interval.
<br>
Reset value is 0x87.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_3">DSC_B_DSC_SM_CTRL_3 - DSC STATE MACHINE CONTROL 3</a></b><br>
Address Offset = 32'h0000_d013<br>
Physical Address = 32'h0000_d013<br>
Reset Value = 16'h1c1e<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>measure_lfsr_cnt</td>
<td align=left>
 LFSR timer start value for MEASURE and EEE_MEASURE state timers. LFSR wraps after every 2048 rclk20 clock cycles with this default value. <br>
 For all non-EEE and non-MEASURE states, LFSR is loaded with 13'h1c1e when cl72_timer_en = 0 resulting into 2048 rclk20 clock cycles for LFSR wrap interval.
<br>
 For all non-EEE and non-MEASURE states, LFSR is loaded with 13'h01cd when cl72_timer_en = 1 resulting into 2192 rclk20 clock cycles for LFSR wrap interval.
<br>
Reset value is 0x1c1e.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_4">DSC_B_DSC_SM_CTRL_4 - DSC STATE MACHINE CONTROL 4</a></b><br>
Address Offset = 32'h0000_d014<br>
Physical Address = 32'h0000_d014<br>
Reset Value = 16'h35ad<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_tune_timeout</td>
<td align=left>
 Defines timeout value for the HW_TUNE state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_settle_timeout</td>
<td align=left>
 Defines timeout value for the CDR_SETTLE state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>acq_cdr_timeout</td>
<td align=left>
 Defines timeout value for the ACQ_CDR state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
 Following is the mapping table for the 5 bit timeout register values to 0-448 count. This mapping is applicable to all the DSC_SM timeout registers. <br>
&nbsp &nbsp 0&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 1&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 2&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 3&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 4&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 5&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 6&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 7&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 8&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp 9&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 10&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 10&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 12&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 11&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 14&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 12&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 16&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 13&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 20&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 14&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 24&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 15&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 28&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 16&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 32&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 17&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 40&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 18&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 48&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 19&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 56&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 20&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 64&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 21&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 80&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 22&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp &nbsp 96&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 23&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 112&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 24&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 128&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 25&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 160&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 26&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 192&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 27&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 224&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 28&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 256&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 29&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 320&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 30&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 384&nbsp &nbsp &nbsp &nbsp <br>
&nbsp&nbsp 31&nbsp &nbsp &nbsp =>&nbsp &nbsp &nbsp &nbsp&nbsp 448&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0xd.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_5">DSC_B_DSC_SM_CTRL_5 - DSC STATE MACHINE CONTROL 5</a></b><br>
Address Offset = 32'h0000_d015<br>
Physical Address = 32'h0000_d015<br>
Reset Value = 16'h35ad<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_cdr_settle_timeout</td>
<td align=left>
 Defines timeout value for the EEE_CDR_SETTLE state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_acq_cdr_timeout</td>
<td align=left>
 Defines timeout value for the EEE_ACQ_CDR state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>measure_timeout</td>
<td align=left>
 Defines timeout value for the MEASURE state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xd.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_6">DSC_B_DSC_SM_CTRL_6 - DSC STATE MACHINE CONTROL 6</a></b><br>
Address Offset = 32'h0000_d016<br>
Physical Address = 32'h0000_d016<br>
Reset Value = 16'h340d<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_ana_pwr_timeout</td>
<td align=left>
 Defines timeout value for the EEE_ANA_PWR state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>slicer_cal_timeout</td>
<td align=left>
 Defines timeout value for the SLICER_CAL state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps. Total time spent in SLICER_CAL
is 8*(slicer_cal_timeout timer) . <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_hw_tune_timeout</td>
<td align=left>
 Defines timeout value for the EEE_HW_TUNE state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xd.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_7">DSC_B_DSC_SM_CTRL_7 - DSC STATE MACHINE CONTROL 7</a></b><br>
Address Offset = 32'h0000_d017<br>
Physical Address = 32'h0000_d017<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_norm</td>
<td align=left>
 CDR Proportional Bandwidth select for non ACQ_CDR and EEE_ACQ_CDR states. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_acqcdr</td>
<td align=left>
&nbsp CDR Proportional Bandwidth select for ACQ_CDR state. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_norm</td>
<td align=left>
 CDR Integ Bandwidth select for non ACQ_CDR and EEE_ACQ_CDR states. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_eee_acqcdr</td>
<td align=left>
 CDR Integ Bandwidth select for EEE_ACQ_CDR state. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_acqcdr</td>
<td align=left>
 CDR Integ Bandwidth select for ACQ_CDR state. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_8">DSC_B_DSC_SM_CTRL_8 - DSC STATE MACHINE CONTROL 8</a></b><br>
Address Offset = 32'h0000_d018<br>
Physical Address = 32'h0000_d018<br>
Reset Value = 16'h0011<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_eee_acqcdr</td>
<td align=left>
 CDR Proportional Bandwidth select for EEE_ACQ_CDR state. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_phase_err_offset_en</td>
<td align=left>
 Phase Error Offset Enable for EEE_ACQ_CDR state. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset_en</td>
<td align=left>
 Phase Error Offset Enable for non-EEE_ACQ_CDR states. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>eee_phase_err_offset</td>
<td align=left>
 Phase Error Offset for EEE_ACQ_CDR state. Signed value. Valid range is -8 to 7.&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset</td>
<td align=left>
 Phase Error Offset for non-EEE_ACQ_CDR states. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to 7/4, depending on
how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_CTRL_9">DSC_B_DSC_SM_CTRL_9 - DSC STATE MACHINE CONTROL 9</a></b><br>
Address Offset = 32'h0000_d019<br>
Physical Address = 32'h0000_d019<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dcoff_cal_timeout</td>
<td align=left>
 Defines timeout value for the DCOFF_CAL state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_restart_pmd_hold</td>
<td align=left>
 1'b1 will reset the DSC SM into RESTART state and HOLD it there until set to 1'b0. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>rx_restart_pmd</td>
<td align=left>
 1'b1 will reset the DSC SM into RESTART state. This is a self-clear register bit. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_STATUS_DSC_LOCK">DSC_B_DSC_SM_STATUS_DSC_LOCK - DSC STATE MACHINE DSC_LOCK STATUS</a></b><br>
Address Offset = 32'h0000_d01a<br>
Physical Address = 32'h0000_d01a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eee_measure_cnt</td>
<td align=left>
 Indicates the eee_measure_cnt status. This is a debug register. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>slicer_cal_done</td>
<td align=left>
 Status register which is set to 1'b1 upon successful completion of SLICER_CAL state and transition from SLICER_CAL state to WAIT_FOR_SIG state. <br>
 This also gets cleared upon DSC_SM block reset (i.e. datapath reset). <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>meas_incomplete</td>
<td align=left>
 1 indicates that measurement is incomplete. 0 indicates that measurement is complete. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_dsc_lock</td>
<td align=left>
 1 indicates that DSC is locked. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_0">DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_0 - DSC STATE MACHINE STATUS ONE HOT</a></b><br>
Address Offset = 32'h0000_d01b<br>
Physical Address = 32'h0000_d01b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dsc_state_one_hot_0</td>
<td align=left>
 Sticky one-hot coded states. These registers are cleared on read. <br>
&nbsp&nbsp INIT&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp =&nbsp 0&nbsp&nbsp <br>
&nbsp&nbsp ADJ_PI&nbsp &nbsp &nbsp &nbsp &nbsp =&nbsp 1&nbsp&nbsp <br>
&nbsp&nbsp PAUSE&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 2&nbsp&nbsp <br>
&nbsp&nbsp SLICER_OFFSET&nbsp&nbsp =&nbsp 3&nbsp&nbsp <br>
&nbsp&nbsp ACQ_CDR&nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 4&nbsp&nbsp <br>
&nbsp&nbsp CDR_SETTLE&nbsp &nbsp &nbsp =&nbsp 5&nbsp&nbsp <br>
&nbsp&nbsp DC_OFFSET&nbsp &nbsp &nbsp&nbsp =&nbsp 6&nbsp&nbsp <br>
&nbsp&nbsp HW_TUNE&nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 7&nbsp&nbsp <br>
&nbsp&nbsp UC_TUNE&nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 8&nbsp&nbsp <br>
&nbsp&nbsp MEASURE&nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 9&nbsp&nbsp <br>
&nbsp&nbsp DONE&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp =&nbsp 10&nbsp&nbsp <br>
&nbsp&nbsp FREEZE&nbsp &nbsp &nbsp &nbsp &nbsp =&nbsp 11&nbsp&nbsp <br>
&nbsp&nbsp FACQ_WAIT&nbsp &nbsp &nbsp&nbsp =&nbsp 12&nbsp <br>
&nbsp&nbsp L0s_ACQ_CDR&nbsp &nbsp&nbsp =&nbsp 13&nbsp <br>
&nbsp&nbsp L1_ACQ_CDR&nbsp &nbsp &nbsp =&nbsp 14&nbsp <br>
&nbsp&nbsp L0sL1_CDR_STTL&nbsp =&nbsp 15&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_1">DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_1 - DSC STATE MACHINE STATUS ONE HOT</a></b><br>
Address Offset = 32'h0000_d01c<br>
Physical Address = 32'h0000_d01c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dsc_state_one_hot_1</td>
<td align=left>
&nbsp&nbsp L0sL1_HW_TUNE&nbsp&nbsp =&nbsp 0&nbsp <br>
&nbsp&nbsp FACQ_DONE&nbsp &nbsp &nbsp&nbsp =&nbsp 1&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_STATUS_RESTART">DSC_B_DSC_SM_STATUS_RESTART - DSC STATE MACHINE STATUS RESTART</a></b><br>
Address Offset = 32'h0000_d01d<br>
Physical Address = 32'h0000_d01d<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eee_quiet_from_eee_states</td>
<td align=left>
 Indicates when SM moves from any EEE states to EEE_QUIET state. This is clear on read. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>restart_pmd_restart</td>
<td align=left>
 Indicates when SM moves to RESTART state due to assertion of pmd_restart to 1'b1. This is clear on read. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>restart_sigdet</td>
<td align=left>
&nbsp Indicates when SM moves to RESTART state due to sigdet==0 and eee_mode_en register is 1'b0. This is clear on read. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>restart_pi_ext_mode</td>
<td align=left>
 Indicates when SM moves to RESTART state due to enabling of RX_PI external control (i.e. digital loopback enable). This is clear on read. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_B_DSC_SM_STATUS_DSC_STATE">DSC_B_DSC_SM_STATUS_DSC_STATE - DSC STATE MACHINE STATUS</a></b><br>
Address Offset = 32'h0000_d01e<br>
Physical Address = 32'h0000_d01e<br>
Reset Value = 16'h0040<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dsc_state</td>
<td align=left>
&nbsp&nbsp INIT&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp =&nbsp 0&nbsp&nbsp <br>
&nbsp&nbsp PAUSE&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 1&nbsp&nbsp <br>
&nbsp&nbsp SLICER_OFFSET&nbsp&nbsp =&nbsp 2&nbsp&nbsp <br>
&nbsp&nbsp ACQ_CDR&nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 3&nbsp&nbsp <br>
&nbsp&nbsp CDR_SETTLE&nbsp &nbsp &nbsp =&nbsp 4&nbsp&nbsp <br>
&nbsp&nbsp HW_TUNE&nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 5&nbsp&nbsp <br>
&nbsp&nbsp UC_TUNE&nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 6&nbsp&nbsp <br>
&nbsp&nbsp MEASURE&nbsp &nbsp &nbsp &nbsp&nbsp =&nbsp 7&nbsp&nbsp <br>
&nbsp&nbsp DONE&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp =&nbsp 8&nbsp&nbsp <br>
&nbsp&nbsp FREEZE&nbsp &nbsp &nbsp &nbsp &nbsp =&nbsp 9&nbsp&nbsp <br>
&nbsp&nbsp FACQ_WAIT&nbsp &nbsp &nbsp&nbsp =&nbsp 10&nbsp <br>
&nbsp&nbsp L0sL1_ACQ_CDR&nbsp&nbsp =&nbsp 11&nbsp <br>
&nbsp&nbsp L0sL1_CDR_STTL&nbsp =&nbsp 12&nbsp <br>
&nbsp&nbsp L0sL1_HW_TUNE&nbsp&nbsp =&nbsp 13&nbsp <br>
&nbsp&nbsp FACQ_DONE&nbsp &nbsp &nbsp&nbsp =&nbsp 14&nbsp <br>
&nbsp&nbsp DC_OFFSET&nbsp &nbsp &nbsp&nbsp =&nbsp 15&nbsp <br>
&nbsp&nbsp ADJ_PI&nbsp &nbsp &nbsp &nbsp &nbsp =&nbsp 16&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dsc_sm_scratch</td>
<td align=left>
&nbsp 3 LSB bits of dsc_scratch <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dsc_sm_ready_for_cmd</td>
<td align=left>
 Ready for Command. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cdr_lm_outoflock</td>
<td align=left>
 CDR Lock Monitor loss of lock (1 implies a potential loss of lock). This bit sets itself on register read. <br>
 And if the cdr_integ_reg is within bounds it clears itself in the next cycle from which it detects within bounds. Note: Set on read <br>
 The valid bounds on the cdr_integ_reg are programmed using cdr_lm_thr_sel <br>
 Has more meaning after rx_dsc_lock is asserted.<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dsc_sm_gp_uc_req</td>
<td align=left>
 gp_uc_req. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_B Registers">Return to DSC_B: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DSC_C Registers">DSC_C: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD020</td><td><A HREF="#DSC_C_DFE_COMMON_CTL">DSC_C_DFE_COMMON_CTL</A><br>DFE Common Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_acc_hys_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_allow_simult</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_update_gain</div> </td> <td bgcolor=#CCCCCC align=center colspan="5"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_eye_closure_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_hw_eye_closure_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dfe_leaky_lms_upd_dur</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_leaky_lms_en</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD021</td><td><A HREF="#DSC_C_DFE_1_CTL">DSC_C_DFE_1_CTL</A><br>DFE 1 Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_1_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_1_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_1_gradient_invert</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_1_err_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_1_inv_m1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_1_inv_p1</div> </td> <td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_1_cmn_only</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_1_acc_clr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD022</td><td><A HREF="#DSC_C_DFE_2_CTL">DSC_C_DFE_2_CTL</A><br>DFE 2 Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_2_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_2_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_2_gradient_invert</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_2_err_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_2_inv_m1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_2_inv_p1</div> </td> <td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_2_cmn_only</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_2_acc_clr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD023</td><td><A HREF="#DSC_C_DFE_3_CTL">DSC_C_DFE_3_CTL</A><br>DFE 3 Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_3_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_3_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_3_gradient_invert</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_3_err_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_3_inv_m1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_3_inv_p1</div> </td> <td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_3_acc_clr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD024</td><td><A HREF="#DSC_C_DFE_4_CTL">DSC_C_DFE_4_CTL</A><br>DFE 4 Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_4_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_4_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_4_gradient_invert</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_4_err_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_4_inv_m1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_4_inv_p1</div> </td> <td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_4_acc_clr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD025</td><td><A HREF="#DSC_C_DFE_5_CTL">DSC_C_DFE_5_CTL</A><br>DFE 5 Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_5_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_5_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_5_gradient_invert</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">dfe_5_err_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_5_inv_m1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_5_inv_p1</div> </td> <td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_5_acc_clr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD026</td><td><A HREF="#DSC_C_DFE_PAT_CTL">DSC_C_DFE_PAT_CTL</A><br>DFE Pattern Control</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">dfe_pattern_bit_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">dfe_pattern</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD027</td><td><A HREF="#DSC_C_VGA_P1_MISC_CONTROL">DSC_C_VGA_P1_MISC_CONTROL</A><br>VGA P1 Misc Control</td><td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">p1_hwtune_min</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_op_short_norm</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_op_short_offcal</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">vga_hwtune_min</div> </td> <td align=center>16'h8440</td></tr>
<tr>
<td align=center>0xD029</td><td><A HREF="#DSC_C_DC_SLICER_OFFSET_CTL">DSC_C_DC_SLICER_OFFSET_CTL</A><br>DC & Slicer Offset Hw-tune CTL</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dc_offset_pattern_bit_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">dc_offset_pattern</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_dc_offset_grad_inv</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_pattern_inv_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_inv</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">hw_dc_offset_err_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_dc_offset_hys_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_en</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0xD02A</td><td><A HREF="#DSC_C_SLICER_OFFSET_CONTROL">DSC_C_SLICER_OFFSET_CONTROL</A><br>Slicer Offset Hw-tune CTL</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_slicer_offset_grad_inv</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_slicer_offset_inv_p1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_slicer_offset_inv_m1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_slicer_offset_inv_data</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">hw_slicer_offset_err_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_slicer_offset_hys_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hw_slicer_offset_en</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0xD02B</td><td><A HREF="#DSC_C_HWTUNE_OVR_OVERRIDE">DSC_C_HWTUNE_OVR_OVERRIDE</A><br>DFE Overrude</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hwtune_ovr_write_en</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">hwtune_ovr_write_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="9"><div class="HT">hwtune_ovr_write_val</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD02C</td><td><A HREF="#DSC_C_VGA_CTL">DSC_C_VGA_CTL</A><br>VGA Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">vga_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_p1_gradient_invert</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">vga_err_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_inv_m1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_inv_p1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">vga_update_gain</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_affected_by_dfe1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">vga_update_style</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_acc_hys_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_p1_acc_clr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD02D</td><td><A HREF="#DSC_C_VGA_PAT_EYEDIAG_CTL">DSC_C_VGA_PAT_EYEDIAG_CTL</A><br>VGA Pat and P1 Eye Diag Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">p1_eyediag_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">vga_pattern_bit_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">vga_pattern</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD02E</td><td><A HREF="#DSC_C_P1_FRAC_OFFS_CTL">DSC_C_P1_FRAC_OFFS_CTL</A><br>P1 Fractional Offset Control</td><td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">p1_hwtune_max</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">p1_off_3levelq_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">p1_offset_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">p1_offset</div> </td> <td align=center>16'hc400</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_C_DFE_COMMON_CTL">DSC_C_DFE_COMMON_CTL - DFE Common Control</a></b><br>
Address Offset = 32'h0000_d020<br>
Physical Address = 32'h0000_d020<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_acc_hys_en</td>
<td align=left>
 Enables hysteresis behavior in the accumulator&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_allow_simult</td>
<td align=left>
 Allow simulatenous change for the cmn tap as well as either odd/even tap controls&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_update_gain</td>
<td align=left>
 *1 or *2 on the updates to the tap&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_eye_closure_err_sel</td>
<td align=left>
When dfe_eye_closure_en is set, this field determines what is compared against d slicer. d!=error_selected , where error_selected is:<br>
2'b00: emux ; emux = d? p1:m1<br>
2'b01: m1<br>
2'b10: p1<br>
2'b11: not supported <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_hw_eye_closure_en</td>
<td align=left>
When 1, this enables the DFE adaptive loop to only react to eye closure conditions.&nbsp <br>
An eye closure condition is defined as d!={emux or p1 or m1} <br>
This selectability is provided by the dfe_eye_closure_err_sel[1:0] <br>
emux is defined as d?p1:m1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_leaky_lms_upd_dur</td>
<td align=left>
0: dfe accumulator leaks every cycle <br>
1-7: dfe accumulator leaks every 2^{1-7} cycles <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_leaky_lms_en</td>
<td align=left>
When 1, the leaky lms feature is enabled in the DFE adaptive loops.<br>
The rate of leakiness = amount/time is adjustable by changing the time interval <br>
The amount of leakiness is fixed to +2 or -2. The interval between leaks is programmable.<br>
+2 when sign of the tap is negative and -2 when sign of the tap is positive.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_DFE_1_CTL">DSC_C_DFE_1_CTL - DFE 1 Control</a></b><br>
Address Offset = 32'h0000_d021<br>
Physical Address = 32'h0000_d021<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_1_en</td>
<td align=left>
 Enables the tap for adaptive eq&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_1_err_sel</td>
<td align=left>
 00: emux, 01: p1, 02: m1, 03: nemux&nbsp <br>
 emux = d? p1:m1; nemux = ~d? p1: m1<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_1_gradient_invert</td>
<td align=left>
 invert the gradient&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_1_err_gain</td>
<td align=left>
 error scaled by 2^dfe_1_err_gain <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_1_inv_m1</td>
<td align=left>
 invert m1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_1_inv_p1</td>
<td align=left>
 invert p1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_1_cmn_only</td>
<td align=left>
 both even and odd errors are summed and apply only to cmn tap - not to the evn and odd taps<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_1_acc_clr</td>
<td align=left>
 clears the dfe_1_tap related accumulator, and intermediate pipeline stages, but not the taps which interface to the analog.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_DFE_2_CTL">DSC_C_DFE_2_CTL - DFE 2 Control</a></b><br>
Address Offset = 32'h0000_d022<br>
Physical Address = 32'h0000_d022<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_2_en</td>
<td align=left>
 Enables the tap for adaptive eq&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_2_err_sel</td>
<td align=left>
 00: emux, 01: p1, 02: m1, 03: nemux&nbsp <br>
 emux = d? p1:m1; nemux = ~d? p1: m1<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_2_gradient_invert</td>
<td align=left>
 invert the gradient&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_2_err_gain</td>
<td align=left>
 error scaled by 2^dfe_2_err_gain <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_2_inv_m1</td>
<td align=left>
 invert m1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_2_inv_p1</td>
<td align=left>
 invert p1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_2_cmn_only</td>
<td align=left>
 both even and odd errors are summed and apply only to cmn tap - not to the evn and odd taps<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_2_acc_clr</td>
<td align=left>
 clears the dfe_2_tap related accumulator, and intermediate pipeline stages, but not the taps which interface to the analog.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_DFE_3_CTL">DSC_C_DFE_3_CTL - DFE 3 Control</a></b><br>
Address Offset = 32'h0000_d023<br>
Physical Address = 32'h0000_d023<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_3_en</td>
<td align=left>
 Enables the tap for adaptive eq&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_3_err_sel</td>
<td align=left>
 00: emux, 01: p1, 02: m1, 03: nemux&nbsp <br>
 emux = d? p1:m1; nemux = ~d? p1: m1<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_3_gradient_invert</td>
<td align=left>
 invert the gradient&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_3_err_gain</td>
<td align=left>
 error scaled by 2^dfe_3_err_gain <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_3_inv_m1</td>
<td align=left>
 invert m1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_3_inv_p1</td>
<td align=left>
 invert p1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_3_acc_clr</td>
<td align=left>
 clears the dfe_3_tap related accumulator, and intermediate pipeline stages, but not the taps which interface to the analog.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_DFE_4_CTL">DSC_C_DFE_4_CTL - DFE 4 Control</a></b><br>
Address Offset = 32'h0000_d024<br>
Physical Address = 32'h0000_d024<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_4_en</td>
<td align=left>
 Enables the tap for adaptive eq&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_4_err_sel</td>
<td align=left>
 00: emux, 01: p1, 02: m1, 03: nemux&nbsp <br>
 emux = d? p1:m1; nemux = ~d? p1: m1<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_4_gradient_invert</td>
<td align=left>
 invert the gradient&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_4_err_gain</td>
<td align=left>
 error scaled by 2^dfe_4_err_gain <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_4_inv_m1</td>
<td align=left>
 invert m1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_4_inv_p1</td>
<td align=left>
 invert p1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_4_acc_clr</td>
<td align=left>
 clears the dfe_4_tap related accumulator, and intermediate pipeline stages, but not the taps which interface to the analog.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_DFE_5_CTL">DSC_C_DFE_5_CTL - DFE 5 Control</a></b><br>
Address Offset = 32'h0000_d025<br>
Physical Address = 32'h0000_d025<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_5_en</td>
<td align=left>
 Enables the tap for adaptive eq&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_5_err_sel</td>
<td align=left>
 00: emux, 01: p1, 02: m1, 03: nemux&nbsp <br>
 emux = d? p1:m1; nemux = ~d? p1: m1<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_5_gradient_invert</td>
<td align=left>
 invert the gradient&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_5_err_gain</td>
<td align=left>
 error scaled by 2^dfe_5_err_gain <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_5_inv_m1</td>
<td align=left>
 invert m1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_5_inv_p1</td>
<td align=left>
 invert p1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_5_acc_clr</td>
<td align=left>
 clears the dfe_5_tap related accumulator, and intermediate pipeline stages, but not the taps which interface to the analog.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_DFE_PAT_CTL">DSC_C_DFE_PAT_CTL - DFE Pattern Control</a></b><br>
Address Offset = 32'h0000_d026<br>
Physical Address = 32'h0000_d026<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_pattern_bit_en</td>
<td align=left>
 pattern bit mask <br>
 pattern bits [5:0] msb to lsb <=> locations 0 to -5 (current bit to 5 bits in past)<br>
 pattern_bit_en[5:0] serves as a bitwise mask which enables the corresponding bits in the pattern[5:0] to be enabled for matching<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_pattern</td>
<td align=left>
 pattern based conditioning of error accumulation (accumulate if pattern matches) <br>
 pattern bits [5:0] msb to lsb <=> locations 0 to -5 (current bit to 5 bits in past)<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_VGA_P1_MISC_CONTROL">DSC_C_VGA_P1_MISC_CONTROL - VGA P1 Misc Control</a></b><br>
Address Offset = 32'h0000_d027<br>
Physical Address = 32'h0000_d027<br>
Reset Value = 16'h8440<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>p1_hwtune_min</td>
<td align=left>
A signed minimum limit which the hardware loop respects during adaptation.<br>
Must be lesser than the p1_hwtune_max.<br>
Default is 21h, which is -31.<br>
Reset value is 0x21.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_op_short_norm</td>
<td align=left>
This is the normal mode control for the AFE VGA output short function.<br>
This control bit is used in all situations except when DSC_SM is in slicer offset cal states.<br>
In order to force the 'vga output idle' control, i.e. rx_ctrl[16], write the same value to both <br>
&nbsp vga_op_short_norm and vga_op_short_offcal<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_op_short_offcal</td>
<td align=left>
This is the control for the AFE VGA output short function in a specific situation.<br>
This control bit is used only when the DSC_SM is in slicer offset cal states.<br>
In order to force the 'vga output idle' control, i.e. rx_ctrl[16], write the same value to both <br>
&nbsp vga_op_short_norm and vga_op_short_offcal<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_hwtune_min</td>
<td align=left>
This minimum limit is respected by the VGA harware adaptive loop. <br>
Also used by the status logic for vga_wants_to_go_low.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_DC_SLICER_OFFSET_CTL">DSC_C_DC_SLICER_OFFSET_CTL - DC & Slicer Offset Hw-tune CTL</a></b><br>
Address Offset = 32'h0000_d029<br>
Physical Address = 32'h0000_d029<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_pattern_bit_en</td>
<td align=left>
 pattern bit mask,&nbsp&nbsp range [2:0] corresponds to indexes [2:-1] , where lower indexes are earlier in time samples<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_pattern</td>
<td align=left>
 pattern,&nbsp range [2:0] corresponds to indexes [2:-1] , where lower indexes are earlier in time samples<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_dc_offset_grad_inv</td>
<td align=left>
inverts the gradient of the adaptation when 1. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_pattern_inv_en</td>
<td align=left>
When 1, the pattern is matched or the inverse of the pattern is matched. {1,0,X} <=> {0,1,X}<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_inv</td>
<td align=left>
When 1, the m1 slicer is inverted. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_dc_offset_err_gain</td>
<td align=left>
multiplies the error by 2^{0,1,2,3} <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_dc_offset_hys_en</td>
<td align=left>
When 1, hysteresis is enabled on the error accumulator. An underflow/overflow resets the accumulator to 0. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_en</td>
<td align=left>
Enable the DC Offset Hardware.<br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_SLICER_OFFSET_CONTROL">DSC_C_SLICER_OFFSET_CONTROL - Slicer Offset Hw-tune CTL</a></b><br>
Address Offset = 32'h0000_d02a<br>
Physical Address = 32'h0000_d02a<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_slicer_offset_grad_inv</td>
<td align=left>
When 1, this inverts the gradient of the adaptation<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_slicer_offset_inv_p1</td>
<td align=left>
When 1, this inverts the p1 being used by the slicer offset hardware<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_slicer_offset_inv_m1</td>
<td align=left>
When 1, this inverts the m1 being used by the slicer offset hardware<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_slicer_offset_inv_data</td>
<td align=left>
When 1, this inverts the data being used by the slicer offset hardware<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_slicer_offset_err_gain</td>
<td align=left>
Multiplies the error calculated by 2^{gain = 0,1,2,3}<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_slicer_offset_hys_en</td>
<td align=left>
When 1, hysteresis is enabled<br>
Whenever the penultimate error accumulator over/under flows, it returns to 0.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_slicer_offset_en</td>
<td align=left>
When 1, the slicer_offset hardware is enabled.<br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_HWTUNE_OVR_OVERRIDE">DSC_C_HWTUNE_OVR_OVERRIDE - DFE Overrude</a></b><br>
Address Offset = 32'h0000_d02b<br>
Physical Address = 32'h0000_d02b<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>hwtune_ovr_write_en</td>
<td align=left>
 a 1 on this enables the firmware to write the tap values&nbsp <br>
 First set valid values on hwtune_ovr_write_tapsel and hwtune_ovr_write_val and then set this self clear bit to 1 <br>
 Self Clearing<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hwtune_ovr_write_sel</td>
<td align=left>
'h0 = vga(see vga_update_style for translation information"<br>
'h{1,2,3} = {tap 1 cmn, odd, evn}; {4,5,6,a,b} = {tap 2 cmn, odd, evn, sign even, sign odd}&nbsp <br>
'h{7,8,9} = dfe tap 3 ,4, 5 <br>
'hd = p1_eyediag <br>
'he = vga1 ctrl, write vga_update_style to 3 <br>
'hf = vga2 ctrl, write vga_update_style to 3 <br>
'h10 = vga3 ctrl, write vga_update_style to 3 <br>
'h11 = Data Odd&nbsp ctrl <br>
'h12 = Data Even ctrl <br>
'h13 = P1 Odd ctrl <br>
'h14 = P1 Even ctrl <br>
'h15 = M1 Odd ctrl <br>
'h16 = M1 Even ctrl <br>
'h17 = DC Offset ctrl <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hwtune_ovr_write_val</td>
<td align=left>
 override value&nbsp&nbsp <br>
 Please refer to AMS document for working ranges of the signals. <br>
 Please note that AMS document describes special encoded formats at the Analog IP boundary. <br>
 However, the register interface uses standard 2's complement binary notation matching the interpretation and listed below. <br>
 Select: Analog Control&nbsp &nbsp Bits Used&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp Format and ranges <br>
 ================================================================== <br>
 0: VGA&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp [8:3]&nbsp &nbsp &nbsp &nbsp &nbsp (0..45)&nbsp (see vga_update_style
for translation)&nbsp <br>
 1: Dfe1 cmn&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [5:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..63)&nbsp&nbsp <br>
 2: Dfe1 odd&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [2:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..7)&nbsp &nbsp <br>
 3: Dfe1 even&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp [2:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..7)&nbsp &nbsp <br>
 4: Dfe2 cmn&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [4:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..31)&nbsp&nbsp <br>
 5: Dfe2 odd&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [2:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..4)&nbsp &nbsp <br>
 6: Dfe2 even&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp [2:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..4)&nbsp &nbsp <br>
 7: Dfe3&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [5:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-31..31) signed 2s complement <br>
 8: Dfe4&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [4:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-15..15) signed 2s complement <br>
 9: Dfe5&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [4:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-15..15) signed 2s complement <br>
 A: Dfe2 sign evn&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp [0:0]&nbsp &nbsp &nbsp &nbsp &nbsp 0: positive; 1: negative <br>
 B: Dfe2 sign odd&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp [0:0]&nbsp &nbsp &nbsp &nbsp &nbsp 0: positive; 1: negative <br>
 D: rx_p1_eyediag&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp [8:3]&nbsp &nbsp &nbsp &nbsp &nbsp (-31..31) since analog treat sign = 1 as positive for
this parameter; *-1 before writing.&nbsp <br>
 E: VGA1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [3:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..15) unsigned&nbsp <br>
 F: VGA2&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [3:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..15) unsigned&nbsp <br>
 10:VGA3&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp [3:0]&nbsp &nbsp &nbsp &nbsp &nbsp (0..31) unsigned&nbsp <br>
 11:Data Odd&nbsp Offset Control&nbsp &nbsp [5:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-31..31) signed&nbsp <br>
 12:Data Even Offset Control&nbsp &nbsp [5:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-31..31) signed&nbsp <br>
 13:P1 Odd&nbsp Offset Control&nbsp &nbsp &nbsp [5:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-31..31) signed&nbsp <br>
 14:P1 Even Offset Control&nbsp &nbsp &nbsp [5:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-31..31) signed&nbsp <br>
 15:M1 Odd&nbsp Offset Control&nbsp &nbsp &nbsp [5:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-31..31) signed&nbsp <br>
 16:M1 Even Offset Control&nbsp &nbsp &nbsp [5:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-31..31) signed&nbsp <br>
 17:DC Offset Control&nbsp &nbsp &nbsp &nbsp &nbsp&nbsp [6:0]&nbsp &nbsp &nbsp &nbsp &nbsp (-63..63) signed&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_VGA_CTL">DSC_C_VGA_CTL - VGA Control</a></b><br>
Address Offset = 32'h0000_d02c<br>
Physical Address = 32'h0000_d02c<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_en</td>
<td align=left>
 Enables the tap for adaptive eq&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_err_sel</td>
<td align=left>
 00: emux, 01: p1, 02: m1, 03: nemux&nbsp <br>
 emux = d? p1:m1; nemux = ~d? p1: m1<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_p1_gradient_invert</td>
<td align=left>
 invert the gradient of the inc/dec going into the vga accumulators <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_err_gain</td>
<td align=left>
 error scaled by 2^vga_err_gain <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_inv_m1</td>
<td align=left>
 invert m1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_inv_p1</td>
<td align=left>
 invert p1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_update_gain</td>
<td align=left>
 vga update gain *1,2,4,8 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_affected_by_dfe1</td>
<td align=left>
 0: DFE 1 tap values cannot affect VGA adaptation <br>
 1: VGA lowering is not allowed if DFE tap1 wants to go negative <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_update_style</td>
<td align=left>
 0: populate vga1 first till it is at max and then vga2 and then vga3 <br>
 1: populate vga3 first till it is at max and then vga2 and then vga1 <br>
 2: populate vga1 first by 1 and then vga2 and then vga3 (so all the vgas are balanced) <br>
 3: write to 3 when manually overriding to vga1, 2, or 3 independently - this disables the vga_sum from being translated into vga1,2,3 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_acc_hys_en</td>
<td align=left>
 enables hysteresis on vga accumulators&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_p1_acc_clr</td>
<td align=left>
 clears the vga and p1 related accumulators and intermediate stages <br>
 but not the final tap values which interface to the analog.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_VGA_PAT_EYEDIAG_CTL">DSC_C_VGA_PAT_EYEDIAG_CTL - VGA Pat and P1 Eye Diag Control</a></b><br>
Address Offset = 32'h0000_d02d<br>
Physical Address = 32'h0000_d02d<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>p1_eyediag_en</td>
<td align=left>
 enable p1 eye diag&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_pattern_bit_en</td>
<td align=left>
 pattern bit mask; range [2:0] corresponds to indexes [2:-1] , where lower indexes are earlier in time samples<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_pattern</td>
<td align=left>
 pattern, range [2:0] corresponds to indexes [2:-1] , where lower indexes are earlier in time samples<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_C_P1_FRAC_OFFS_CTL">DSC_C_P1_FRAC_OFFS_CTL - P1 Fractional Offset Control</a></b><br>
Address Offset = 32'h0000_d02e<br>
Physical Address = 32'h0000_d02e<br>
Reset Value = 16'hc400<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>p1_hwtune_max</td>
<td align=left>
A signed maximum limit which the hardware loop respects during adaptation.<br>
Must be greater than the p1_hwtune_min.<br>
Reset value is 0x31.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>p1_off_3levelq_en</td>
<td align=left>
This enables the 3 level quantizer when set +1/-1/0. Else the quantizer is 2 level +1/-1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>p1_offset_en</td>
<td align=left>
Enables the Delta Sigma Fractional Offset hardware <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>p1_offset</td>
<td align=left>
 range is from -64 to +63. It is mapped to -64/64 to 63/64 error which gets added into the accumulator path. This adds into the +20 to -20 range error
signal. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_C Registers">Return to DSC_C: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DSC_D Registers">DSC_D: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD030</td><td><A HREF="#DSC_D_TRNSUM_CTL_1">DSC_D_TRNSUM_CTL_1</A><br>Trnsum Ctl 1</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">trnsum_err_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_random_tapsel_disable</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_inv_pattern_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_pattern_full_check_off</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_edge_pattern_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">trnsum_gain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_eye_closure_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_qphase_mult_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">trnsum_tap_range_sel</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD031</td><td><A HREF="#DSC_D_TRNSUM_CTL_2">DSC_D_TRNSUM_CTL_2</A><br>Trnsum Ctl 2</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">trnsum_pattern</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">trnsum_pattern_bit_en</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD032</td><td><A HREF="#DSC_D_TRNSUM_CTL_3">DSC_D_TRNSUM_CTL_3</A><br>Trnsum Ctl 3</td><td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">trnsum_tap_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">trnsum_tap_sign</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD033</td><td><A HREF="#DSC_D_TRNSUM_CTL_4">DSC_D_TRNSUM_CTL_4</A><br>Trnsum Ctl 4</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">tdr_cycle_bin</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">tdr_cycle_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tdr_trnsum_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">tdr_bit_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_unsigned_flip</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_unsigned_corr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD034</td><td><A HREF="#DSC_D_TRNSUM_STS_1">DSC_D_TRNSUM_STS_1</A><br>Trnsum Status 1</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">trnsum_e_high</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD035</td><td><A HREF="#DSC_D_TRNSUM_STS_2">DSC_D_TRNSUM_STS_2</A><br>Trnsum Status 2</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">trnsum_e_low</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD036</td><td><A HREF="#DSC_D_TRNSUM_STS_3">DSC_D_TRNSUM_STS_3</A><br>Trnsum Status 3</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">trnsum_o_high</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD037</td><td><A HREF="#DSC_D_TRNSUM_STS_4">DSC_D_TRNSUM_STS_4</A><br>Trnsum Status 4</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">trnsum_o_low</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD038</td><td><A HREF="#DSC_D_TRNSUM_STS_5">DSC_D_TRNSUM_STS_5</A><br>Trnsum Status 5</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">trnsum_high</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD039</td><td><A HREF="#DSC_D_TRNSUM_STS_6">DSC_D_TRNSUM_STS_6</A><br>Trnsum Status 6</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">trnsum_low</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD03A</td><td><A HREF="#DSC_D_VGA_P1EYEDIAG_STS">DSC_D_VGA_P1EYEDIAG_STS</A><br>VGA status</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">p1_wants_to_go_high</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">p1_wants_to_go_low</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">p1_eyediag_bin</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_wants_to_go_low</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">vga_bin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD03B</td><td><A HREF="#DSC_D_DFE_1_STS">DSC_D_DFE_1_STS</A><br>DFE 1 status</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_1_wants_negative</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dfe_1_e</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dfe_1_o</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">dfe_1_cmn</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD03C</td><td><A HREF="#DSC_D_DFE_2_STS">DSC_D_DFE_2_STS</A><br>DFE 2 status</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dfe_2_e</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dfe_2_o</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_2_se</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_2_so</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">dfe_2_cmn</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD03D</td><td><A HREF="#DSC_D_DFE_3_4_5_STS">DSC_D_DFE_3_4_5_STS</A><br>DFE 3,4,5 status</td><td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">dfe_5_cmn</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">dfe_4_cmn</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">dfe_3_cmn</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD03E</td><td><A HREF="#DSC_D_VGA_TAP_BIN">DSC_D_VGA_TAP_BIN</A><br>VGA binary tap values</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">vga3_ctrl_bin</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">vga2_ctrl_bin</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">vga1_ctrl_bin</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_CTL_1">DSC_D_TRNSUM_CTL_1 - Trnsum Ctl 1</a></b><br>
Address Offset = 32'h0000_d030<br>
Physical Address = 32'h0000_d030<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_en</td>
<td align=left>
 enable training sum. <br>
 A rising edge on this signal will clear the trnsum accumulator (status) registers. <br>
 A probable use case would be to set it at the beginning of all measurements and clear it at the end. Clearing it should still retain the status register
values. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_err_sel</td>
<td align=left>
 0: emux = d?p1:m1, 1: 1'b1, 2:m1, 3:p1, 4: d1=d?p1:~m1 <br>
 Trnsum sums {err*data} over certain {conditions}. This is the {err} part. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_random_tapsel_disable</td>
<td align=left>
disables random data tap selection&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_inv_pattern_en</td>
<td align=left>
when 1'b1, the pattern is randomly inverted for pattern match&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_pattern_full_check_off</td>
<td align=left>
 training only enabled for bits 2 and 13 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_edge_pattern_en</td>
<td align=left>
enables pattern matching on edges {-6,-5,-4,-3,-2,-1,data,0,1,2} where a number (eg: -4) represents an edge between d[-4] and d[-3]<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_gain</td>
<td align=left>
training sum error values get *1,2,4,8 or 2^{trnsum_gain}&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_eye_closure_en</td>
<td align=left>
 when 1'b1, condition is anded with data!=emux <br>
 Trnsum sums {err*data} over certain {conditions}. This is part of the {conditions} . <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_qphase_mult_en</td>
<td align=left>
enables qphase weighting&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_tap_range_sel</td>
<td align=left>
0: -2 to 5; 1: 6 to 13; 2: 14 to 21; 3: all 1s are selected as data&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_CTL_2">DSC_D_TRNSUM_CTL_2 - Trnsum Ctl 2</a></b><br>
Address Offset = 32'h0000_d031<br>
Physical Address = 32'h0000_d031<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_pattern</td>
<td align=left>
 trnsum pattern.&nbsp <br>
 Trnsum sums {err*data} over certain {conditions}. This is part of the {conditions} . <br>
 The data around the current bit is compared to this pattern, and if it matches, condition is 1; else 0.<br>
 {MSB->LSB} corresponds to {newer -> older} bits in time. <br>
 {7:0] correspond to {2:-5} wrt current data bit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_pattern_bit_en</td>
<td align=left>
 trnsum pattern mask <br>
 When a particular location is 0; it is ignored for pattern match. <br>
 The bit association is the same as trnsum_pattern. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_CTL_3">DSC_D_TRNSUM_CTL_3 - Trnsum Ctl 3</a></b><br>
Address Offset = 32'h0000_d032<br>
Physical Address = 32'h0000_d032<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_tap_en</td>
<td align=left>
 trnsum tap enable<br>
 For trnsum_tap_range_sel ==0; {15:8} correspond to {tap5, tap4, tap3, tap2, tap1, tap0, tapn1, tapn2}. <br>
 Multiple taps can be enabled - this means that the training will randomly switch between different paths. (the random movement across enabled taps can
be disabled)<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_tap_sign</td>
<td align=left>
 trnsum tap sign <br>
 A 1'b1 at any location, indicates that the trnsum error for that tap will be negated (*-1) before accumulation. <br>
 This one hot signal has similar associations as trnsum_tap_en.&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_CTL_4">DSC_D_TRNSUM_CTL_4 - Trnsum Ctl 4</a></b><br>
Address Offset = 32'h0000_d033<br>
Physical Address = 32'h0000_d033<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tdr_cycle_bin</td>
<td align=left>
valid range: from 0 to tdr_cycle_sel; this cycle the tdr is enabled on bit indicated by tdr_bit_sel&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tdr_cycle_sel</td>
<td align=left>
the cycle counter wraps at this number&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tdr_trnsum_en</td>
<td align=left>
enables the tdr feature&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tdr_bit_sel</td>
<td align=left>
tdr bit select: range is 0 to 19&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_unsigned_flip</td>
<td align=left>
when 1 along with trnsum_unsigned_corr, {0,1} - {2'b01, 2'b00}&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_unsigned_corr</td>
<td align=left>
when 1; and !trnsum_unsigned_flip, correlated error after XOR {0,1} becomes signed {2'b00,2'b01}&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_STS_1">DSC_D_TRNSUM_STS_1 - Trnsum Status 1</a></b><br>
Address Offset = 32'h0000_d034<br>
Physical Address = 32'h0000_d034<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>trnsum_e_high</td>
<td align=left>
 trnsum accumulator for even bit locations; bits [23:8] <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_STS_2">DSC_D_TRNSUM_STS_2 - Trnsum Status 2</a></b><br>
Address Offset = 32'h0000_d035<br>
Physical Address = 32'h0000_d035<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>trnsum_e_low</td>
<td align=left>
 trnsum accumulator for even bit locations; bits [7:0] <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_STS_3">DSC_D_TRNSUM_STS_3 - Trnsum Status 3</a></b><br>
Address Offset = 32'h0000_d036<br>
Physical Address = 32'h0000_d036<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>trnsum_o_high</td>
<td align=left>
 trnsum accumulator for odd bit locations; bits [23:8] <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_STS_4">DSC_D_TRNSUM_STS_4 - Trnsum Status 4</a></b><br>
Address Offset = 32'h0000_d037<br>
Physical Address = 32'h0000_d037<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>trnsum_o_low</td>
<td align=left>
 trnsum accumulator for odd bit locations; bits [7:0] <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_STS_5">DSC_D_TRNSUM_STS_5 - Trnsum Status 5</a></b><br>
Address Offset = 32'h0000_d038<br>
Physical Address = 32'h0000_d038<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>trnsum_high</td>
<td align=left>
 trnsum accumulator (even + odd); bits [25:10] <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_TRNSUM_STS_6">DSC_D_TRNSUM_STS_6 - Trnsum Status 6</a></b><br>
Address Offset = 32'h0000_d039<br>
Physical Address = 32'h0000_d039<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>trnsum_low</td>
<td align=left>
 trnsum accumulator (even + odd); bits [9:0] <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_VGA_P1EYEDIAG_STS">DSC_D_VGA_P1EYEDIAG_STS - VGA status</a></b><br>
Address Offset = 32'h0000_d03a<br>
Physical Address = 32'h0000_d03a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>p1_wants_to_go_high</td>
<td align=left>
 p1 wants to go higher than the upper limit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>p1_wants_to_go_low</td>
<td align=left>
 p1 wants to go lower than the lower limit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>p1_eyediag_bin</td>
<td align=left>
 p1 eyediag status <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vga_wants_to_go_low</td>
<td align=left>
 vga wants to go lower than the lower limit. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vga_bin</td>
<td align=left>
 vga status <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_DFE_1_STS">DSC_D_DFE_1_STS - DFE 1 status</a></b><br>
Address Offset = 32'h0000_d03b<br>
Physical Address = 32'h0000_d03b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_1_wants_negative</td>
<td align=left>
 dfe1 wants negative<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_1_e</td>
<td align=left>
 dfe1 even tap<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_1_o</td>
<td align=left>
 dfe1 odd tap <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_1_cmn</td>
<td align=left>
 dfe 1 cmn tap <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_DFE_2_STS">DSC_D_DFE_2_STS - DFE 2 status</a></b><br>
Address Offset = 32'h0000_d03c<br>
Physical Address = 32'h0000_d03c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_2_e</td>
<td align=left>
 dfe2 even tap <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_2_o</td>
<td align=left>
 dfe2 odd tap <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_2_se</td>
<td align=left>
 dfe 2 tap sign even<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_2_so</td>
<td align=left>
 dfe 2 tap sign odd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_2_cmn</td>
<td align=left>
 dfe2 cmn tap <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_DFE_3_4_5_STS">DSC_D_DFE_3_4_5_STS - DFE 3,4,5 status</a></b><br>
Address Offset = 32'h0000_d03d<br>
Physical Address = 32'h0000_d03d<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_5_cmn</td>
<td align=left>
 dfe 5 tap value <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_4_cmn</td>
<td align=left>
 dfe 4 tap value <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dfe_3_cmn</td>
<td align=left>
 dfe 3 tap value <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_D_VGA_TAP_BIN">DSC_D_VGA_TAP_BIN - VGA binary tap values</a></b><br>
Address Offset = 32'h0000_d03e<br>
Physical Address = 32'h0000_d03e<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vga3_ctrl_bin</td>
<td align=left>
VGA 3 ctrl value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vga2_ctrl_bin</td>
<td align=left>
VGA 2 ctrl value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vga1_ctrl_bin</td>
<td align=left>
VGA 1 ctrl value. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_D Registers">Return to DSC_D: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DSC_E Registers">DSC_E: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD040</td><td><A HREF="#DSC_E_CTRL">DSC_E_CTRL</A><br>dsc_e_ctrl</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pf_hiz</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">m1_thresh_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">m1_thresh_zero</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">p1_thresh_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">en_hgain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">offset_pd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pd_ch_p1</div> </td> <td align=center>16'h0030</td></tr>
<tr>
<td align=center>0xD041</td><td><A HREF="#DSC_E_PF_CTRL">DSC_E_PF_CTRL</A><br>dsc_e_pf_ctrl</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">pf_ctrl</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD042</td><td><A HREF="#DSC_E_PF2_LOWP_CTRL">DSC_E_PF2_LOWP_CTRL</A><br>dsc_e_pf2_lowp_ctrl</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">pf2_lowp_ctrl</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_E_CTRL">DSC_E_CTRL - dsc_e_ctrl</a></b><br>
Address Offset = 32'h0000_d040<br>
Physical Address = 32'h0000_d040<br>
Reset Value = 16'h0030<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pf_hiz</td>
<td align=left>
&nbsp When this bit=1, the zero in peaking filter<br>
&nbsp is shifted to higher frequency <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>m1_thresh_sel</td>
<td align=left>
 00, 125mV; 01, 150mV (default) <br>
 10, 175mV; 11, 200mV <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>m1_thresh_zero</td>
<td align=left>
 sets m1 target to 0mV for OS TR <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>p1_thresh_sel</td>
<td align=left>
 P1 slicer target level <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>en_hgain</td>
<td align=left>
 Enable high gain in DFE sum path for non-DFE mode <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>offset_pd</td>
<td align=left>
 Power down analog offset cancellation loop <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pd_ch_p1</td>
<td align=left>
 Power down +1 channel <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_E Registers">Return to DSC_E: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_E_PF_CTRL">DSC_E_PF_CTRL - dsc_e_pf_ctrl</a></b><br>
Address Offset = 32'h0000_d041<br>
Physical Address = 32'h0000_d041<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pf_ctrl</td>
<td align=left>
 Peaking filter control, approx 0-8 dB boost in <br>
 ~0.5 dB steps. Gray code<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_E Registers">Return to DSC_E: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_E_PF2_LOWP_CTRL">DSC_E_PF2_LOWP_CTRL - dsc_e_pf2_lowp_ctrl</a></b><br>
Address Offset = 32'h0000_d042<br>
Physical Address = 32'h0000_d042<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pf2_lowp_ctrl</td>
<td align=left>
 Low frequency peaking filter, low pass <br>
 000 (Gray) - min peaking<br>
 100 (Gray) - max peaking<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_E Registers">Return to DSC_E: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_PI Registers">TX_PI: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD070</td><td><A HREF="#TX_PI_CONTROL_0">TX_PI_CONTROL_0</A><br>TX Phase Interpolator Control 0</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_frc_phase_step_mux_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">tx_pi_second_order_bwsel_integ</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">tx_pi_first_order_bwsel_integ</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_second_order_loop_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_reset_code_dbg</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_jit_ssc_freq_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_ssc_gen_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_sj_gen_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_freq_override_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_ext_ctrl_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_jitter_filter_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_en</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD071</td><td><A HREF="#TX_PI_CONTROL_1">TX_PI_CONTROL_1</A><br>TX Phase Interpolator Control 1</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">tx_pi_freq_override_val</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD072</td><td><A HREF="#TX_PI_CONTROL_2">TX_PI_CONTROL_2</A><br>TX Phase Interpolator Control 2</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">tx_pi_jit_amp</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">tx_pi_jit_freq_idx</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD073</td><td><A HREF="#TX_PI_CONTROL_3">TX_PI_CONTROL_3</A><br>TX Phase Interpolator Control 3</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_pi_ext_phase_bwsel_integ</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">tx_pi_phase_step_num</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_phase_invert</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_phase_step_dir</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_phase_strobe</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_phase_override</div> </td> <td align=center>16'h3100</td></tr>
<tr>
<td align=center>0xD074</td><td><A HREF="#TX_PI_CONTROL_4">TX_PI_CONTROL_4</A><br>TX Phase Interpolator Control 4</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_frz_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_frz_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_frz_frc</div> </td> <td align=center>16'h0004</td></tr>
<tr>
<td align=center>0xD075</td><td><A HREF="#TX_PI_CONTROL_5">TX_PI_CONTROL_5</A><br>TX Phase Interpolator Control 5</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_pd_bypass_vco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_pd_bypass_flt</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_fifo_resetb_frc_on</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_fifo_resetb</div> </td> <td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_ext_pd_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_repeater_mode_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_hs_fifo_phserr_invert</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td align=center>16'h0004</td></tr>
<tr>
<td align=center>0xD078</td><td><A HREF="#TX_PI_STATUS_0">TX_PI_STATUS_0</A><br>TX Phase Interpolator Status 0</td><td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">tx_pi_phase_cntr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD079</td><td><A HREF="#TX_PI_STATUS_1">TX_PI_STATUS_1</A><br>TX Phase Interpolator Status 1</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="14"><div class="HT">tx_pi_integ1_reg</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD07A</td><td><A HREF="#TX_PI_STATUS_2">TX_PI_STATUS_2</A><br>TX Phase Interpolator Status 2</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">tx_pi_integ2_reg</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD07B</td><td><A HREF="#TX_PI_STATUS_3">TX_PI_STATUS_3</A><br>TX Phase Interpolator Status 3</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">tx_pi_phase_err</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD07C</td><td><A HREF="#TX_PI_STATUS_4">TX_PI_STATUS_4</A><br>TX Phase Interpolator Status 4</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">st_afe_tx_fifo_resetb</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_hs_fifo_phserr</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD07D</td><td><A HREF="#TX_PI_TX_FIFO_OVFB_STATUS">TX_PI_TX_FIFO_OVFB_STATUS</A><br>TX FIFO Overflow Status</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_fifo_ovfb_fall_edge_lh</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_fifo_ovfb</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_PI_CONTROL_0">TX_PI_CONTROL_0 - TX Phase Interpolator Control 0</a></b><br>
Address Offset = 32'h0000_d070<br>
Physical Address = 32'h0000_d070<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_frc_phase_step_mux_sel</td>
<td align=left>
 Force tx_phase_step mux select to 1'b1.&nbsp <br>
 1'b1 - will force the dsm2_rs_3 to be selected by the tx_phase_step mux.&nbsp <br>
 1'b0 - back to back inc and dec from the filter will be cancelled out.&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_second_order_bwsel_integ</td>
<td align=left>
 Second order bandwidth control. Valid values are 0, 1, 2 and 3. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_first_order_bwsel_integ</td>
<td align=left>
 First order bandwidth control. <br>
 2'd0 -&nbsp 80 KHz <br>
 2'd1 - 160 KHz <br>
 2'd2 - 321 KHz <br>
 2'd3 - 642 KHz <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_second_order_loop_en</td>
<td align=left>
 2nd Order Loop Enable. 1'b1 will enable the 2nd order loop of the IIR filter. 1'b0 will reset the all the flops related to the 2nd order loop. <br>
 This bit is only valid when tx_pi_jitter_filter_en is set to 1'b1. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_reset_code_dbg</td>
<td align=left>
 Debug register.&nbsp <br>
 Resets the TX PI code going to AFE. This is just a debug register and is not recommended to be used during normal operation of TX PI. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_jit_ssc_freq_mode</td>
<td align=left>
 SSJ Mode Select:&nbsp <br>
 1'b1 : 10G SSC mode and 1'b0: 6G SSC mode <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_ssc_gen_en</td>
<td align=left>
 Spread Spectrum Jitter (SSC) Enable. This has priority over tx_pi_ssc_gen_en if both are enabled simultaneously. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_sj_gen_en</td>
<td align=left>
 Sinusoidal Jitter (SJ) Enable. This has priority over tx_pi_ssc_gen_en if both are enabled simultaneously. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_freq_override_en</td>
<td align=left>
 Enable for the frequency override mode. It should be 1'b1 for fixed frequency and jitter generation modes.&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_ext_ctrl_en</td>
<td align=left>
 Enable for the phase error (inc/dec) from the remote loopback ( or HS Phase FIFO in case of Repeater ) <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_jitter_filter_en</td>
<td align=left>
 This enables the IIR filter for the phase_sum_val logic from the CDR ( or external CDR in case of Repeater ) . <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_en</td>
<td align=left>
 Transmit Phase Interpolator Enable. If 1'b0 will gate off the TX PI clock and also freeze the PI code. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_CONTROL_1">TX_PI_CONTROL_1 - TX Phase Interpolator Control 1</a></b><br>
Address Offset = 32'h0000_d071<br>
Physical Address = 32'h0000_d071<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_freq_override_val</td>
<td align=left>
 Fixed Frequncy Override Value: Valid values are -8192 to +8192. Register tx_pi_freq_override_en should be 1'b1 to enable the Fixed Frequncy Override mode.
<br>
 +8192 (-8192) value in this register will result into 1 TX PI phase inc (dec) every 20T tclk. This results into (1/64 * 1/20)UI phase inc (or dec) per
UI = 781.25 <br>
 (-781.25) ppm. So 1 ppm = 10.486 value. <br>
 If tx_pi_jit_gen_en is set to 1'b1 then this register provides initilization value for Jitter Gen Integ Reg. Valid values in jitter generation mode are
-8192 to +8191<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_CONTROL_2">TX_PI_CONTROL_2 - TX Phase Interpolator Control 2</a></b><br>
Address Offset = 32'h0000_d072<br>
Physical Address = 32'h0000_d072<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_jit_amp</td>
<td align=left>
 Jitter Generator Amplification Factor. Valid values are 0 to 63. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_jit_freq_idx</td>
<td align=left>
 Jitter Generator Frequency Index. Valid values are from 0 to 63. Each value maps to a table into the spec which then provides various Jitter generator
parameters. <br>
 In SJ&nbsp mode: It provides ndiv, Nsj (or Nsj_div_ndiv), sj_gain1 and sj_gain2. Refer Jitter Generator spec for the table details. <br>
 In SSC mode: It provides Nssc.&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp
&nbsp &nbsp &nbsp&nbsp Refer Jitter Generator spec for the table details. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_CONTROL_3">TX_PI_CONTROL_3 - TX Phase Interpolator Control 3</a></b><br>
Address Offset = 32'h0000_d073<br>
Physical Address = 32'h0000_d073<br>
Reset Value = 16'h3100<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_ext_phase_bwsel_integ</td>
<td align=left>
 External Phase bandwidth control. Valid values are 0 to 7. <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_phase_step_num</td>
<td align=left>
 Defines the number of phase steps movement for every manual strobe. Valid values are 1 to 15. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_phase_invert</td>
<td align=left>
 1'b1 : will invert (i.e. swap) the final inc and dec before the PI code shifter logic. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_phase_step_dir</td>
<td align=left>
 Manual Phase Step direction. <br>
 1'b0: Increment <br>
 1'b1: Decrement <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>tx_pi_phase_strobe</td>
<td align=left>
 Manual Phase strobe. When set to 1'b1 then it will generate 1 phase step (inc/dec depending on tx_pi_phase_step_dir) or multiple phase steps if tx_pi_phase_step_osr
is 1'b1. <br>
 If tx_pi_phase_override is 1'b0 then manual phase steps will be added with the output of the IIR filter phase steps during the time when there is no phase
steps from the IIR filter. <br>
 Self Clearing Register. Must be polled for 1'b0 before writing it to 1'b1 again for correct Manual Phase Step Shift. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_phase_override</td>
<td align=left>
 Manual Phase Override Mode. When 1'b1 the PI phase can be moved manually using registers. All the filter logic is bypassed during manual mode. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_CONTROL_4">TX_PI_CONTROL_4 - TX Phase Interpolator Control 4</a></b><br>
Address Offset = 32'h0000_d074<br>
Physical Address = 32'h0000_d074<br>
Reset Value = 16'h0004<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_frz_mode</td>
<td align=left>
 Freeze Mode. 1'b1 will freeze the integ2 reg so that during the freeze, TX PI will generate the phase steps based on the integ2 freeze value. <br>
 1'b1 will freeze the integ2 reg so that during the freeze, TX PI will generate the phase steps based on the integ2 freeze value. <br>
 1'b0 will force the phase_sum_val input from the CDR loop timing path of the IIR filter to 0s which will result in slowly bringing the TX clock to 0 ppm
from PLL/VCO clock. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_frz_frc_val</td>
<td align=left>
 Force value for the IIR filter freeze. 1'b1 is freeze, 1'b0 is normal IIR operation. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_frz_frc</td>
<td align=left>
 IIR filter freeze control by force. 1'b1 will force the freeze value indicated by tx_pi_frz_frc_val otherwise Normal IIR operation. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_CONTROL_5">TX_PI_CONTROL_5 - TX Phase Interpolator Control 5</a></b><br>
Address Offset = 32'h0000_d075<br>
Physical Address = 32'h0000_d075<br>
Reset Value = 16'h0004<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_pd_bypass_vco</td>
<td align=left>
 1'b1 will enable filter and vco bypass for inc/dec indication from all sources to get a quicker phase locking time. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_pd_bypass_flt</td>
<td align=left>
 1'b1 will enable filter bypass for inc/dec indication from all sources to get a quicker phase locking time. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_tx_fifo_resetb_frc_on</td>
<td align=left>
1'b0: Normal mode where reset pin tx_fifo_resetb is controlled as per the description of the register afe_tx_fifo_resetb. <br>
1'b1: force the reset pin tx_fifo_resetb to value indicated in the register afe_tx_fifo_resetb. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_tx_fifo_resetb</td>
<td align=left>
1'b0: will assert the reset pin tx_fifo_resetb to 1'b0. <br>
1'b1: Once this bit is written to 1'b1 then phase error (bit 4) from FIFO is looked for 2 transitions and then reset is de-asserted to the Phase FIFO.
<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_ext_pd_sel</td>
<td align=left>
Selects the source of the Phase Detector inc/dec information. <br>
1'b1: Select external PD path irrespective of rg_tx_pi_repeater_mode_en <br>
1'b0: Select PD path based on rg_tx_pi_repeater_mode_en <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_repeater_mode_en</td>
<td align=left>
Selects the source of the Loop Timing CDR and Phase Detector inc/dec information. <br>
1'b1: Select external CDR and hs_fifo_phserr[4:0] from the high speed Phase FIFO PD inside AFE for ultra-low latency path. <br>
1'b0: selects the internal CDR and inc/dec from the Remote Loopback Phase Detector. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_hs_fifo_phserr_invert</td>
<td align=left>
1'b1: Inverts the hs_fifo_phserr[4:0] to invert the meaning of inc/dec from hs_fifo_phserr[4:0]. When this bit is 1'b0, 1'b1 is increment and 1'b0 is decrement.
<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_STATUS_0">TX_PI_STATUS_0 - TX Phase Interpolator Status 0</a></b><br>
Address Offset = 32'h0000_d078<br>
Physical Address = 32'h0000_d078<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_pi_phase_cntr</td>
<td align=left>
 TX PI Phase Counter. Signed Value. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_STATUS_1">TX_PI_STATUS_1 - TX Phase Interpolator Status 1</a></b><br>
Address Offset = 32'h0000_d079<br>
Physical Address = 32'h0000_d079<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_pi_integ1_reg</td>
<td align=left>
 TX PI integ1 register. Signed Value. <br>
 This field is meant for internal debug only. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_STATUS_2">TX_PI_STATUS_2 - TX Phase Interpolator Status 2</a></b><br>
Address Offset = 32'h0000_d07a<br>
Physical Address = 32'h0000_d07a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_pi_integ2_reg</td>
<td align=left>
 TX PI integ2 register. Signed Value. Once settled, it can provide the information of the ppm on the TX clock w.r.t. PLL/VCO clock. <br>
 +8192 (-8192) is equal to +781.25 (-781.25) ppm which means tclk is slower (faster) w.r.t. PLL/VCO clock. <br>
 Divide this register value by 10.485 to get the tclk ppm. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_STATUS_3">TX_PI_STATUS_3 - TX Phase Interpolator Status 3</a></b><br>
Address Offset = 32'h0000_d07b<br>
Physical Address = 32'h0000_d07b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_pi_phase_err</td>
<td align=left>
 TX PI Phase Error. Signed Value. Valid values are -8 to +8. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_STATUS_4">TX_PI_STATUS_4 - TX Phase Interpolator Status 4</a></b><br>
Address Offset = 32'h0000_d07c<br>
Physical Address = 32'h0000_d07c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>st_afe_tx_fifo_resetb</td>
<td align=left>
 Status of the final afe_tx_fifo_resetb signal connected to the AFE pin. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_pi_hs_fifo_phserr</td>
<td align=left>
 Bit 4 of hs_fifo_pherr. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_PI_TX_FIFO_OVFB_STATUS">TX_PI_TX_FIFO_OVFB_STATUS - TX FIFO Overflow Status</a></b><br>
Address Offset = 32'h0000_d07d<br>
Physical Address = 32'h0000_d07d<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_fifo_ovfb_fall_edge_lh</td>
<td align=left>
 lathc high indication for 1 -> 0 transition on tx_fifo_ovfb signal from AFE/High Speed Phase FIFO. This is clear on read status.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_fifo_ovfb</td>
<td align=left>
 Indiactes live status of the tx_fifo_ovfb signal from AFE/High Speed Phase FIFO. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_PI Registers">Return to TX_PI: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="RXTXCOM_CKRST_CTRL Registers">RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD080</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL</A><br>RXTXCOM_OSR_MODE_CONTROL</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">osr_mode_frc</div> </td> <td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">osr_mode_frc_val</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD081</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</A><br>RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_dp_s_rstb</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD083</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</A><br>RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_ln_dp_h_rstb_pkill</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_ln_h_rstb_pkill</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD085</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL</A><br>RXTXCOM_UC_ACK_LANE_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_ack_lane_dp_reset</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_ack_lane_cfg_done</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD086</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL</A><br>RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lane_reg_reset_occurred</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0xD089</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS">RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS</A><br>RXTXCOM_LANE_DP_RESET_STATE_STATUS</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">lane_dp_reset_state</div> </td> <td align=center>16'h0007</td></tr>
<tr>
<td align=center>0xD08A</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL</A><br>RXTXCOM_MULTICAST_MASK_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">multicast_mask_control</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD08B</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK">RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK</A><br>RXTXCOM_OSR_MODE_STATUS_MC_MASK</td><td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">multicast_mask_control_status</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">osr_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD08C</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</A><br>RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">osr_mode_pin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD08E</td><td><A HREF="#RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL</A><br>RXTXCOM_LN_S_RSTB_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_s_rstb</div> </td> <td align=center>16'h0001</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL - RXTXCOM_OSR_MODE_CONTROL</a></b><br>
Address Offset = 32'h0000_d080<br>
Physical Address = 32'h0000_d080<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>osr_mode_frc</td>
<td align=left>
oversample (OS) mode force. Setting this bit will allow the register value to be used for OS mode. <br>
Othersise, the pin input values are used for OS mode<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>osr_mode_frc_val</td>
<td align=left>
oversample (OS) mode Decoding of this register is as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL - RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</a></b><br>
Address Offset = 32'h0000_d081<br>
Physical Address = 32'h0000_d081<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_dp_s_rstb</td>
<td align=left>
Active Low Lane Soft Reset for datapath. If asserted by writing to 1'b0 will reset the datapath for a lane. <br>
This soft reset is equivalent to the hard reset input pin pmd_ln_dp_h_rstb_i. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL - RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</a></b><br>
Address Offset = 32'h0000_d083<br>
Physical Address = 32'h0000_d083<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_ln_dp_h_rstb_pkill</td>
<td align=left>
 1'b1 will disable the pmd_ln_dp_h_rstb input pin. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_ln_h_rstb_pkill</td>
<td align=left>
 1'b1 will disable the pmd_ln_h_rstb input pin. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL - RXTXCOM_UC_ACK_LANE_CONTROL</a></b><br>
Address Offset = 32'h0000_d085<br>
Physical Address = 32'h0000_d085<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_ack_lane_dp_reset</td>
<td align=left>
 uC will write this to 1 to acknowledge a reset event after seeing "lane_dp_reset_coccured". <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_ack_lane_cfg_done</td>
<td align=left>
 uC will write this to 1 to indicate it's configuration of the lane is complete. Writing to 1'b1 will&nbsp <br>
 should release internal hold on lane_dp_reset, only if lane_dp_reset_state is 3'b001. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL - RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL</a></b><br>
Address Offset = 32'h0000_d086<br>
Physical Address = 32'h0000_d086<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lane_reg_reset_occurred</td>
<td align=left>
 Set to 1'b1 upon lane level register reset and remains so until cleared by register write from uC. <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS">RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS - RXTXCOM_LANE_DP_RESET_STATE_STATUS</a></b><br>
Address Offset = 32'h0000_d089<br>
Physical Address = 32'h0000_d089<br>
Reset Value = 16'h0007<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lane_dp_reset_state</td>
<td align=left>
 Bit 2: lane_dp_reset_active&nbsp&nbsp : Set to 1'b1 whenenver lane_dp_reset is currently requested through any register or pin controls.&nbsp <br>
 Bit 1: lane_dp_reset_occurred : Set to 1'b1 whenenver lane_dp_reset is currently requested through any register or pin controls and is latched high.&nbsp
<br>
 Bit 0: lane_dp_reset_held&nbsp &nbsp&nbsp : Set to 1'b1 whenenver lane_dp_reset is internally held. Cleared to 1'b0, only if lane_dp_reset_state==001
and uc_ack_lane_cfg_done == 1. <br>
Reset value is 0x7.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL - RXTXCOM_MULTICAST_MASK_CONTROL</a></b><br>
Address Offset = 32'h0000_d08a<br>
Physical Address = 32'h0000_d08a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>WO</td>
<td align=left valign=top>multicast_mask_control</td>
<td align=left>
This masks the lane from a broadcast or multicast write operation. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK">RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK - RXTXCOM_OSR_MODE_STATUS_MC_MASK</a></b><br>
Address Offset = 32'h0000_d08b<br>
Physical Address = 32'h0000_d08b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>multicast_mask_control_status</td>
<td align=left>
Status of multicast mask control for masking lane from multicast write operation. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>osr_mode</td>
<td align=left>
 OSR Mode status after the mux. <br>
 OSR Mode status after the osr_mode_frc/frc_val mux. <br>
 Decoding of this register is as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS - RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</a></b><br>
Address Offset = 32'h0000_d08c<br>
Physical Address = 32'h0000_d08c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>osr_mode_pin</td>
<td align=left>
 Indicates the status of the pmd_osr_mode input pin. <br>
 Decoding of pmd_osr_mode[3:0] pin and osr_mode registers are as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<b><a NAME="RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL">RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL - RXTXCOM_LN_S_RSTB_CONTROL</a></b><br>
Address Offset = 32'h0000_d08e<br>
Physical Address = 32'h0000_d08e<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_s_rstb</td>
<td align=left>
Active Low Lane Soft Reset. If asserted by writing to 1'b0 will reset the registers and datapath for a lane. <br>
This soft reset is equivalent to the hard reset input pin pmd_ln_h_rstb_i. <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#RXTXCOM_CKRST_CTRL Registers">Return to RXTXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane]. This is a virtual register block that broadcasts writes and reads to rxcom_ckrst_ctrl and txcom_ckrst_ctrl blocks. Table</A><p>
<hr>
<H1><a NAME="AMS_RX Registers">AMS_RX: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD090</td><td><A HREF="#AMS_RX_RX_CTRL_0">AMS_RX_RX_CTRL_0</A><br>RX_CTRL_0</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_term_lowzvdd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_term_lowzgnd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_term_cmult_ena</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_term_cm_ena</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_rx_en_rxck_test</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_en_rxck_testport</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_rx_spare_0_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_rcm_sum</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_sigdet_bypass</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_sigdet_pwrdn</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_cm_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_sum_pseudo_diff</div> </td> <td align=center>16'h1c00</td></tr>
<tr>
<td align=center>0xD091</td><td><A HREF="#AMS_RX_RX_CTRL_1">AMS_RX_RX_CTRL_1</A><br>RX_CTRL_1</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_dfe_2</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_spare_1_0</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_pi</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_ctle</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_vga_en_hgain</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_vga_out_idle</div> </td> <td align=center>16'h1048</td></tr>
<tr>
<td align=center>0xD092</td><td><A HREF="#AMS_RX_RX_CTRL_2">AMS_RX_RX_CTRL_2</A><br>RX_CTRL_2</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_rx_spare_2_0</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">ams_rx_en_dfe_tap_fb</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_vga</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_dfe_summer</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_dfe_1</div> </td> <td align=center>16'h7e92</td></tr>
<tr>
<td align=center>0xD093</td><td><A HREF="#AMS_RX_RX_CTRL_3">AMS_RX_RX_CTRL_3</A><br>RX_CTRL_3</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_ll_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_seli1p25dfe</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_i4deadzone</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_sigdet</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_vddr_afe</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_os2x_mode_even_odd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_dfe_os2x_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_en_20b_demux</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_en_clk16</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_en_clk33</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_en_vcctrl</div> </td> <td align=center>16'h288f</td></tr>
<tr>
<td align=center>0xD094</td><td><A HREF="#AMS_RX_RX_CTRL_4">AMS_RX_RX_CTRL_4</A><br>RX_CTRL_4</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_rx_vga_pon</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_oc_2x</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_spare_4_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_en_recclkdiv</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_rx_div3o4o5</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">ams_rx_recclkdiv</div> </td> <td align=center>16'h0020</td></tr>
<tr>
<td align=center>0xD095</td><td><A HREF="#AMS_RX_RX_CTRL_5">AMS_RX_RX_CTRL_5</A><br>RX_CTRL_5</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_dcc2_phase_flip</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_slcr_calib_range_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_pi_pd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_dcc1_phase_flip</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_en_dfeclk</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_rx_ctle_gain_ctrl</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_rx_curr_in_offset</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_rx_pon</div> </td> <td align=center>16'h0fa0</td></tr>
<tr>
<td align=center>0xD096</td><td><A HREF="#AMS_RX_RX_CTRL_6">AMS_RX_RX_CTRL_6</A><br>RX_CTRL_6</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">ams_rx_sigdet_offset_correction_pos</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_sigdet_calibration_select</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_rx_sum_gain_ctrl</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_en_sigdet_calib</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_hiz_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_m1_sign</div> </td> <td align=center>16'h1078</td></tr>
<tr>
<td align=center>0xD097</td><td><A HREF="#AMS_RX_RX_CTRL_7">AMS_RX_RX_CTRL_7</A><br>RX_CTRL_7</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_rx_spare_7_0</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">ams_rx_sigdet_threshold</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">ams_rx_sigdet_offset_correction_neg</div> </td> <td align=center>16'h0130</td></tr>
<tr>
<td align=center>0xD098</td><td><A HREF="#AMS_RX_RX_INT">AMS_RX_RX_INT</A><br>RX_CTRL_INT</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_rxpon_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_rx_vgapon_sel</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD099</td><td><A HREF="#AMS_RX_RX_STS">AMS_RX_RX_STS</A><br>RX_STS</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_rx_vgapon_mux</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_rx_rxpon_mux</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_CTRL_0">AMS_RX_RX_CTRL_0 - RX_CTRL_0</a></b><br>
Address Offset = 32'h0000_d090<br>
Physical Address = 32'h0000_d090<br>
Reset Value = 16'h1c00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_term_lowzvdd</td>
<td align=left>
 1: Input common mode DC value VDD, Term_lowZvdd in AMS amsbus ctrl_out&nbsp 15:15 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_term_lowzgnd</td>
<td align=left>
&nbsp 1: Input common mode DC value 0, Term_lowZgnd in AMS amsbus ctrl_out&nbsp 14:14 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_term_cmult_ena</td>
<td align=left>
&nbsp 1: Common mode capacitor multiplier active ON, Term_CMULT_ena in AMS amsbus ctrl_out&nbsp 13:13 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_term_cm_ena</td>
<td align=left>
&nbsp 0: Common mode DC floating, 1: Common mode connected to DC voltage, Term_CM_ena in AMS amsbus ctrl_out&nbsp 12:12 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_rxck_test</td>
<td align=left>
&nbsp RX Test Port Output Rate Selection, En_rxck_test in AMS amsbus ctrl_out&nbsp 11:10 <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_rxck_testport</td>
<td align=left>
&nbsp test port enable.1: enables the test clock outp/n sent to PLL, En_rxck_testport in AMS amsbus ctrl_out&nbsp 9:9 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_spare_0_2</td>
<td align=left>
&nbsp ams reserved[8:5] amsbus ctrl_out&nbsp 8:5 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_rcm_sum</td>
<td align=left>
&nbsp 0: (Default) All the fixed summer load is connected to Vcm, 1: 500-Ohms of the fixed Summer load is connected to Vdd amsbus ctrl_out&nbsp 4:4 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_sigdet_bypass</td>
<td align=left>
&nbsp 1: Bypass SigDetect output and send 1 at SigDetect output, Rx_sigdet_bypass in AMS amsbus ctrl_out&nbsp 3:3 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_sigdet_pwrdn</td>
<td align=left>
&nbsp Signal Detect Power Down, Rx_sigdet_pwrdn in AMS amsbus ctrl_out&nbsp 2:2 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_cm_sel</td>
<td align=left>
&nbsp 0: Input CM of the CTLE is coming from the Const Gm bias, 1: Input CM of the CTLE is coming from a resistor ladder equal to 5/7*Vdd amsbus ctrl_out&nbsp
1:1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_sum_pseudo_diff</td>
<td align=left>
&nbsp 0: Tail device in the summer is biased by constant-gm bias, 1: Tail device in the summer is pulled up to Vdd amsbus ctrl_out&nbsp 0:0 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_CTRL_1">AMS_RX_RX_CTRL_1 - RX_CTRL_1</a></b><br>
Address Offset = 32'h0000_d091<br>
Physical Address = 32'h0000_d091<br>
Reset Value = 16'h1048<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_dfe_2</td>
<td align=left>
&nbsp Controls the current biasing for DFE TAPS amsbus ctrl_out&nbsp 29:27 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_spare_1_0</td>
<td align=left>
&nbsp ams reserved[26:24] amsbus ctrl_out&nbsp 26:24 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_pi</td>
<td align=left>
&nbsp Controls the current biasing for the RX Phase Interpolators (Peak, Zero, Eyemon), Curr_pi in AMS amsbus ctrl_out&nbsp 23:21 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_ctle</td>
<td align=left>
&nbsp Controls the current biasing for the RX CTLE amsbus ctrl_out&nbsp 20:18 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_vga_en_hgain</td>
<td align=left>
&nbsp Increases the gain of the VGA amsbus ctrl_out&nbsp 17:17 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_vga_out_idle</td>
<td align=left>
&nbsp Not use. Please use vga_op_short from dsc register amsbus ctrl_out&nbsp 16:16 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_CTRL_2">AMS_RX_RX_CTRL_2 - RX_CTRL_2</a></b><br>
Address Offset = 32'h0000_d092<br>
Physical Address = 32'h0000_d092<br>
Reset Value = 16'h7e92<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_spare_2_0</td>
<td align=left>
&nbsp ams reserved[45:44] amsbus ctrl_out&nbsp 45:44 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_dfe_tap_fb</td>
<td align=left>
&nbsp Enable the Feedback to control each tap of dfe amsbus ctrl_out&nbsp 43:39 <br>
Reset value is 0x1f.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_vga</td>
<td align=left>
&nbsp Controls the current biasing for VGA amsbus ctrl_out&nbsp 38:36 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_dfe_summer</td>
<td align=left>
&nbsp Controls the current biasing for DFE Summer amsbus ctrl_out&nbsp 35:33 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_dfe_1</td>
<td align=left>
&nbsp Controls the current biasing for DFE TAPS amsbus ctrl_out&nbsp 32:30 <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_CTRL_3">AMS_RX_RX_CTRL_3 - RX_CTRL_3</a></b><br>
Address Offset = 32'h0000_d093<br>
Physical Address = 32'h0000_d093<br>
Reset Value = 16'h288f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_ll_en</td>
<td align=left>
&nbsp 1: Low latency mode enabled in RX, LowLatency_ena in AMS amsbus ctrl_out&nbsp 60:60 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_seli1p25dfe</td>
<td align=left>
&nbsp 1: increase all DFE tap current 1.25x, sel_i1p25dfe in AMS amsbus ctrl_out&nbsp 59:59 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_i4deadzone</td>
<td align=left>
&nbsp 1 = adds additional half LSB current to each DFE tap 1-5 amsbus ctrl_out&nbsp 58:58 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_sigdet</td>
<td align=left>
&nbsp Current control for the Signal detect, Curr_sigdet in AMS amsbus ctrl_out&nbsp 57:55 <br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_vddr_afe</td>
<td align=left>
&nbsp Controls the current biasing for the RX afe amsbus ctrl_out&nbsp 54:52 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_os2x_mode_even_odd</td>
<td align=left>
&nbsp Allow even or odd path to be selected for OSR2X mode amsbus ctrl_out&nbsp 51:51 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_dfe_os2x_mode</td>
<td align=left>
&nbsp Enables OS2X mode for DFE amsbus ctrl_out&nbsp 50:50 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_20b_demux</td>
<td align=left>
&nbsp 1: Endable 2 to 20 Demux; 0: Enables 2 to 10 Demux amsbus ctrl_out&nbsp 49:49 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_clk16</td>
<td align=left>
&nbsp 1: enables the divide by 16 output clock amsbus ctrl_out&nbsp 48:48 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_clk33</td>
<td align=left>
&nbsp 1: enables the divide by 33 output clock amsbus ctrl_out&nbsp 47:47 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_vcctrl</td>
<td align=left>
&nbsp 1: enables common mode control for DFE signal path amsbus ctrl_out&nbsp 46:46 <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_CTRL_4">AMS_RX_RX_CTRL_4 - RX_CTRL_4</a></b><br>
Address Offset = 32'h0000_d094<br>
Physical Address = 32'h0000_d094<br>
Reset Value = 16'h0020<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_vga_pon</td>
<td align=left>
&nbsp vga rescal bits, dfs changed to 0 for vgapon rescal offset amsbus ctrl_out&nbsp 76:73 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_oc_2x</td>
<td align=left>
&nbsp 1: doubles the DC offset range amsbus ctrl_out&nbsp 72:72 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_spare_4_0</td>
<td align=left>
&nbsp AMS reserved[71:69] amsbus ctrl_out&nbsp 71:69 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_recclkdiv</td>
<td align=left>
&nbsp enables the additional recovered clock dividers amsbus ctrl_out&nbsp 68:68 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_div3o4o5</td>
<td align=left>
&nbsp {00, 01, 10, 11} = {N/A, /3, /4, /5} amsbus ctrl_out&nbsp 67:66 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_recclkdiv</td>
<td align=left>
&nbsp Recovered clock divider = 1/(div3o4o5 * (recclkdiv<5:1> + 1)) amsbus ctrl_out&nbsp 65:61 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_CTRL_5">AMS_RX_RX_CTRL_5 - RX_CTRL_5</a></b><br>
Address Offset = 32'h0000_d095<br>
Physical Address = 32'h0000_d095<br>
Reset Value = 16'h0fa0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_dcc2_phase_flip</td>
<td align=left>
&nbsp 1: Flips the clock phase from slicer to dfe tap dcc2 for debug purpose. 0 : normal operation amsbus ctrl_out&nbsp 92:92 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_slcr_calib_range_sel</td>
<td align=left>
&nbsp To select the slicer calibration range amsbus ctrl_out&nbsp 91:91 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_pi_pd</td>
<td align=left>
&nbsp 1: powers down the the phase interpolator amsbus ctrl_out&nbsp 90:90 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_dcc1_phase_flip</td>
<td align=left>
&nbsp 1: Flips the clock phase from slicer to dfe tap dcc1 for debug purpose. 0 : normal operation amsbus ctrl_out&nbsp 89:89 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_dfeclk</td>
<td align=left>
&nbsp 1:normal mode, 0=non-dfe mode amsbus ctrl_out&nbsp 88:88 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_ctle_gain_ctrl</td>
<td align=left>
&nbsp Controls for DC gain adjustment for CTLE amsbus ctrl_out&nbsp 87:84 <br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_curr_in_offset</td>
<td align=left>
&nbsp controls current biasing for input offset correction, Curr_in_offset in AMS amsbus ctrl_out&nbsp 83:81 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_pon</td>
<td align=left>
&nbsp reciever rescal bits, dfs changed to 0 for rxpon rescal offset amsbus ctrl_out&nbsp 80:77 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_CTRL_6">AMS_RX_RX_CTRL_6 - RX_CTRL_6</a></b><br>
Address Offset = 32'h0000_d096<br>
Physical Address = 32'h0000_d096<br>
Reset Value = 16'h1078<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_sigdet_offset_correction_pos</td>
<td align=left>
&nbsp Adjust the offset of the positive level detection. (Default: XFI 10.3125Gbps) amsbus ctrl_out&nbsp 105:101 <br>
Reset value is 0x10.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_sigdet_calibration_select</td>
<td align=left>
&nbsp During signal detect calibration, the output of D2C is delivered to the output pin "o_rx_sigdet." amsbus ctrl_out&nbsp 100:100 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_sum_gain_ctrl</td>
<td align=left>
&nbsp amsbus ctrl_out&nbsp 99:96 <br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_en_sigdet_calib</td>
<td align=left>
&nbsp 1: Enable signal detect calibration amsbus ctrl_out&nbsp 95:95 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_hiz_1</td>
<td align=left>
&nbsp amsbus ctrl_out&nbsp 94:94 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_m1_sign</td>
<td align=left>
&nbsp To control the polarity of m1 threshold adjust amsbus ctrl_out&nbsp 93:93 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_CTRL_7">AMS_RX_RX_CTRL_7 - RX_CTRL_7</a></b><br>
Address Offset = 32'h0000_d097<br>
Physical Address = 32'h0000_d097<br>
Reset Value = 16'h0130<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_spare_7_0</td>
<td align=left>
&nbsp ams_reserved[119:116] amsbus ctrl_out&nbsp 119:116 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_sigdet_threshold</td>
<td align=left>
&nbsp Not used. Please use sigdet_threshold from sigdet module, Rx_sigdet_threshold in AMS amsbus ctrl_out&nbsp 115:111 <br>
Reset value is 0x9.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_sigdet_offset_correction_neg</td>
<td align=left>
&nbsp Adjust the offset of the negative level detection. (Default: XFI 10.3125Gbps) amsbus ctrl_out&nbsp 110:106 <br>
Reset value is 0x10.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_INT">AMS_RX_RX_INT - RX_CTRL_INT</a></b><br>
Address Offset = 32'h0000_d098<br>
Physical Address = 32'h0000_d098<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_rxpon_sel</td>
<td align=left>
&nbsp Force select AMS rxpon else select rxpon_int (sum of external rescal and AMS rxpon )<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_rx_vgapon_sel</td>
<td align=left>
&nbsp Force select AMS vgapon else select vgapon_int(sum of external rescal and AMS vgapon)<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_RX_RX_STS">AMS_RX_RX_STS - RX_STS</a></b><br>
Address Offset = 32'h0000_d099<br>
Physical Address = 32'h0000_d099<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ams_rx_vgapon_mux</td>
<td align=left>
&nbsp vgapon at AFE interface<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ams_rx_rxpon_mux</td>
<td align=left>
&nbsp rxpon at AFE interface<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_RX Registers">Return to AMS_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="AMS_TX Registers">AMS_TX: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD0A0</td><td><A HREF="#AMS_TX_TX_CTRL_0">AMS_TX_TX_CTRL_0</A><br>TX_CTRL_0</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_lowlatency_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_fifo_resetb</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_tx_ll_fifo_ctrl</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_ll_fifo_zero_out</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_ll_polarity_flip</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_ll_selpath_tx</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_enable_os_2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_pon</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_tx_ticksel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_pwrdn</div> </td> <td align=center>16'h2800</td></tr>
<tr>
<td align=center>0xD0A1</td><td><A HREF="#AMS_TX_TX_CTRL_1">AMS_TX_TX_CTRL_1</A><br>TX_CTRL_1</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_en_slow</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_en_wclk33</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_en_wclk20</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_en_wclk16</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_testclk_ena</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_tx_testsel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_cntrl_rxdetect_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_tx_rxdtct_th_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_en_high_current</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_enable_os_4</div> </td> <td align=center>16'h0744</td></tr>
<tr>
<td align=center>0xD0A2</td><td><A HREF="#AMS_TX_TX_CTRL_2">AMS_TX_TX_CTRL_2</A><br>TX_CTRL_2</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_fifo_phsdetect_mode</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_tx_ibias_pibuf_cntl</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_tx_ibias_pi_cntl</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_tx_ibias_opamp_cntl</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_dcc_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_en_hpf</div> </td> <td align=center>16'h5250</td></tr>
<tr>
<td align=center>0xD0A3</td><td><A HREF="#AMS_TX_TX_CTRL_3">AMS_TX_TX_CTRL_3</A><br>TX_CTRL_3</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_refcalm</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_refcalp</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_refcalshunt</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_tx_spare_3_0</div> </td> <td align=center>16'h1556</td></tr>
<tr>
<td align=center>0xD0A4</td><td><A HREF="#AMS_TX_TX_CTRL_4">AMS_TX_TX_CTRL_4</A><br>TX_CTRL_4</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_shntpost2_post2</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">ams_tx_shntpost1_post1pre</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">ams_tx_shntpre_post1pre</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0A5</td><td><A HREF="#AMS_TX_TX_CTRL_5">AMS_TX_TX_CTRL_5</A><br>TX_CTRL_5</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_post2to1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_en_pre</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_en_post1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_en_post2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_shntmain_post2</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">ams_tx_shntmain_post1pre</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0A6</td><td><A HREF="#AMS_TX_TX_CTRL_6">AMS_TX_TX_CTRL_6</A><br>TX_CTRL_6</td><td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">ams_tx_shntpost1_post1</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">ams_tx_dis_cal</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_spare_6_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_pd_phasedet</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_en_shuntmode</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0xD0A7</td><td><A HREF="#AMS_TX_TX_CTRL_7">AMS_TX_TX_CTRL_7</A><br>TX_CTRL_7</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_refcalpcs</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_refcalmcs</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">ams_tx_shntmain_post1</div> </td> <td align=center>16'h0aa0</td></tr>
<tr>
<td align=center>0xD0A8</td><td><A HREF="#AMS_TX_TX_CTRL_8">AMS_TX_TX_CTRL_8</A><br>TX_CTRL_8</td><td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">ams_tx_spare_8_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_shnten_main</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0A9</td><td><A HREF="#AMS_TX_TX_INT">AMS_TX_TX_INT</A><br>TX_CTRL_INT</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_sel_txmaster</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_auto_ll_selpath_tx_dis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_tx_txpon_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0AA</td><td><A HREF="#AMS_TX_TX_STS">AMS_TX_TX_STS</A><br>TX_STS</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_rescal</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_tx_txpon_mux</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_0">AMS_TX_TX_CTRL_0 - TX_CTRL_0</a></b><br>
Address Offset = 32'h0000_d0a0<br>
Physical Address = 32'h0000_d0a0<br>
Reset Value = 16'h2800<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_lowlatency_en</td>
<td align=left>
 FIFO and phase detector is enabled. amsbus ctrl_out&nbsp 15:15 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_fifo_resetb</td>
<td align=left>
&nbsp Not use, please use afe_tx_fifo_rstb from TXPI module amsbus ctrl_out&nbsp 14:14 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_ll_fifo_ctrl</td>
<td align=left>
&nbsp fifo depth control. see AMS. lowlatency_fifo_ctrl in AMS amsbus ctrl_out&nbsp 13:11 <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_ll_fifo_zero_out</td>
<td align=left>
&nbsp 1: in the low latency mode the fifo output is forced to 0. TX output is 0. lowlatency_fifo_ctrl in AMS. amsbus ctrl_out&nbsp 10:10 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_ll_polarity_flip</td>
<td align=left>
&nbsp 1: In the low latecy mode, inverts the polarity of the data received. lowlatency_polarity_flip in AMS. amsbus ctrl_out&nbsp 9:9 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_ll_selpath_tx</td>
<td align=left>
&nbsp 1: enables low latency path in the TX. Controlled by auto data path select as well. lowlatency_selectpathtx in AMS amsbus ctrl_out&nbsp 8:8 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_enable_os_2</td>
<td align=left>
&nbsp 1: Subsamples data from the low speed mux to the FIR in order to have the TX FIR 1-UI apart. [16]&[7] not high at same time amsbus ctrl_out&nbsp
7:7 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_pon</td>
<td align=left>
&nbsp Resistive Calibration Bits , can be used as offset. amsbus ctrl_out&nbsp 6:3 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_ticksel</td>
<td align=left>
&nbsp Local timing adjustment for loading of buffered 20-bit data into MUX 20:2, step=1/5 of 20T. amsbus ctrl_out&nbsp 2:1 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_pwrdn</td>
<td align=left>
&nbsp power down TX. AC-JTAG should still work even if tx is powered down. amsbus ctrl_out&nbsp 0:0 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_1">AMS_TX_TX_CTRL_1 - TX_CTRL_1</a></b><br>
Address Offset = 32'h0000_d0a1<br>
Physical Address = 32'h0000_d0a1<br>
Reset Value = 16'h0744<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_slow</td>
<td align=left>
&nbsp enable slew rate control amsbus ctrl_out&nbsp 30:27 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_wclk33</td>
<td align=left>
&nbsp Enable 33T clock amsbus ctrl_out&nbsp 26:26 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_wclk20</td>
<td align=left>
&nbsp Enable 20T clock amsbus ctrl_out&nbsp 25:25 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_wclk16</td>
<td align=left>
&nbsp Enable 16T clock amsbus ctrl_out&nbsp 24:24 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_testclk_ena</td>
<td align=left>
&nbsp Enables TX test clock output into test port, Testclk_en in AMS amsbus ctrl_out&nbsp 23:23 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_testsel</td>
<td align=left>
&nbsp TX Test Clock output Selection amsbus ctrl_out&nbsp 22:21 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_cntrl_rxdetect_en</td>
<td align=left>
&nbsp 1:Enables RXDetect. CNTRL bit is ORed with direct control pin. FOR USE IN PCIE-GEN3 MODE amsbus ctrl_out&nbsp 20:20 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_rxdtct_th_sel</td>
<td align=left>
&nbsp Controls the threshold for the RXdetect. FOR USE IN PCIE-GEN3 MODE amsbus ctrl_out&nbsp 19:18 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_high_current</td>
<td align=left>
&nbsp Enables 2X (high) current for IDLE block. 0 - disabled, 1 - enabled amsbus ctrl_out&nbsp 17:17 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_enable_os_4</td>
<td align=left>
&nbsp 1: Subsamples data from the low speed mux to the FIR in order to have the TX FIR 1-UI apart. [16]&[7] not high at same time amsbus ctrl_out&nbsp
16:16 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_2">AMS_TX_TX_CTRL_2 - TX_CTRL_2</a></b><br>
Address Offset = 32'h0000_d0a2<br>
Physical Address = 32'h0000_d0a2<br>
Reset Value = 16'h5250<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_fifo_phsdetect_mode</td>
<td align=left>
&nbsp 1: phsdetect at 2.5G, 0: phsdetect at 1.25G amsbus ctrl_out&nbsp 45:45 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_ibias_pibuf_cntl</td>
<td align=left>
&nbsp current biasing control for the opamps used in phase interpolator buffer. amsbus ctrl_out&nbsp 44:42 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_ibias_pi_cntl</td>
<td align=left>
&nbsp current biasing control for the opamps used in phase interpolator. amsbus ctrl_out&nbsp 41:39 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_ibias_opamp_cntl</td>
<td align=left>
&nbsp current biasing control for the opamps used in dcc and calibration amsbus ctrl_out&nbsp 38:36 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_dcc_en</td>
<td align=left>
&nbsp enable duty cycle correction circuit amsbus ctrl_out&nbsp 35:35 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_hpf</td>
<td align=left>
&nbsp enable a HPF continuous time equalization to the driver. amsbus ctrl_out&nbsp 34:31 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_3">AMS_TX_TX_CTRL_3 - TX_CTRL_3</a></b><br>
Address Offset = 32'h0000_d0a3<br>
Physical Address = 32'h0000_d0a3<br>
Reset Value = 16'h1556<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_refcalm</td>
<td align=left>
&nbsp Controls the reference value for calibrating the NMOS part of the series slices amsbus ctrl_out&nbsp 59:56 <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_refcalp</td>
<td align=left>
&nbsp Controls the reference value for calibrating the PMOS part of the series slices amsbus ctrl_out&nbsp 55:52 <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_refcalshunt</td>
<td align=left>
&nbsp Controls the reference value for calibrating the NMOS part of the shunt slices amsbus ctrl_out&nbsp 51:48 <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_spare_3_0</td>
<td align=left>
&nbsp AMS reserved bit[47:46] amsbus ctrl_out&nbsp 47:46 <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_4">AMS_TX_TX_CTRL_4 - TX_CTRL_4</a></b><br>
Address Offset = 32'h0000_d0a4<br>
Physical Address = 32'h0000_d0a4<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_shntpost2_post2</td>
<td align=left>
&nbsp Direct Control of Shunt slices for post1 in group post2. BUFFERED CONTROL from VERT Slices amsbus ctrl_out&nbsp 81:78 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_shntpost1_post1pre</td>
<td align=left>
&nbsp Direct Control of Shunt slices for post1 in group post1pre. BUFFERED CONTROL from VERT Slices amsbus ctrl_out&nbsp 71:66 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_shntpre_post1pre</td>
<td align=left>
&nbsp Direct Control of Shunt slices for pre in group post1pre. BUFFERED CONTROL from VERT Slices amsbus ctrl_out&nbsp 65:60 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_5">AMS_TX_TX_CTRL_5 - TX_CTRL_5</a></b><br>
Address Offset = 32'h0000_d0a5<br>
Physical Address = 32'h0000_d0a5<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_post2to1</td>
<td align=left>
&nbsp Converts post2 taps to post1 taps amsbus ctrl_out&nbsp 89:89 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_pre</td>
<td align=left>
&nbsp Enables pre path amsbus ctrl_out&nbsp 88:88 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_post1</td>
<td align=left>
&nbsp Enables post1 path amsbus ctrl_out&nbsp 87:87 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_post2</td>
<td align=left>
&nbsp Enables post2 path amsbus ctrl_out&nbsp 86:86 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_shntmain_post2</td>
<td align=left>
&nbsp Direct Control of Shunt slices for main in group post2. INVERTED CONTROL from VERT Slices amsbus ctrl_out&nbsp 85:82 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_shntmain_post1pre</td>
<td align=left>
&nbsp Direct Control of Shunt slices for main in group post1pre. INVERTED CONTROL from VERT Slices amsbus ctrl_out&nbsp 77:72 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_6">AMS_TX_TX_CTRL_6 - TX_CTRL_6</a></b><br>
Address Offset = 32'h0000_d0a6<br>
Physical Address = 32'h0000_d0a6<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_shntpost1_post1</td>
<td align=left>
&nbsp Direct Control of Shunt slices for post1 in group post1. BUFFERED CONTROL from VERT Slices amsbus ctrl_out&nbsp 105:101 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_dis_cal</td>
<td align=left>
&nbsp Disables the calibratin amplifiers amsbus ctrl_out&nbsp 100:96 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_spare_6_0</td>
<td align=left>
&nbsp Enables the Current Mode Slices of the Driver. amsbus ctrl_out&nbsp 95:92 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_pd_phasedet</td>
<td align=left>
&nbsp 1: power down phase detection in TCA loop amsbus ctrl_out&nbsp 91:91 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_en_shuntmode</td>
<td align=left>
&nbsp enable shunt mode, ams[90] amsbus ctrl_out&nbsp 90:90 <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_7">AMS_TX_TX_CTRL_7 - TX_CTRL_7</a></b><br>
Address Offset = 32'h0000_d0a7<br>
Physical Address = 32'h0000_d0a7<br>
Reset Value = 16'h0aa0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_refcalpcs</td>
<td align=left>
&nbsp Controls the reference value for calibrating the PMOS part of the series Current slices amsbus ctrl_out&nbsp 118:115 <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_refcalmcs</td>
<td align=left>
&nbsp Controls the reference value for calibrating the NMOS part of the series Current slices amsbus ctrl_out&nbsp 114:111 <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_shntmain_post1</td>
<td align=left>
&nbsp Direct Control of Shunt slices for main in group post1. INVERTED CONTROL from VERT Slices amsbus ctrl_out&nbsp 110:106 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_CTRL_8">AMS_TX_TX_CTRL_8 - TX_CTRL_8</a></b><br>
Address Offset = 32'h0000_d0a8<br>
Physical Address = 32'h0000_d0a8<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_spare_8_0</td>
<td align=left>
&nbsp AMS reserved bit[127:120] amsbus ctrl_out&nbsp 127:120 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_shnten_main</td>
<td align=left>
&nbsp Direct Control of Shunt slices for main in group main. INVERTED CONTROL from VERT Slices amsbus ctrl_out&nbsp 119:119 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_INT">AMS_TX_TX_INT - TX_CTRL_INT</a></b><br>
Address Offset = 32'h0000_d0a9<br>
Physical Address = 32'h0000_d0a9<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_sel_txmaster</td>
<td align=left>
&nbsp select TX lane as master, only one TX lane can be set to master<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_auto_ll_selpath_tx_dis</td>
<td align=left>
&nbsp 0= Enable auto switching mode for TX datapath. If ll_selpath_tx is 1 then TX datapath is automtically switched to normal tx_data datapath when CL72/Remote_Loopback/PRBS_Gen/Pattern_Gen/TX_EEE_alert_pattern/TX_disable_1s/0s_pattern
TX data sources are selected or enabled. 1= use AMS register field ll_selpath_tx to select between ULL and normal TX datapath.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_tx_txpon_sel</td>
<td align=left>
&nbsp 1=select AMS txpon value, 0= select txpon_int (sum or external rescal)<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="AMS_TX_TX_STS">AMS_TX_TX_STS - TX_STS</a></b><br>
Address Offset = 32'h0000_d0aa<br>
Physical Address = 32'h0000_d0aa<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ams_tx_rescal</td>
<td align=left>
&nbsp external rescal input value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ams_tx_txpon_mux</td>
<td align=left>
&nbsp txpon at AFE interface<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_TX Registers">Return to AMS_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="AMS_COM Registers">AMS_COM: common register block for all lanes Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD0B0</td><td><A HREF="#AMS_COM_PLL_CTRL_0">AMS_COM_PLL_CTRL_0</A><br>PLL_CTRL_0</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_cpar</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_term_cm_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_spare_0_1</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_rpar</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_lc_refclk_adj_1_0</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">ams_pll_spare_0_0</div> </td> <td align=center>16'h2480</td></tr>
<tr>
<td align=center>0xD0B1</td><td><A HREF="#AMS_COM_PLL_CTRL_1">AMS_COM_PLL_CTRL_1</A><br>PLL_CTRL_1</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_hcur_vco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_enb_10t</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_enb_8t</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">ams_pll_vco_range</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_8p5g_vco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_spare_1_0</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_pll_curr_sel</div> </td> <td align=center>16'h0007</td></tr>
<tr>
<td align=center>0xD0B2</td><td><A HREF="#AMS_COM_PLL_CTRL_2">AMS_COM_PLL_CTRL_2</A><br>PLL_CTRL_2</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_en_i4iqbuf</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_pll_vcobuf_pon</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_clkvco_cal_invert</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_cmos_refclk_ch_hiz</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_calib_adj</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_8p5g</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_pll_vco_pon</div> </td> <td align=center>16'h0080</td></tr>
<tr>
<td align=center>0xD0B3</td><td><A HREF="#AMS_COM_PLL_CTRL_3">AMS_COM_PLL_CTRL_3</A><br>PLL_CTRL_3</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_mmd_halfrate</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_cp_bias</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_spare_3_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_ref_cmos_hz</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_ref_cml_pd</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_clksel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_rclk_refout</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_cmos_refout_overwr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_cml_refout_overwr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_test_frac_clk</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_enb_16t</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_band_iqbuf_ctr</div> </td> <td align=center>16'h460e</td></tr>
<tr>
<td align=center>0xD0B4</td><td><A HREF="#AMS_COM_PLL_CTRL_4">AMS_COM_PLL_CTRL_4</A><br>PLL_CTRL_4</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_test_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_test_amp</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_vco_test_clk_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_bias_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_spare4_2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_bias_vdd_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_spare4_1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_cp_opamp_bias</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_lc_refclk_adj_3_2</div> </td> <td align=center>16'h1511</td></tr>
<tr>
<td align=center>0xD0B5</td><td><A HREF="#AMS_COM_PLL_CTRL_5">AMS_COM_PLL_CTRL_5</A><br>PLL_CTRL_5</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_refdiv_test_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_pwdb_extr_d2c</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_en_refout_div</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_pwrdn</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_term_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_test_sel_overwrite</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_test_vc</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_refout_div_sel</div> </td> <td align=center>16'h1415</td></tr>
<tr>
<td align=center>0xD0B6</td><td><A HREF="#AMS_COM_PLL_CTRL_6">AMS_COM_PLL_CTRL_6</A><br>PLL_CTRL_6</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_pll_i_ndiv_frac_l</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_pfd_offset</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_spare6_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_pfd_offset_enlarge</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_vco_i_boost</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_vco_gm_boost</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_pll_pon</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0B7</td><td><A HREF="#AMS_COM_PLL_CTRL_7">AMS_COM_PLL_CTRL_7</A><br>PLL_CTRL_7</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="14"><div class="HT">ams_pll_i_ndiv_frac_h</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0B8</td><td><A HREF="#AMS_COM_PLL_CTRL_8">AMS_COM_PLL_CTRL_8</A><br>PLL_CTRL_8</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_i_ndiv_dither_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_i_pll_sdm_pwrdnb</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_vcofb_div</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_cml_refclk_bias</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">ams_pll_i_ndiv_int</div> </td> <td align=center>16'h4442</td></tr>
<tr>
<td align=center>0xD0B9</td><td><A HREF="#AMS_COM_PLL_CTRL_9">AMS_COM_PLL_CTRL_9</A><br>PLL_CTRL_9</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_cml_refclk_adj</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_bias_iq_ctrl</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">ams_pll_bias_div_ctrl</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_vco_supply_adj</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_pll_sel_fp3cap</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_i_pll_frac_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_mmd_resetb</div> </td> <td align=center>16'h5285</td></tr>
<tr>
<td align=center>0xD0BA</td><td><A HREF="#AMS_COM_PLL_CTRL_10">AMS_COM_PLL_CTRL_10</A><br>PLL_CTRL_10</td><td bgcolor=#CCCCCC align=center colspan="5"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_tx_clkmaster_ovrd</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_tx_clkmaster_ctrl_a</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">ams_pll_tx_clkmaster_ctrl_b</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">ams_pll_refclk_in_bias</div> </td> <td align=center>16'h0015</td></tr>
<tr>
<td align=center>0xD0BE</td><td><A HREF="#AMS_COM_PLL_INT">AMS_COM_PLL_INT</A><br>PLL_CTRL_INT</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_refclk_term_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_refclk_div_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_refclk_div2_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ams_pll_refclk_div4_frc_val</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0BF</td><td><A HREF="#AMS_COM_PLL_STS">AMS_COM_PLL_STS</A><br>PLL_STS</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ams_pll_afe_rev_id</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_0">AMS_COM_PLL_CTRL_0 - PLL_CTRL_0</a></b><br>
Address Offset = 32'h0000_d0b0<br>
Physical Address = 32'h0000_d0b0<br>
Reset Value = 16'h2480<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_cpar</td>
<td align=left>
 Change filter shunt capacitor amsbus ctrl_out&nbsp 15:14 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_term_cm_en</td>
<td align=left>
&nbsp enable common-mode input termination amsbus ctrl_out&nbsp 13:13 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_spare_0_1</td>
<td align=left>
&nbsp AMS reserved[12:12] amsbus ctrl_out&nbsp 12:12 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_rpar</td>
<td align=left>
&nbsp Change filter resistor for PLL bandwidth, these value include interfonnect resistance of 150 ohms. amsbus ctrl_out&nbsp 11:9 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_lc_refclk_adj_1_0</td>
<td align=left>
&nbsp Set the refclk input and output bias for LC ref channel amsbus ctrl_out&nbsp 8:7 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_spare_0_0</td>
<td align=left>
&nbsp AMS reserved[6:0] amsbus ctrl_out&nbsp 6:0 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_1">AMS_COM_PLL_CTRL_1 - PLL_CTRL_1</a></b><br>
Address Offset = 32'h0000_d0b1<br>
Physical Address = 32'h0000_d0b1<br>
Reset Value = 16'h0007<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_hcur_vco</td>
<td align=left>
&nbsp Program the vco current 0:0%(defualt), 1: +20% amsbus ctrl_out&nbsp 31:31 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_enb_10t</td>
<td align=left>
&nbsp 0: off; 1: enable RTL clock 10T amsbus ctrl_out&nbsp 30:30 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_enb_8t</td>
<td align=left>
&nbsp 0: off; 1: enable RTL clock 8T amsbus ctrl_out&nbsp 29:29 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_vco_range</td>
<td align=left>
&nbsp VCO freq control bits. Refer to AMS VCO table for frequency details. amsbus ctrl_out&nbsp 28:22 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_8p5g_vco</td>
<td align=left>
&nbsp 8.5G mode control. Turn on extra capacitor band. 1'b0 for gen1/2, 1'b1 for gen3&nbsp amsbus ctrl_out&nbsp 21:21 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_spare_1_0</td>
<td align=left>
&nbsp AMS reserved[20:20] amsbus ctrl_out&nbsp 20:20 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_curr_sel</td>
<td align=left>
&nbsp Change Ipump (diffenrential) current settings, step size of 100uA. amsbus ctrl_out&nbsp 19:16 <br>
Reset value is 0x7.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_2">AMS_COM_PLL_CTRL_2 - PLL_CTRL_2</a></b><br>
Address Offset = 32'h0000_d0b2<br>
Physical Address = 32'h0000_d0b2<br>
Reset Value = 16'h0080<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_i4iqbuf</td>
<td align=left>
&nbsp Control IQ TX/RX buffer current. amsbus ctrl_out&nbsp 47:46 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_vcobuf_pon</td>
<td align=left>
&nbsp Resistor Calibration control setting, used to control VCO buffer current as well. Dfs=0 for offset value. amsbus ctrl_out&nbsp 45:42 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_clkvco_cal_invert</td>
<td align=left>
&nbsp Edge selection for VCO calibration (0:rising edge, 1:falling edge) amsbus ctrl_out&nbsp 41:41 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_cmos_refclk_ch_hiz</td>
<td align=left>
&nbsp 1: Enable o_pll_cmos_refclk when it is used as an input or output channel,0:default amsbus ctrl_out&nbsp 40:40 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_calib_adj</td>
<td align=left>
&nbsp Set control voltage for the calibration. amsbus ctrl_out&nbsp 39:37 <br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_8p5g</td>
<td align=left>
&nbsp 8.5G mode control, trun on extra capacitor band to lower VCO frequency. 1'b0 for gen1/2, 1'b1 for gen3&nbsp amsbus ctrl_out&nbsp 36:36 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_vco_pon</td>
<td align=left>
&nbsp Resistor Calibration control setting, used to control VCO current as well. Dfs=0 for offset value amsbus ctrl_out&nbsp 35:32 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_3">AMS_COM_PLL_CTRL_3 - PLL_CTRL_3</a></b><br>
Address Offset = 32'h0000_d0b3<br>
Physical Address = 32'h0000_d0b3<br>
Reset Value = 16'h460e<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_mmd_halfrate</td>
<td align=left>
&nbsp 0: Use 1T clock; 1: Use 2T clock amsbus ctrl_out&nbsp 63:63 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_cp_bias</td>
<td align=left>
&nbsp CP Bias setting amsbus ctrl_out&nbsp 62:60 <br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_spare_3_0</td>
<td align=left>
&nbsp AMS reserved[59:59] amsbus ctrl_out&nbsp 59:59 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_ref_cmos_hz</td>
<td align=left>
&nbsp When pll_ctrl<54>=1 0: refcmos is not high Z;when pll_ctrl<54>=0 X: refcmos is high Z amsbus ctrl_out&nbsp 58:58 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_ref_cml_pd</td>
<td align=left>
&nbsp When pll_ctrl<53>=1 0: CML reference is on; When pll_ctrl<53>=0 X: CML reference is off amsbus ctrl_out&nbsp 57:57 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_clksel</td>
<td align=left>
&nbsp Select the clock source for en_cmos_refout. amsbus ctrl_out&nbsp 56:56 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_rclk_refout</td>
<td align=left>
&nbsp 1:select RX recovered clk as the clock source for en_cmos_refout. amsbus ctrl_out&nbsp 55:55 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_cmos_refout_overwr</td>
<td align=left>
&nbsp 1:en_cmos_refout thru pll_ctrl[58], 0:thru refsel<2> pin. en_cmos_refout_overwrite in AMS amsbus ctrl_out&nbsp 54:54 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_cml_refout_overwr</td>
<td align=left>
&nbsp 1:en_cml_refout thru pll_ctrl[57], 0:thru i_pd_CML_refclk_out pin. en_cml_refout_overwrite in AMS amsbus ctrl_out&nbsp 53:53 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_test_frac_clk</td>
<td align=left>
&nbsp 1:enable frac-N divider (MMD) output as CMOS test clock amsbus ctrl_out&nbsp 52:52 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_enb_16t</td>
<td align=left>
&nbsp 1: Enable o_pll_cmos_vco16; 0: Off amsbus ctrl_out&nbsp 51:51 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_band_iqbuf_ctr</td>
<td align=left>
&nbsp TX/RX IQ Clock buffer band controls amsbus ctrl_out&nbsp 50:48 <br>
Reset value is 0x6.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_4">AMS_COM_PLL_CTRL_4 - PLL_CTRL_4</a></b><br>
Address Offset = 32'h0000_d0b4<br>
Physical Address = 32'h0000_d0b4<br>
Reset Value = 16'h1511<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_test_sel</td>
<td align=left>
&nbsp Selects the signal to be tested&nbsp pcie3: RC=3'b001(refclk); EP=3'b000 amsbus ctrl_out&nbsp 78:76 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_test_amp</td>
<td align=left>
&nbsp Sets amplitude without changing the output impedence amsbus ctrl_out&nbsp 75:74 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_vco_test_clk_en</td>
<td align=left>
&nbsp VCO Divider Test Enable&nbsp pcie3: RC=1'b1; EP=1'b0 amsbus ctrl_out&nbsp 73:73 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_bias_en</td>
<td align=left>
&nbsp 0: Bias Block is Off; 1: Normal Operation, Bias Enabled amsbus ctrl_out&nbsp 72:72 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_spare4_2</td>
<td align=left>
&nbsp VCO_HKVCO: 0=lo KVCO, 1=hi KVCO&nbsp AMS reserved[71:71] amsbus ctrl_out&nbsp 71:71 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_bias_vdd_sel</td>
<td align=left>
&nbsp 00: 0.80V; 01: 0.88V; 10: 0.73V; 11: 0.98V amsbus ctrl_out&nbsp 70:69 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_spare4_1</td>
<td align=left>
&nbsp AMS reserved[68:68] amsbus ctrl_out&nbsp 68:68 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_cp_opamp_bias</td>
<td align=left>
&nbsp increase ref current for the CP. amsbus ctrl_out&nbsp 67:66 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_lc_refclk_adj_3_2</td>
<td align=left>
&nbsp Set the refclk input and output bias for LC ref channel amsbus ctrl_out&nbsp 65:64 <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_5">AMS_COM_PLL_CTRL_5 - PLL_CTRL_5</a></b><br>
Address Offset = 32'h0000_d0b5<br>
Physical Address = 32'h0000_d0b5<br>
Reset Value = 16'h1415<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_refdiv_test_sel</td>
<td align=left>
&nbsp not used for PCIe3; RC needs glitchless refclk&nbsp Reference Divider Test Selection amsbus ctrl_out&nbsp 91:89 <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_pwdb_extr_d2c</td>
<td align=left>
&nbsp 0: power down the dummy D2C for IQ buffer amsbus ctrl_out&nbsp 88:88 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_en_refout_div</td>
<td align=left>
&nbsp 0: Reference Divider Off; 1: Reference Divider On amsbus ctrl_out&nbsp 87:87 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_pwrdn</td>
<td align=left>
&nbsp 1= Power down the PLL core (~8mA reduction) amsbus ctrl_out&nbsp 86:86 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_term_sel</td>
<td align=left>
&nbsp reference clock pairs input termination. REFCLK input term_sel in AMS amsbus ctrl_out&nbsp 85:84 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_test_sel_overwrite</td>
<td align=left>
&nbsp 0: testport sel thr i_testsel[2:0], 1: testport sel thr pll_ctrl[78:76]. amsbus ctrl_out&nbsp 83:83 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_test_vc</td>
<td align=left>
&nbsp Enable VCO control voltage on PTESTP/N; active high amsbus ctrl_out&nbsp 82:82 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_refout_div_sel</td>
<td align=left>
&nbsp reference divider selection amsbus ctrl_out&nbsp 81:79 <br>
Reset value is 0x5.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_6">AMS_COM_PLL_CTRL_6 - PLL_CTRL_6</a></b><br>
Address Offset = 32'h0000_d0b6<br>
Physical Address = 32'h0000_d0b6<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_i_ndiv_frac_l</td>
<td align=left>
&nbsp Fractional control of feedback divider[3:0] amsbus ctrl_out&nbsp 107:104 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_pfd_offset</td>
<td align=left>
&nbsp In frac-N mode, reset pulse can be offset by 664ps(typical)/418ps(min), pfd_offset in AMS. amsbus ctrl_out&nbsp 103:102 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_spare6_1</td>
<td align=left>
&nbsp AMS reserved[101:101] amsbus ctrl_out&nbsp 101:101 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_pfd_offset_enlarge</td>
<td align=left>
&nbsp 1: In offset_PFD mode, offset is extended by ~300ps. pfd_offset_enlarge in AMS. amsbus ctrl_out&nbsp 100:100 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_vco_i_boost</td>
<td align=left>
&nbsp VCO Current Boost, 00: 100%, 01: 130%, 10: 130%, 11: 160% amsbus ctrl_out&nbsp 99:98 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_vco_gm_boost</td>
<td align=left>
&nbsp VCO GM boost, 00: 100%, 01: 116%, 10: 116%, 11: 132% amsbus ctrl_out&nbsp 97:96 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_pon</td>
<td align=left>
&nbsp Resistor Calibration Control Setting, dfs=0 for offset value. amsbus ctrl_out&nbsp 95:92 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_7">AMS_COM_PLL_CTRL_7 - PLL_CTRL_7</a></b><br>
Address Offset = 32'h0000_d0b7<br>
Physical Address = 32'h0000_d0b7<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_i_ndiv_frac_h</td>
<td align=left>
&nbsp Fractional control of feedback divider[17:4] amsbus ctrl_out&nbsp 121:108 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_8">AMS_COM_PLL_CTRL_8 - PLL_CTRL_8</a></b><br>
Address Offset = 32'h0000_d0b8<br>
Physical Address = 32'h0000_d0b8<br>
Reset Value = 16'h4442<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_i_ndiv_dither_en</td>
<td align=left>
&nbsp Enable 1 bit dithering of the fractional input amsbus ctrl_out&nbsp 137:137 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_i_pll_sdm_pwrdnb</td>
<td align=left>
&nbsp Power down sdm rtl only when LOW amsbus ctrl_out&nbsp 136:136 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_vcofb_div</td>
<td align=left>
&nbsp VCO feedback divider amsbus ctrl_out&nbsp 135:134 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_cml_refclk_bias</td>
<td align=left>
&nbsp Set the refclk input and output bias for CML ref channel amsbus ctrl_out&nbsp 133:132 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_i_ndiv_int</td>
<td align=left>
&nbsp Feedback divider integer control (divider ratio=code) amsbus ctrl_out&nbsp 131:122 <br>
Reset value is 0x42.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_9">AMS_COM_PLL_CTRL_9 - PLL_CTRL_9</a></b><br>
Address Offset = 32'h0000_d0b9<br>
Physical Address = 32'h0000_d0b9<br>
Reset Value = 16'h5285<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_cml_refclk_adj</td>
<td align=left>
&nbsp Set the refclk input and output bias for CML ref channel amsbus ctrl_out&nbsp 153:152 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_bias_iq_ctrl</td>
<td align=left>
&nbsp control current biasing for the IQ buffer. bias_IQ_ctrl in AMS amsbus ctrl_out&nbsp 151:149 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_bias_div_ctrl</td>
<td align=left>
&nbsp control current biasing for the CML divider. amsbus ctrl_out&nbsp 148:146 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_vco_supply_adj</td>
<td align=left>
&nbsp 0: 0.88VDD; 1: 0.80VDD amsbus ctrl_out&nbsp 145:145 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_sel_fp3cap</td>
<td align=left>
&nbsp Controls the filter cap for the third loop filter pole in WIS mode amsbus ctrl_out&nbsp 144:141 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_i_pll_frac_mode</td>
<td align=left>
&nbsp integer division mapping for MMD amsbus ctrl_out&nbsp 140:139 <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_mmd_resetb</td>
<td align=left>
&nbsp Reset Delta Sigma modulator. amsbus ctrl_out&nbsp 138:138 <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_CTRL_10">AMS_COM_PLL_CTRL_10 - PLL_CTRL_10</a></b><br>
Address Offset = 32'h0000_d0ba<br>
Physical Address = 32'h0000_d0ba<br>
Reset Value = 16'h0015<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_tx_clkmaster_ovrd</td>
<td align=left>
 mdio override for tx_clkmaster ctrls '0'=normal, '1'=overrides pll_ctrl[164:160] below.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_tx_clkmaster_ctrl_a</td>
<td align=left>
 mdio override, normally driven by serdes port '00'=tristate, '01'=input enabled, '10'=output enabled. amsbus ctrl_out&nbsp 163:162 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_tx_clkmaster_ctrl_b</td>
<td align=left>
 mdio override, normally driven by serdes port '00'=tristate, '01'=input enabled, '10'=output enabled. amsbus ctrl_out&nbsp 161:160 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_refclk_in_bias</td>
<td align=left>
&nbsp set refclk input bias. amsbus ctrl_out&nbsp 159:154 <br>
Reset value is 0x15.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_INT">AMS_COM_PLL_INT - PLL_CTRL_INT</a></b><br>
Address Offset = 32'h0000_d0be<br>
Physical Address = 32'h0000_d0be<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_refclk_term_frc</td>
<td align=left>
&nbsp 0: refclk termination control driven from from input pins; 1: driven from term_sel register<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_refclk_div_frc</td>
<td align=left>
&nbsp force refclk_div value from register bits instead of pins pmd_refclk_div2 and pmd_refclk_div4<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_refclk_div2_frc_val</td>
<td align=left>
&nbsp force value for refclk_div2 when refclk_div_frc set to 1 in register<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ams_pll_refclk_div4_frc_val</td>
<td align=left>
&nbsp force value for refclk_div4 when refclk_div_frc set to 1 in register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="AMS_COM_PLL_STS">AMS_COM_PLL_STS - PLL_STS</a></b><br>
Address Offset = 32'h0000_d0bf<br>
Physical Address = 32'h0000_d0bf<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>ams_pll_afe_rev_id</td>
<td align=left>
&nbsp AFE o_rev_id[3:0] output<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#AMS_COM Registers">Return to AMS_COM: common register block for all lanes Table</A><p>
<hr>
<H1><a NAME="SIGDET Registers">SIGDET: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD0C3</td><td><A HREF="#SIGDET_CTRL_3">SIGDET_CTRL_3</A><br>CTRL_3</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_tsc_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_rxinfeidledis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_rxl0sl1failure_dis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_rx_afe_pwrdn_bypass</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">rg_rxl0sl1failure_cnt</div> </td> <td align=center>16'h04ff</td></tr>
<tr>
<td align=center>0xD0C4</td><td><A HREF="#SIGDET_CTRL_4">SIGDET_CTRL_4</A><br>CTRL_4</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rg_sigdet_plllock_tmr</div> </td> <td align=center>16'h4e20</td></tr>
<tr>
<td align=center>0xD0C5</td><td><A HREF="#SIGDET_CTRL_5">SIGDET_CTRL_5</A><br>CTRL_5</td><td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">rg_sigdet_eieos_tmr</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">rg_sigdet_wait_tmr</div> </td> <td align=center>16'h34c2</td></tr>
<tr>
<td align=center>0xD0C6</td><td><A HREF="#SIGDET_CTRL_6">SIGDET_CTRL_6</A><br>CTRL_6</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_tggl_cnt_clr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_filter_sel_gen1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_filter_sel_gen2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_filter_sel_gen3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_sm_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_sm_rst</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_eieos_det_bypass</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rg_eieos_detect_cnt</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_eios_det_bypass</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_eios_detect_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">rg_eios_detect_cnt</div> </td> <td align=center>16'h0882</td></tr>
<tr>
<td align=center>0xD0C7</td><td><A HREF="#SIGDET_CTRL_7">SIGDET_CTRL_7</A><br>CTRL_7</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rg_sigdet_cnt_src_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rg_sigdet_raw_qlfy_len_refclk</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rg_sigdet_filter_len_refclk_gen1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rg_sigdet_filter_len_refclk_gen2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rg_sigdet_filter_len_refclk_gen3</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0C8</td><td><A HREF="#SIGDET_CTRL_8">SIGDET_CTRL_8</A><br>CTRL_8</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rg_sigdet_raw_qlfy_len_auxclk</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rg_sigdet_filter_len_auxclk_gen1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rg_sigdet_filter_len_auxclk_gen2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rg_sigdet_filter_len_auxclk_gen3</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0C9</td><td><A HREF="#SIGDET_CTRL_9">SIGDET_CTRL_9</A><br>CTRL_9</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_rloop_sigdet_sm_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rg_sigdet_thresh_gen2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rg_sigdet_thresh_gen3_hi</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rg_sigdet_thresh_gen3_lo</div> </td> <td align=center>16'h298a</td></tr>
<tr>
<td align=center>0xD0CA</td><td><A HREF="#SIGDET_SIGDET_STAT_0">SIGDET_SIGDET_STAT_0</A><br>SIGDET_STAT_0</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">afe_sigdet_thresh_1</div> </td> <td bgcolor=#CCCCCC align=center colspan="5"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_sigdet_mac</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_sigdet_dsc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_sigdet_raw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0CB</td><td><A HREF="#SIGDET_SIGDET_STAT_1">SIGDET_SIGDET_STAT_1</A><br>SIGDET_STAT_1</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rg_sigdet_tggl_cnt</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0CD</td><td><A HREF="#SIGDET_CTRL_10">SIGDET_CTRL_10</A><br>CTRL_10</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">spares_sigdet</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rg_sigdet_thresh_gen1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_sigdet_deassert_tmr_sel</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">rg_sigdet_deassert_tmr</div> </td> <td align=center>16'h050d</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="SIGDET_CTRL_3">SIGDET_CTRL_3 - CTRL_3</a></b><br>
Address Offset = 32'h0000_d0c3<br>
Physical Address = 32'h0000_d0c3<br>
Reset Value = 16'h04ff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_tsc_sel</td>
<td align=left>
 default = pcie3 sigdet, 1'b1 = tsc_s1gdet <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_frc</td>
<td align=left>
 Override sigdet output with a programmable value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_frc_val</td>
<td align=left>
 Sigdet output state when overrided by setting sigdet_frc. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_rxinfeidledis</td>
<td align=left>
 Disable Inferred Electrical Idle received from MAC. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_rxl0sl1failure_dis</td>
<td align=left>
 Disable L0s/L1 Failure signal received from MAC. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_rx_afe_pwrdn_bypass</td>
<td align=left>
 Bypass EIEOS detect when AFE rx is powered off. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_rxl0sl1failure_cnt</td>
<td align=left>
 The number of cycles that rx_sigdet_dsc is deasserted when MAC pulses L0s/L1 exit failure. <br>
Reset value is 0xff.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_CTRL_4">SIGDET_CTRL_4 - CTRL_4</a></b><br>
Address Offset = 32'h0000_d0c4<br>
Physical Address = 32'h0000_d0c4<br>
Reset Value = 16'h4e20<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_plllock_tmr</td>
<td align=left>
 Timeout value for EIEOS detection in number of comclk. <br>
Reset value is 0x4e20.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_CTRL_5">SIGDET_CTRL_5 - CTRL_5</a></b><br>
Address Offset = 32'h0000_d0c5<br>
Physical Address = 32'h0000_d0c5<br>
Reset Value = 16'h34c2<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_eieos_tmr</td>
<td align=left>
 Timeout value for EIEOS detection in number of comclk. <br>
Reset value is 0xd3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_wait_tmr</td>
<td align=left>
 Timeout value for WAIT state in number of comclk. <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_CTRL_6">SIGDET_CTRL_6 - CTRL_6</a></b><br>
Address Offset = 32'h0000_d0c6<br>
Physical Address = 32'h0000_d0c6<br>
Reset Value = 16'h0882<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_tggl_cnt_clr</td>
<td align=left>
 Clear Sigdet toggle counter. The counter is reset when this bit transitions from 0 to 1. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_sel_gen1</td>
<td align=left>
 Gen1 sigdet filter select. 0 = raw AFE sigdet, 1= filtered sigdet <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_sel_gen2</td>
<td align=left>
 Gen2 sigdet filter select. 0 = raw AFE sigdet, 1= filtered sigdet <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_sel_gen3</td>
<td align=left>
 Gen3 sigdet filter select. See sigdet_sm_sel descriptions. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_sm_sel</td>
<td align=left>
 Select the output of the Sigdet state machine in Gen3. <br>
 sigdet_sm_sel sigdet_filter_sel_gen3 <br>
&nbsp &nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp x&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp = select output of the Sigdet
FSM <br>
&nbsp &nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp = select output of the Sigdet
filter <br>
&nbsp &nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp = select raw Sigdet from
AFE <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_sm_rst</td>
<td align=left>
 Sigdet state machine reset. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_eieos_det_bypass</td>
<td align=left>
 EIEOS detection bypass. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_eieos_detect_cnt</td>
<td align=left>
 Number of consecutive 0xff00 patterns required to declare EIEOS. <br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_eios_det_bypass</td>
<td align=left>
 EIOS detection bypass. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_eios_detect_sel</td>
<td align=left>
 Selecte EIOS. 0 = early EIOS detection, 1 = aligned EIOS detection. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_eios_detect_cnt</td>
<td align=left>
 Number of consecutive 20-bit EIOS pattern required to declare EIOS. <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_CTRL_7">SIGDET_CTRL_7 - CTRL_7</a></b><br>
Address Offset = 32'h0000_d0c7<br>
Physical Address = 32'h0000_d0c7<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_cnt_src_sel</td>
<td align=left>
 0:sigdet_filt 1:rx_sigdet_dsc 2:rx_sigdet_mac<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_raw_qlfy_len_refclk</td>
<td align=left>
 Raw sigdet high-time qualify length when refclk is selected. 0 = pass through. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_len_refclk_gen1</td>
<td align=left>
 Gen1 sigdet filter length when refclk is selected. The actual filter length is one more than value in this field. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_len_refclk_gen2</td>
<td align=left>
 Gen2 sigdet filter length when refclk is selected. The actual filter length is one more than value in this field. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_len_refclk_gen3</td>
<td align=left>
 Gen3 sigdet filter length when refclk is selected. The actual filter length is one more than value in this field. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_CTRL_8">SIGDET_CTRL_8 - CTRL_8</a></b><br>
Address Offset = 32'h0000_d0c8<br>
Physical Address = 32'h0000_d0c8<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_raw_qlfy_len_auxclk</td>
<td align=left>
 Raw sigdet high-time qualify length when auxclk is selected. 0 = pass through. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_len_auxclk_gen1</td>
<td align=left>
 Gen1 sigdet filter length when auxclk is selected. The actual filter length is one more than value in this field. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_len_auxclk_gen2</td>
<td align=left>
 Gen2 sigdet filter length when auxclk is selected. The actual filter length is one more than value in this field. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_filter_len_auxclk_gen3</td>
<td align=left>
 Gen3 sigdet filter length when auxclk is selected. The actual filter length is one more than value in this field. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_CTRL_9">SIGDET_CTRL_9 - CTRL_9</a></b><br>
Address Offset = 32'h0000_d0c9<br>
Physical Address = 32'h0000_d0c9<br>
Reset Value = 16'h298a<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_rloop_sigdet_sm_sel</td>
<td align=left>
 Use G3 sigdet state machine in rloop mode <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_thresh_gen2</td>
<td align=left>
 Gen2 AFE sigdet threshold. <br>
Reset value is 0xa.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_thresh_gen3_hi</td>
<td align=left>
 Gen3 AFE sigdet high threshold. <br>
Reset value is 0xc.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_thresh_gen3_lo</td>
<td align=left>
 Gen3 AFE sigdet low threshold. <br>
Reset value is 0xa.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_SIGDET_STAT_0">SIGDET_SIGDET_STAT_0 - SIGDET_STAT_0</a></b><br>
Address Offset = 32'h0000_d0ca<br>
Physical Address = 32'h0000_d0ca<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>afe_sigdet_thresh_1</td>
<td align=left>
 AFE rx sigdet threshold value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_sigdet_mac</td>
<td align=left>
 rx sigdet sent to MAC. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_sigdet_dsc</td>
<td align=left>
 rx sigdet sent to DSC_SM. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>afe_sigdet_raw</td>
<td align=left>
 Raw analog rx sigdet. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_SIGDET_STAT_1">SIGDET_SIGDET_STAT_1 - SIGDET_STAT_1</a></b><br>
Address Offset = 32'h0000_d0cb<br>
Physical Address = 32'h0000_d0cb<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rg_sigdet_tggl_cnt</td>
<td align=left>
 Number of times filtered sigdet has transitioned from low to high. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="SIGDET_CTRL_10">SIGDET_CTRL_10 - CTRL_10</a></b><br>
Address Offset = 32'h0000_d0cd<br>
Physical Address = 32'h0000_d0cd<br>
Reset Value = 16'h050d<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>spares_sigdet</td>
<td align=left>
 spares sigdet . <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_thresh_gen1</td>
<td align=left>
 Gen1 AFE sigdet threshold. <br>
Reset value is 0xa.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_deassert_tmr_sel</td>
<td align=left>
 Rx sigdet timer select on de-assertion. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_sigdet_deassert_tmr</td>
<td align=left>
 Rx sigdet timer on de-assertion. <br>
Reset value is 0xd.</td></tr>
</table><p>
<A HREF="#SIGDET Registers">Return to SIGDET: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TLB_RX Registers">TLB_RX: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD0D0</td><td><A HREF="#TLB_RX_PRBS_CHK_CNT_CONFIG">TLB_RX_PRBS_CHK_CNT_CONFIG</A><br>PRBS Checker Count Control</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">prbs_chk_ool_cnt</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">prbs_chk_lock_cnt</div> </td> <td align=center>16'h0602</td></tr>
<tr>
<td align=center>0xD0D1</td><td><A HREF="#TLB_RX_PRBS_CHK_CONFIG">TLB_RX_PRBS_CHK_CONFIG</A><br>PRBS Checker Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_chk_burst_err_cnt_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_chk_clk_en_frc_on</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">trnsum_error_count_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_chk_err_cnt_burst_mode</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_chk_en_auto_mode</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_chk_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_chk_inv</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">prbs_chk_mode_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_chk_en</div> </td> <td align=center>16'h002a</td></tr>
<tr>
<td align=center>0xD0D2</td><td><A HREF="#TLB_RX_DIG_LPBK_CONFIG">TLB_RX_DIG_LPBK_CONFIG</A><br>Digital Loopback Control</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dig_lpbk_pd_bias_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dig_lpbk_pd_flt_bypass</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dig_lpbk_pd_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dig_lpbk_en</div> </td> <td align=center>16'h000e</td></tr>
<tr>
<td align=center>0xD0D3</td><td><A HREF="#TLB_RX_TLB_RX_MISC_CONFIG">TLB_RX_TLB_RX_MISC_CONFIG</A><br>TLB RX Misc. Control</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dbg_mask_dig_lpbk_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_aggregator_bypass_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_pmd_dp_invert</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0D4</td><td><A HREF="#TLB_RX_PRBS_CHK_EN_TIMER_CONTROL">TLB_RX_PRBS_CHK_EN_TIMER_CONTROL</A><br>TLB RX PRBS Checker Enable Timer Control</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">prbs_chk_en_timeout</div> </td> <td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">prbs_chk_en_timer_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0D5</td><td><A HREF="#TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS">TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS</A><br>PRBS Checker Burst Error Counter Status</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">prbs_chk_burst_err_cnt</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0D6</td><td><A HREF="#TLB_RX_DBG_PMD_RX_LOCK_STATUS">TLB_RX_DBG_PMD_RX_LOCK_STATUS</A><br>Debug PMD RX LOCK Status</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dbg_pmd_rx_lock_change</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dbg_pmd_rx_lock</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0D7</td><td><A HREF="#TLB_RX_UC_PMD_RX_LOCK_STATUS">TLB_RX_UC_PMD_RX_LOCK_STATUS</A><br>Debug PMD RX LOCK Status</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_pmd_rx_lock_change</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_pmd_rx_lock</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0D8</td><td><A HREF="#TLB_RX_DIG_LPBK_PD_STATUS">TLB_RX_DIG_LPBK_PD_STATUS</A><br>Digital Loopback Status</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dig_lpbk_pd_early_ind</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dig_lpbk_pd_late_ind</div> </td> <td align=center>16'h0002</td></tr>
<tr>
<td align=center>0xD0D9</td><td><A HREF="#TLB_RX_PRBS_CHK_LOCK_STATUS">TLB_RX_PRBS_CHK_LOCK_STATUS</A><br>PRBS Checker LOCK Status</td><td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">prbs_chk_err_cnt_no_clr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_chk_lock</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0DA</td><td><A HREF="#TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS">TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS</A><br>PRBS Checker Error Counter MSB Status</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_chk_lock_lost_lh</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">prbs_chk_err_cnt_msb</div> </td> <td align=center>16'h8000</td></tr>
<tr>
<td align=center>0xD0DB</td><td><A HREF="#TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS">TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS</A><br>PRBS Checker Error Counter LSB Status</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">prbs_chk_err_cnt_lsb</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0DC</td><td><A HREF="#TLB_RX_PMD_RX_LOCK_STATUS">TLB_RX_PMD_RX_LOCK_STATUS</A><br>PMD RX LOCK Status</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_rx_lock_change</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_rx_lock</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TLB_RX_PRBS_CHK_CNT_CONFIG">TLB_RX_PRBS_CHK_CNT_CONFIG - PRBS Checker Count Control</a></b><br>
Address Offset = 32'h0000_d0d0<br>
Physical Address = 32'h0000_d0d0<br>
Reset Value = 16'h0602<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_ool_cnt</td>
<td align=left>
 specifies the number of consecutive valid clock cycles with 1 or more bit errors&nbsp <br>
 for PRBS checker to go out of PRBS lock state. Valid values are 0 to 31 where&nbsp <br>
 0 indicate that PRBS will go out of lock as soon as it gets the first clock cycle with 1 or more bit errors. <br>
 likewise 31 indicates that PRBS will go out of lock as soon as it gets the 32 consecutive clocks with 1 or more errors. <br>
Reset value is 0x6.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_lock_cnt</td>
<td align=left>
 specifies the number of consecutive valid clock cycles without any bit error <br>
 for PRBS checker to go into PRBS lock state. Valid values are 0 to 31 where&nbsp <br>
 0 indicate that PRBS will lock as soon as it gets the first clock cycle with no bit error. <br>
 likewise 31 indicates that PRBS will lock as soon as it gets the 32 consecutive clocks with no error. <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_PRBS_CHK_CONFIG">TLB_RX_PRBS_CHK_CONFIG - PRBS Checker Control</a></b><br>
Address Offset = 32'h0000_d0d1<br>
Physical Address = 32'h0000_d0d1<br>
Reset Value = 16'h002a<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_burst_err_cnt_en</td>
<td align=left>
PRBS checker clock enable. <br>
&nbsp &nbsp&nbsp 1'b1 will enable the PRBS checker clock. Recommended to be enabled before enabling the prbs_chk_en. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_clk_en_frc_on</td>
<td align=left>
PRBS checker clock enable. <br>
&nbsp &nbsp&nbsp 1'b1 will enable the PRBS checker clock. Recommended to be enabled before enabling the prbs_chk_en. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>trnsum_error_count_en</td>
<td align=left>
 Training sum error counter Mode enable. <br>
&nbsp &nbsp &nbsp&nbsp 1 => will make the PRBS error counter used as trnsum_error counter. PRBS checker can not be used during this mode. <br>
&nbsp &nbsp &nbsp&nbsp 0 => PRBS checker mode. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_err_cnt_burst_mode</td>
<td align=left>
PRBS Error Counter Mode.&nbsp <br>
&nbsp &nbsp &nbsp&nbsp 1 => Each busrt of error will be counted as 1 error in the error counter. Each error busrt must be separated by 1 error-free cycle
of data which in worst case should be 39 bits. <br>
&nbsp &nbsp &nbsp&nbsp 0 => Each bit error will be counted. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_en_auto_mode</td>
<td align=left>
PRBS Checker Enable Mode Control.&nbsp <br>
&nbsp &nbsp &nbsp&nbsp 1 => select (rx_dsc_lock & prbs_chk_en) as PRBS checker enable control. <br>
&nbsp &nbsp &nbsp&nbsp 0 => select&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp prbs_chk_en&nbsp as PRBS checker enable control. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_mode</td>
<td align=left>
PRBS LOCK state machine select.&nbsp&nbsp <br>
&nbsp &nbsp &nbsp&nbsp 2'd0 -> Self-sync mode w/ hysteresis. PRBS seed register is continuously seeded with previous received bits. <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp This mode results in faster locking, but bit errors are counted multiple times (often by 3x). <br>
&nbsp &nbsp &nbsp&nbsp 2'd1 -> Initial seed mode w/ hysteresis. PRBS seed registers is seeded with previous received bits only till PRBS lock is&nbsp <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp acquired and then they run locally independently from the received data until the checker goes out of PRBS
lock. <br>
&nbsp &nbsp &nbsp&nbsp 2'd2 -> Initial seed mode w/o hysteresis. Similar to mode 1 above except once locked it stays locked until PRBS is disabled.&nbsp
&nbsp <br>
&nbsp &nbsp &nbsp&nbsp 2'd3 -> reserved for future use. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_inv</td>
<td align=left>
PRBS Invert enable.<br>
&nbsp &nbsp&nbsp 1 => will invert all the data bits to the PRBS checker. <br>
&nbsp &nbsp&nbsp 0 => will send normal data to the PRBS checker. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_mode_sel</td>
<td align=left>
PRBS checker mode select. Selects the PRBS polynomial as shown below <br>
&nbsp &nbsp&nbsp 3'd0 -> PRBS 7&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp&nbsp 3'd1 -> PRBS 9&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp&nbsp 3'd2 -> PRBS 11&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp&nbsp 3'd3 -> PRBS 15&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp&nbsp 3'd4 -> PRBS 23&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp&nbsp 3'd5 -> PRBS 31&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp&nbsp 3'd6 -> PRBS 58 (1 + x^39 + x^58) <br>
&nbsp &nbsp&nbsp 3'd7 -> reserved for future use.&nbsp <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_en</td>
<td align=left>
PRBS checker enable. <br>
&nbsp &nbsp&nbsp 1 => enable&nbsp the PRBS checker. <br>
&nbsp &nbsp&nbsp 0 => disable the PRBS checker. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_DIG_LPBK_CONFIG">TLB_RX_DIG_LPBK_CONFIG - Digital Loopback Control</a></b><br>
Address Offset = 32'h0000_d0d2<br>
Physical Address = 32'h0000_d0d2<br>
Reset Value = 16'h000e<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dig_lpbk_pd_bias_en</td>
<td align=left>
1'b1 will enable PD inc bias mode where there will be inc generated every 16th clock cycle.. <br>
1'b0 will disable the PD bias mode so inc/dec will be generated based on the PD output. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dig_lpbk_pd_flt_bypass</td>
<td align=left>
Digital Loopback Phase Detector Filter Bypass. For repeater applications, it should be 1'b1. <br>
For other applications filter can be enabled for better jitter tolerance performance for the didgital loopback. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dig_lpbk_pd_mode</td>
<td align=left>
Digital Loopback Phase Detector Mode. For normal operating conditions keep it at the default value of 1'b1. <br>
1'b0 - swap inc/dec. 1'b1 - normal mode. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dig_lpbk_en</td>
<td align=left>
TX to RX Parallel Loopback (Digital Loopback) Enable. <br>
&nbsp &nbsp&nbsp 1 => Loopback is Enabled.&nbsp <br>
&nbsp &nbsp&nbsp 0 => Loopback is Disabled. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_TLB_RX_MISC_CONFIG">TLB_RX_TLB_RX_MISC_CONFIG - TLB RX Misc. Control</a></b><br>
Address Offset = 32'h0000_d0d3<br>
Physical Address = 32'h0000_d0d3<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dbg_mask_dig_lpbk_en</td>
<td align=left>
 Mask bit for dig_lpbk_en in the pmd_rx_lock equation. This is a debug register. <br>
&nbsp &nbsp&nbsp 1 => pmd_rx_lock will be forced to 1'b0 during digital loopback. <br>
&nbsp &nbsp&nbsp 0 => pmd_rx_lock will be forced to 1'b1 during digital loopback. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_aggregator_bypass_en</td>
<td align=left>
RX Aggregator Bypass Enable <br>
&nbsp &nbsp &nbsp When Enabled by writing to 1'b1, DSC Data will bypass the RX Data aggregator block and sent directly to PCS along with a sync pulse which
will indicate the (clk_cnt ==0). <br>
&nbsp &nbsp &nbsp Recommended for use if low latency is desired and where data aggregation will be done in the PCS block based on the sync pulse. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pmd_dp_invert</td>
<td align=left>
RX PMD Datapath Invert Control. <br>
&nbsp &nbsp &nbsp When Enabled by writing to 1'b1, it will invert all the datapath bits of the logical lane. <br>
&nbsp &nbsp &nbsp Recommended for use in case P and N pads are swapped on the PCB board. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_PRBS_CHK_EN_TIMER_CONTROL">TLB_RX_PRBS_CHK_EN_TIMER_CONTROL - TLB RX PRBS Checker Enable Timer Control</a></b><br>
Address Offset = 32'h0000_d0d4<br>
Physical Address = 32'h0000_d0d4<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_en_timeout</td>
<td align=left>
 PRBS timer timeout value. <br>
 Valid range 0 to 31 which maps to 0 to 448. Should be programmed before enabling the PRBS checker in timer mode. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_chk_en_timer_mode</td>
<td align=left>
 prbs_chk_en timer mode. <br>
&nbsp &nbsp&nbsp 2'b0x => prbs_chk_en timer is disabled and PRBS checker mode is enabled as per prbs_chk_en register. <br>
&nbsp &nbsp&nbsp 2'b10 => use heartbeat_toggle_1us for the timer. <br>
&nbsp &nbsp&nbsp 2'b11 => use heartbeat_toggle_1ms for the timer. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS">TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS - PRBS Checker Burst Error Counter Status</a></b><br>
Address Offset = 32'h0000_d0d5<br>
Physical Address = 32'h0000_d0d5<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>prbs_chk_burst_err_cnt</td>
<td align=left>
PRBS Checker Burst Error Counter Status Register. It is a clear on read register. This register counts <br>
the number of Burst in errors separated by atleast 1 clock cycle worth of data without any bit in error. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_DBG_PMD_RX_LOCK_STATUS">TLB_RX_DBG_PMD_RX_LOCK_STATUS - Debug PMD RX LOCK Status</a></b><br>
Address Offset = 32'h0000_d0d6<br>
Physical Address = 32'h0000_d0d6<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dbg_pmd_rx_lock_change</td>
<td align=left>
 Set to 1'b1 when change/transition on PMD RX LOCK. This is a sticky bit and cleared upon read. This is a debug register. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dbg_pmd_rx_lock</td>
<td align=left>
Debug PMD RX LOCK Indication. This is a live indication of the status of the pmd_rx_lock output port. <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 1 => PMD is in LOCKED state and RX PCS data should have acceptable BER.&nbsp &nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 0 => PMD is not LOCKED yet.&nbsp &nbsp &nbsp &nbsp&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_UC_PMD_RX_LOCK_STATUS">TLB_RX_UC_PMD_RX_LOCK_STATUS - Debug PMD RX LOCK Status</a></b><br>
Address Offset = 32'h0000_d0d7<br>
Physical Address = 32'h0000_d0d7<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>uc_pmd_rx_lock_change</td>
<td align=left>
 Set to 1'b1 when change/transition on PMD RX LOCK. This is a sticky bit and cleared upon read. This is a debug register. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>uc_pmd_rx_lock</td>
<td align=left>
Debug PMD RX LOCK Indication. This is a live indication of the status of the pmd_rx_lock output port. <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 1 => PMD is in LOCKED state and RX PCS data should have acceptable BER.&nbsp &nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 0 => PMD is not LOCKED yet.&nbsp &nbsp &nbsp &nbsp&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_DIG_LPBK_PD_STATUS">TLB_RX_DIG_LPBK_PD_STATUS - Digital Loopback Status</a></b><br>
Address Offset = 32'h0000_d0d8<br>
Physical Address = 32'h0000_d0d8<br>
Reset Value = 16'h0002<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dig_lpbk_pd_early_ind</td>
<td align=left>
1 means dp_rclk20 is sampling data earlier so delay the dp_rclk20 clock phase. This will result in RX PI phase step increment. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dig_lpbk_pd_late_ind</td>
<td align=left>
1 means dp_rclk20 is sampling data late so reduce the delay of the dp_rclk20 clock phase. This will result in RX PI phase step decrement. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_PRBS_CHK_LOCK_STATUS">TLB_RX_PRBS_CHK_LOCK_STATUS - PRBS Checker LOCK Status</a></b><br>
Address Offset = 32'h0000_d0d9<br>
Physical Address = 32'h0000_d0d9<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>prbs_chk_err_cnt_no_clr</td>
<td align=left>
PRBS Checker Error Counter which does not get cleared upon read.&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp <br>
&nbsp MSB bit 14 is OR of the MSB bits [30:14] of the internal error counter.&nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp LSB bits [13:0] are assigned to LSB bits [13:0] of the internal error counter.&nbsp <br>
&nbsp It can be cleared by reading the status register prbs_chk_err_cnt_msb.&nbsp &nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>prbs_chk_lock</td>
<td align=left>
PRBS Checker LOCK Indication. This is a live indication of the status of the PRBS Checker state machine. <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 1 => PRBS Checker is in LOCKED state.&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 0 => PRBS Checker is out of LOCK state and state machine is searching for a LOCK.&nbsp &nbsp &nbsp &nbsp&nbsp
<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS">TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS - PRBS Checker Error Counter MSB Status</a></b><br>
Address Offset = 32'h0000_d0da<br>
Physical Address = 32'h0000_d0da<br>
Reset Value = 16'h8000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>prbs_chk_lock_lost_lh</td>
<td align=left>
PRBS Checker LOCK_LOST Latch High Indication. This register captures the 1->0 transition on the <br>
prbs_chk_lock live status register and keep it latched until read. This is a clear on read status registers.<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>prbs_chk_err_cnt_msb</td>
<td align=left>
15 bits MSB portion of PRBS Checker Error Counter Status Register. It is a clear on read register.&nbsp <br>
Once MSB bits [30:16] of the counter are read then LSB bits [15:0] of the error counter is loaded&nbsp <br>
into a holding register and internal PRBS error counter's all bits are cleared to 0s <br>
 (or if there are any error in that particular clock cycle then that will be loaded). <br>
MSB portion must be read first before reading the LSB portion of the error counter.&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS">TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS - PRBS Checker Error Counter LSB Status</a></b><br>
Address Offset = 32'h0000_d0db<br>
Physical Address = 32'h0000_d0db<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>prbs_chk_err_cnt_lsb</td>
<td align=left>
16 bits LSB portion of PRBS Checker Error Counter Status Register. This register indicates<br>
the value in the holding register when MSB portion [30:16] of the error counter are read. <br>
MSB portion must be read first before reading the LSB portion of the error counter.&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_RX_PMD_RX_LOCK_STATUS">TLB_RX_PMD_RX_LOCK_STATUS - PMD RX LOCK Status</a></b><br>
Address Offset = 32'h0000_d0dc<br>
Physical Address = 32'h0000_d0dc<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pmd_rx_lock_change</td>
<td align=left>
 Set to 1'b1 when change/transition on PMD RX LOCK. This is a sticky bit and cleared upon read.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pmd_rx_lock</td>
<td align=left>
PMD RX LOCK Indication. This is a live indication of the status of the pmd_rx_lock output port. <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 1 => PMD is in LOCKED state and RX PCS data should have acceptable BER.&nbsp &nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 0 => PMD is not LOCKED yet.&nbsp &nbsp &nbsp &nbsp&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_RX Registers">Return to TLB_RX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TLB_TX Registers">TLB_TX: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD0E0</td><td><A HREF="#TLB_TX_PATT_GEN_CONFIG">TLB_TX_PATT_GEN_CONFIG</A><br>Pattern Generator Control</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">patt_gen_start_pos</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">patt_gen_stop_pos</div> </td> <td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">patt_gen_en</div> </td> <td align=center>16'hb000</td></tr>
<tr>
<td align=center>0xD0E1</td><td><A HREF="#TLB_TX_PRBS_GEN_CONFIG">TLB_TX_PRBS_GEN_CONFIG</A><br>PRBS Generator Control</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_gen_err_ins</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_gen_inv</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">prbs_gen_mode_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">prbs_gen_en</div> </td> <td align=center>16'h000a</td></tr>
<tr>
<td align=center>0xD0E2</td><td><A HREF="#TLB_TX_RMT_LPBK_CONFIG">TLB_TX_RMT_LPBK_CONFIG</A><br>Remote Loopback Control</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rmt_lpbk_pd_frc_on</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rmt_lpbk_pd_mode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rmt_lpbk_en</div> </td> <td align=center>16'h0002</td></tr>
<tr>
<td align=center>0xD0E3</td><td><A HREF="#TLB_TX_TLB_TX_MISC_CONFIG">TLB_TX_TLB_TX_MISC_CONFIG</A><br>TLB TX Misc. Control</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_mux_sel_order</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pcs_native_ana_frmt_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pmd_dp_invert</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0E8</td><td><A HREF="#TLB_TX_RMT_LPBK_PD_STATUS">TLB_TX_RMT_LPBK_PD_STATUS</A><br>Remote Loopback Status</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rmt_lpbk_pd_early_ind</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rmt_lpbk_pd_late_ind</div> </td> <td align=center>16'h0002</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TLB_TX_PATT_GEN_CONFIG">TLB_TX_PATT_GEN_CONFIG - Pattern Generator Control</a></b><br>
Address Offset = 32'h0000_d0e0<br>
Physical Address = 32'h0000_d0e0<br>
Reset Value = 16'hb000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_start_pos</td>
<td align=left>
 Valid values are 11 to 0. Defines the start position of the pattern in 20 bit chunks.&nbsp <br>
 11 means start at bit 239,&nbsp <br>
 10 means start at bit 219, ...,&nbsp <br>
&nbsp 0 means start at bit&nbsp 19&nbsp <br>
 so start bit is (rg_patt_gen_start_pos*20 + 19).&nbsp&nbsp <br>
Reset value is 0xb.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_stop_pos</td>
<td align=left>
 Valid values are 11 to 0. Defines the stop&nbsp position of the pattern in 20 bit chunks.&nbsp <br>
 This register value should be less than or equal to rg_patt_gen_start_pos. <br>
 11 means stop at bit&nbsp 220,&nbsp <br>
 10 means stop at bit&nbsp 200, ...,&nbsp &nbsp <br>
&nbsp 0 means stop at bit&nbsp &nbsp 0&nbsp <br>
 so stop&nbsp bit is (rg_patt_gen_stop_pos*20). <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_en</td>
<td align=left>
Fixed pattern generator enable. <br>
&nbsp &nbsp&nbsp 1 => enable&nbsp the fixed pattern generator. <br>
&nbsp &nbsp&nbsp 0 => disable the fixed pattern generator. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_TX Registers">Return to TLB_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_TX_PRBS_GEN_CONFIG">TLB_TX_PRBS_GEN_CONFIG - PRBS Generator Control</a></b><br>
Address Offset = 32'h0000_d0e1<br>
Physical Address = 32'h0000_d0e1<br>
Reset Value = 16'h000a<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_gen_err_ins</td>
<td align=left>
PRBS Error Insert.<br>
&nbsp &nbsp&nbsp 0 to 1 transition on this signal will insert single bit error in the MSB bit of the data bus. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_gen_inv</td>
<td align=left>
PRBS Invert enable.<br>
&nbsp &nbsp&nbsp 1 => will invert all the data bits from the PRBS generator. <br>
&nbsp &nbsp&nbsp 0 => will send normal data from the PRBS generator. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_gen_mode_sel</td>
<td align=left>
PRBS generator mode select. Selects the PRBS polynomial as shown below <br>
&nbsp &nbsp&nbsp 3'd0 -> PRBS 7&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp&nbsp 3'd1 -> PRBS 9&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp&nbsp 3'd2 -> PRBS 11&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp&nbsp 3'd3 -> PRBS 15&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp&nbsp 3'd4 -> PRBS 23&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp&nbsp 3'd5 -> PRBS 31&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp <br>
&nbsp &nbsp&nbsp 3'd6 -> PRBS 58 (1 + x^39 + x^58) <br>
&nbsp &nbsp&nbsp 3'd7 -> reserved for future use.&nbsp <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>prbs_gen_en</td>
<td align=left>
PRBS generator enable. <br>
&nbsp &nbsp&nbsp 1 => enable&nbsp the PRBS generator. <br>
&nbsp &nbsp&nbsp 0 => disable the PRBS generator. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_TX Registers">Return to TLB_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_TX_RMT_LPBK_CONFIG">TLB_TX_RMT_LPBK_CONFIG - Remote Loopback Control</a></b><br>
Address Offset = 32'h0000_d0e2<br>
Physical Address = 32'h0000_d0e2<br>
Reset Value = 16'h0002<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rmt_lpbk_pd_frc_on</td>
<td align=left>
Remote loopback PD enable by force irrespective of rg_rmt_lpbk_en. <br>
1'b1 - enable the phase detector without the remote loopback enable. Can be used to lock RX and TX <br>
clock phases when there is a remote loopback outside PMD <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rmt_lpbk_pd_mode</td>
<td align=left>
Remote Loopback Phase Detector Mode. For normal operating conditions keep it at the default value of 1'b1. <br>
1'b0 - swap inc/dec. 1'b1 - normal mode. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rmt_lpbk_en</td>
<td align=left>
RX to TX Parallel Loopback (Remote Loopback) Enable. <br>
&nbsp &nbsp&nbsp 1 => Loopback is Enabled.&nbsp <br>
&nbsp &nbsp&nbsp 0 => Loopback is Disabled. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_TX Registers">Return to TLB_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_TX_TLB_TX_MISC_CONFIG">TLB_TX_TLB_TX_MISC_CONFIG - TLB TX Misc. Control</a></b><br>
Address Offset = 32'h0000_d0e3<br>
Physical Address = 32'h0000_d0e3<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_mux_sel_order</td>
<td align=left>
TX Data MUX Select Priority Order. When 1'b1 then priority of Pattern and PRBS generators are swapped w.r.t. CL72. <br>
&nbsp &nbsp &nbsp 0 => TX Data Mux select order from higher to lower priority is {rmt_lpbk, patt_gen, cl72_tx, prbs_gen, tx_pcs}. <br>
&nbsp &nbsp &nbsp 1 => TX Data Mux select order from higher to lower priority is {rmt_lpbk, prbs_gen, cl72_tx, patt_gen, tx_pcs}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pcs_native_ana_frmt_en</td>
<td align=left>
TX PCS Interface Native Analog Format Enable. <br>
&nbsp &nbsp &nbsp 1 => TX PCS Interface is enabled in the Native Analog Format mode. TX PCS sends the over-sampled data in this mode which is sent directly
to AFE. <br>
&nbsp &nbsp &nbsp 0 => Raw Data Mode where for every data request TX PCS will send 20 bits of valid data. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pmd_dp_invert</td>
<td align=left>
TX PMD Datapath Invert Control. <br>
&nbsp &nbsp &nbsp When Enabled by writing to 1'b1, it will invert all the datapath bits of the logical lane. <br>
&nbsp &nbsp &nbsp Recommended for use in case P and N pads are swapped on the PCB board. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_TX Registers">Return to TLB_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TLB_TX_RMT_LPBK_PD_STATUS">TLB_TX_RMT_LPBK_PD_STATUS - Remote Loopback Status</a></b><br>
Address Offset = 32'h0000_d0e8<br>
Physical Address = 32'h0000_d0e8<br>
Reset Value = 16'h0002<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rmt_lpbk_pd_early_ind</td>
<td align=left>
1 means dp_tclk20 is sampling data earlier so delay the dp_tclk20 clock phase. This will result in TX PI phase step increment. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rmt_lpbk_pd_late_ind</td>
<td align=left>
1 means dp_tclk20 is sampling data late so reduce the delay of the dp_tclk20 clock phase. This will result in TX PI phase step decrement.&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TLB_TX Registers">Return to TLB_TX: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DIG_COM Registers">DIG_COM: common register block for all lanes Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD0F0</td><td><A HREF="#DIG_COM_REVID0">DIG_COM_REVID0</A><br>REVID0</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">revid_rev_letter</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">revid_rev_number</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">revid_bonding</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">revid_process</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">revid_model</div> </td> <td align=center>16'h0363</td></tr>
<tr>
<td align=center>0xD0F1</td><td><A HREF="#DIG_COM_RESET_CONTROL_PMD">DIG_COM_RESET_CONTROL_PMD</A><br>RESET_CONTROL_PMD</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ana_txclk_reset_enable</div> </td> <td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">core_s_rstb</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0xD0F2</td><td><A HREF="#DIG_COM_RESET_CONTROL_CORE_DP">DIG_COM_RESET_CONTROL_CORE_DP</A><br>RESET_CONTROL_CORE_DP</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">disable_ack_timeout</div> </td> <td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_vcoclk16_vld_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_vcoclk16_vld_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vcoclk16_s_comclk_frc_on</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vcoclk16_s_comclk_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_mdio_trans_pkill</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">sup_rst_seq_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">sup_rst_seq_frc_val</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_core_dp_h_rstb_pkill</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0F3</td><td><A HREF="#DIG_COM_MASKDATA_REG">DIG_COM_MASKDATA_REG</A><br>MASKDATA_REG</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">maskdata</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0F4</td><td><A HREF="#DIG_COM_TOP_USER_CONTROL_0">DIG_COM_TOP_USER_CONTROL_0</A><br>TOP_USER_CONTROL_0</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_active</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_s_pll_pwrdn</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">core_dp_s_rstb</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">maskdata_bus_assign</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">heartbeat_count_1us</div> </td> <td align=center>16'h0190</td></tr>
<tr>
<td align=center>0xD0F5</td><td><A HREF="#DIG_COM_UC_ACK_CORE_CONTROL">DIG_COM_UC_ACK_CORE_CONTROL</A><br>UC_ACK_CORE_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_ack_core_dp_reset</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_ack_core_cfg_done</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0F6</td><td><A HREF="#DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL">DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL</A><br>CORE_REG_RESET_OCCURRED_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">core_reg_reset_occurred</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0xD0F7</td><td><A HREF="#DIG_COM_RST_SEQ_TIMER_CONTROL">DIG_COM_RST_SEQ_TIMER_CONTROL</A><br>RST_SEQ_TIMER_CONTROL</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rst_seq_dis_flt_mode</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">pwrdn_seq_timer</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dsc_pwrdn_seq_timer</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dsc_rst_seq_timer</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">rst_seq_timer</div> </td> <td align=center>16'h86f0</td></tr>
<tr>
<td align=center>0xD0F8</td><td><A HREF="#DIG_COM_CORE_DP_RESET_STATE_STATUS">DIG_COM_CORE_DP_RESET_STATE_STATUS</A><br>CORE_DP_RESET_STATE_STATUS</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_lane_reset_released</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lane_reset_released</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">lane_reset_released_index</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">tx_lane_reset_released_index</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">core_dp_reset_state</div> </td> <td align=center>16'h0007</td></tr>
<tr>
<td align=center>0xD0F9</td><td><A HREF="#DIG_COM_PMD_CORE_MODE_STATUS">DIG_COM_PMD_CORE_MODE_STATUS</A><br>PMD_CORE_MODE_STATUS</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">pmd_core_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD0FE</td><td><A HREF="#DIG_COM_REVID2">DIG_COM_REVID2</A><br>REVID2</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">revid2</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DIG_COM_REVID0">DIG_COM_REVID0 - REVID0</a></b><br>
Address Offset = 32'h0000_d0f0<br>
Physical Address = 32'h0000_d0f0<br>
Reset Value = 16'h0363<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>revid_rev_letter</td>
<td align=left>
All layer revision letter <br>
0 = revA <br>
1 = revB <br>
2 = revC <br>
3 = revD <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>revid_rev_number</td>
<td align=left>
Metal mask revision number<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:09</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>revid_bonding</td>
<td align=left>
bonding <br>
0 = wire bond <br>
1 = flip chip <br>
2-3 = reserved<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>revid_process</td>
<td align=left>
technology process <br>
0 = 90nm <br>
1 = 65nm <br>
2 = 40nm <br>
3 = 28nm <br>
4 = 20nm <br>
5 = 16nm <br>
6-7 = reserved <br>
Reset value is 5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>revid_model</td>
<td align=left>
model number<br>
Reset value is 0x23.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_RESET_CONTROL_PMD">DIG_COM_RESET_CONTROL_PMD - RESET_CONTROL_PMD</a></b><br>
Address Offset = 32'h0000_d0f1<br>
Physical Address = 32'h0000_d0f1<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ana_txclk_reset_enable</td>
<td align=left>
Enable ana_txclk_reset.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>core_s_rstb</td>
<td align=left>
Active Low Core Level Soft Reset. If asserted by writing to 1'b0 will reset the whole core. <br>
This soft reset is equivalent to the hard reset input pin pmd_por_h_rstb. This regiter bit can only be <br>
reset by assertion of the hard reset input pin pmd_por_h_rstb<br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_RESET_CONTROL_CORE_DP">DIG_COM_RESET_CONTROL_CORE_DP - RESET_CONTROL_CORE_DP</a></b><br>
Address Offset = 32'h0000_d0f2<br>
Physical Address = 32'h0000_d0f2<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>disable_ack_timeout</td>
<td align=left>
Setting this bit to 1 disables the ack timeout for all ports. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_vcoclk16_vld_frc_val</td>
<td align=left>
 pmd_vcoclk16_vld pin force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_vcoclk16_vld_frc</td>
<td align=left>
 pmd_vcoclk16_vld pin force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vcoclk16_s_comclk_frc_on</td>
<td align=left>
 Mux control for selection of comclk for pmd_vcoclk16 by force. <br>
 If asserted by writing to 1'b1 will select the comclk for the pmd_vcoclk16 clock. This is a debug bit and should be used only for recovery from a dead
AFE lane clock. Use of this bit with an active AFE clock can cause clock glitches.<br>
" It is recommended for user to force pmd_vcoclk16_vld to 1'b0 while vcoclk16_s_comclk_frc_on is asserted to 1'b1<br>
 by using pmd_vcoclk16_vld_frc/frc_val registers. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vcoclk16_s_comclk_sel</td>
<td align=left>
 Mux control for selection of comclk for pmd_vcoclk16 clock. <br>
 If asserted by writing to 1'b1 will select the comclk for the pmd_vcoclk16 clock. <br>
" It is recommended for user to force pmd_vcoclk16_vld to 1'b0 while vcoclk16_s_comclk_sel is asserted to 1'b1<br>
 by using pmd_vcoclk16_vld_frc/frc_val registers. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_mdio_trans_pkill</td>
<td align=left>
1'b1 will disable the pmd_mdio_trans pin. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>sup_rst_seq_frc</td>
<td align=left>
Suppress reset sequence force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>sup_rst_seq_frc_val</td>
<td align=left>
Suppress reset sequence. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_core_dp_h_rstb_pkill</td>
<td align=left>
1'b1 will disable the pmd_core_dp_h_rstb pin. <br>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_MASKDATA_REG">DIG_COM_MASKDATA_REG - MASKDATA_REG</a></b><br>
Address Offset = 32'h0000_d0f3<br>
Physical Address = 32'h0000_d0f3<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>maskdata</td>
<td align=left>
maskdata for writes that can be used with any PMI port (PMI_HP, PMI_LP or PMI_MDIO). This register will get reset to 0 after each transaction. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_TOP_USER_CONTROL_0">DIG_COM_TOP_USER_CONTROL_0 - TOP_USER_CONTROL_0</a></b><br>
Address Offset = 32'h0000_d0f4<br>
Physical Address = 32'h0000_d0f4<br>
Reset Value = 16'h0190<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_active</td>
<td align=left>
 When set to 1'b1 then Hardware should wait for uC handshakes to wake up from datapath reset<br>
 When set to 1'b0 then Hardware can internally assume that uc_ack_* = 1. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_s_pll_pwrdn</td>
<td align=left>
Active High PLL Power Down control. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>core_dp_s_rstb</td>
<td align=left>
Active Low Core Level Datapath Soft Reset. If asserted by writing <br>
to 1'b0 will reset datapath logic of all the lanes. This soft reset <br>
is equivalent to the hard reset input pin core_dp_h_rstb. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>maskdata_bus_assign</td>
<td align=left>
This 2-bit register is used to assign the maskdata bus to any port . <br>
 00: maskdata register is assigned to MDIO port&nbsp <br>
 01: maskdata register is assigned to PMI_HP port&nbsp <br>
 10: maskdata register is assigned to PMI_LP port&nbsp <br>
 11: maskdata register is not assigned to any port&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>heartbeat_count_1us</td>
<td align=left>
 Heartbeat timer count in comclk cycles to create 1us heartbeat_1us period. It should be programmed to the nearest increment of 0.25Mhz value of the comclk
frequency in Mhz. <br>
 For example, for comclk of 125 Mhz, it should be programmed to 10'd500. For 156.25 Mhz comclk, it should be programmed to 10'd625 and similarly for any
other comclk frequency.&nbsp <br>
Reset value is 0x190.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_UC_ACK_CORE_CONTROL">DIG_COM_UC_ACK_CORE_CONTROL - UC_ACK_CORE_CONTROL</a></b><br>
Address Offset = 32'h0000_d0f5<br>
Physical Address = 32'h0000_d0f5<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_ack_core_dp_reset</td>
<td align=left>
 uC will write this to 1 to acknowledge a reset event after seeing "core_dp_reset_coccured". <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>uc_ack_core_cfg_done</td>
<td align=left>
 uC will write this to 1 to indicate it's configuration of the core is complete. Writing to 1'b1 will&nbsp <br>
 should release internal hold on core_dp_reset, only if core_dp_reset_state is 3'b001. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL">DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL - CORE_REG_RESET_OCCURRED_CONTROL</a></b><br>
Address Offset = 32'h0000_d0f6<br>
Physical Address = 32'h0000_d0f6<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>core_reg_reset_occurred</td>
<td align=left>
 Set to 1'b1 upon core level register reset and remains so until cleared by register write from uC. <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_RST_SEQ_TIMER_CONTROL">DIG_COM_RST_SEQ_TIMER_CONTROL - RST_SEQ_TIMER_CONTROL</a></b><br>
Address Offset = 32'h0000_d0f7<br>
Physical Address = 32'h0000_d0f7<br>
Reset Value = 16'h86f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rst_seq_dis_flt_mode</td>
<td align=left>
 Defines the filter mode for rst_seq_dis/pmd_mdio_trans pin.&nbsp&nbsp <br>
&nbsp 2'd0 - filter is bypassed where input is passed to output untouched. <br>
&nbsp 2'd1 - filter output is 16 comclk cycles if input is > 16 comclk cycles else output is same as input signal.&nbsp <br>
&nbsp 2'd2 - filter output is 20 comclk cycles if input is > 20 comclk cycles else output is same as input signal.&nbsp <br>
&nbsp 2'd3 - filter output is 24 comclk cycles if input is > 24 comclk cycles else output is same as input signal.&nbsp <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pwrdn_seq_timer</td>
<td align=left>
 Defines the number of comclk cycles between de-assertion of AFE RX/TX lane pwrdn and clock muxing from comclk to lane clock.&nbsp <br>
 Valid value range is from 0 to 7 which will provide from 8 to 64 clock cycles between de-assertion of AFE RX/TX lane pwrdn <br>
 and clock muxing from comclk to lane clock. Wait_time = 8 * (pwrdn_seq_timer + 1). <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_pwrdn_seq_timer</td>
<td align=left>
 Defines the number of comclk cycles between de-assertion of AFE RX/TX lane pwrdn and clock muxing from comclk to lane clock.&nbsp <br>
 Valid value range is from 0 to 7 which will provide from 8 to 64 clock cycles between de-assertion of AFE RX/TX lane pwrdn <br>
 and clock muxing from comclk to lane clock. Wait_time = 8 * (pwrdn_seq_timer + 1). <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_rst_seq_timer</td>
<td align=left>
 Defines the number of comclk cycles between de-assertion of AFE RX/TX lane reset and clock muxing from comclk to lane clock.&nbsp <br>
 Valid value range is from 0 to 7 which will provide from 1 to 15 clock cycles between de-assertion of AFE RX/TX lane reset <br>
 and clock muxing from comclk to lane clock. Wait_time = 2 * rst_seq_timer + 1. <br>
Reset value is 0x6.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rst_seq_timer</td>
<td align=left>
 Defines the number of comclk cycles between de-assertion of AFE RX/TX lane reset and clock muxing from comclk to lane clock.&nbsp <br>
 Valid value range is from 0 to 7 which will provide from 1 to 15 clock cycles between de-assertion of AFE RX/TX lane reset <br>
 and clock muxing from comclk to lane clock. Wait_time = 2 * rst_seq_timer + 1. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_CORE_DP_RESET_STATE_STATUS">DIG_COM_CORE_DP_RESET_STATE_STATUS - CORE_DP_RESET_STATE_STATUS</a></b><br>
Address Offset = 32'h0000_d0f8<br>
Physical Address = 32'h0000_d0f8<br>
Reset Value = 16'h0007<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_lane_reset_released</td>
<td align=left>
 indicates if a lane is currently at {tx_lane_dp_reset_active, tx_lane_dp_reset_occurred} = 01. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lane_reset_released</td>
<td align=left>
 indicates if a lane is currently at {rx_lane_dp_reset_active, rx_lane_dp_reset_occurred} = 01. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lane_reset_released_index</td>
<td align=left>
 Index of the lane number of the first RX lane in lane_reset_released state. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:03</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_lane_reset_released_index</td>
<td align=left>
 Index of the lane number of the first TX lane in lane_reset_released state. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>core_dp_reset_state</td>
<td align=left>
 Bit 2: core_dp_reset_active&nbsp&nbsp : Set to 1'b1 whenenver core_dp_reset is currently requested through any register or pin controls.&nbsp <br>
 Bit 1: core_dp_reset_occurred : Set to 1'b1 whenenver core_dp_reset is currently requested through any register or pin controls and is latched high.&nbsp
<br>
 Bit 0: core_dp_reset_held&nbsp &nbsp&nbsp : Set to 1'b1 whenenver core_dp_reset is internally held. Cleared to 1'b0, only if core_dp_reset_state==001
and uc_ack_core_cfg_done == 1. <br>
Reset value is 0x7.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_PMD_CORE_MODE_STATUS">DIG_COM_PMD_CORE_MODE_STATUS - PMD_CORE_MODE_STATUS</a></b><br>
Address Offset = 32'h0000_d0f9<br>
Physical Address = 32'h0000_d0f9<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pmd_core_mode</td>
<td align=left>
 This indicates the status of the core input pin pmd_core_mode.&nbsp <br>
 This is driven from PCS and used for communication between PCS and PMD Micro code. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_REVID2">DIG_COM_REVID2 - REVID2</a></b><br>
Address Offset = 32'h0000_d0fe<br>
Physical Address = 32'h0000_d0fe<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>revid2</td>
<td align=left>
Revision ID2 code<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DIG_COM Registers">Return to DIG_COM: common register block for all lanes Table</A><p>
<hr>
<H1><a NAME="PATT_GEN_COM Registers">PATT_GEN_COM: common register block for all lanes Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD100</td><td><A HREF="#PATT_GEN_COM_SEQ_0">PATT_GEN_COM_SEQ_0</A><br>Pattern Generator Sequence Word 0</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_0</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD101</td><td><A HREF="#PATT_GEN_COM_SEQ_1">PATT_GEN_COM_SEQ_1</A><br>Pattern Generator Sequence Word 1</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_1</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD102</td><td><A HREF="#PATT_GEN_COM_SEQ_2">PATT_GEN_COM_SEQ_2</A><br>Pattern Generator Sequence Word 2</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_2</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD103</td><td><A HREF="#PATT_GEN_COM_SEQ_3">PATT_GEN_COM_SEQ_3</A><br>Pattern Generator Sequence Word 3</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_3</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD104</td><td><A HREF="#PATT_GEN_COM_SEQ_4">PATT_GEN_COM_SEQ_4</A><br>Pattern Generator Sequence Word 4</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_4</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD105</td><td><A HREF="#PATT_GEN_COM_SEQ_5">PATT_GEN_COM_SEQ_5</A><br>Pattern Generator Sequence Word 5</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_5</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD106</td><td><A HREF="#PATT_GEN_COM_SEQ_6">PATT_GEN_COM_SEQ_6</A><br>Pattern Generator Sequence Word 6</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_6</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD107</td><td><A HREF="#PATT_GEN_COM_SEQ_7">PATT_GEN_COM_SEQ_7</A><br>Pattern Generator Sequence Word 7</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_7</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD108</td><td><A HREF="#PATT_GEN_COM_SEQ_8">PATT_GEN_COM_SEQ_8</A><br>Pattern Generator Sequence Word 8</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_8</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD109</td><td><A HREF="#PATT_GEN_COM_SEQ_9">PATT_GEN_COM_SEQ_9</A><br>Pattern Generator Sequence Word 9</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_9</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD10A</td><td><A HREF="#PATT_GEN_COM_SEQ_10">PATT_GEN_COM_SEQ_10</A><br>Pattern Generator Sequence Word 10</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_10</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD10B</td><td><A HREF="#PATT_GEN_COM_SEQ_11">PATT_GEN_COM_SEQ_11</A><br>Pattern Generator Sequence Word 11</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_11</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD10C</td><td><A HREF="#PATT_GEN_COM_SEQ_12">PATT_GEN_COM_SEQ_12</A><br>Pattern Generator Sequence Word 12</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_12</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD10D</td><td><A HREF="#PATT_GEN_COM_SEQ_13">PATT_GEN_COM_SEQ_13</A><br>Pattern Generator Sequence Word 13</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_13</div> </td> <td align=center>16'hff00</td></tr>
<tr>
<td align=center>0xD10E</td><td><A HREF="#PATT_GEN_COM_SEQ_14">PATT_GEN_COM_SEQ_14</A><br>Pattern Generator Sequence Word 14</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">patt_gen_seq_14</div> </td> <td align=center>16'hff00</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_0">PATT_GEN_COM_SEQ_0 - Pattern Generator Sequence Word 0</a></b><br>
Address Offset = 32'h0000_d100<br>
Physical Address = 32'h0000_d100<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_0</td>
<td align=left>
Fixed Pattern Generator Sequence Word 0. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. This word will be transmitted
last. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_1">PATT_GEN_COM_SEQ_1 - Pattern Generator Sequence Word 1</a></b><br>
Address Offset = 32'h0000_d101<br>
Physical Address = 32'h0000_d101<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_1</td>
<td align=left>
Fixed Pattern Generator Sequence Word 1. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_2">PATT_GEN_COM_SEQ_2 - Pattern Generator Sequence Word 2</a></b><br>
Address Offset = 32'h0000_d102<br>
Physical Address = 32'h0000_d102<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_2</td>
<td align=left>
Fixed Pattern Generator Sequence Word 2. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_3">PATT_GEN_COM_SEQ_3 - Pattern Generator Sequence Word 3</a></b><br>
Address Offset = 32'h0000_d103<br>
Physical Address = 32'h0000_d103<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_3</td>
<td align=left>
Fixed Pattern Generator Sequence Word 3. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_4">PATT_GEN_COM_SEQ_4 - Pattern Generator Sequence Word 4</a></b><br>
Address Offset = 32'h0000_d104<br>
Physical Address = 32'h0000_d104<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_4</td>
<td align=left>
Fixed Pattern Generator Sequence Word 4. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_5">PATT_GEN_COM_SEQ_5 - Pattern Generator Sequence Word 5</a></b><br>
Address Offset = 32'h0000_d105<br>
Physical Address = 32'h0000_d105<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_5</td>
<td align=left>
Fixed Pattern Generator Sequence Word 5. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_6">PATT_GEN_COM_SEQ_6 - Pattern Generator Sequence Word 6</a></b><br>
Address Offset = 32'h0000_d106<br>
Physical Address = 32'h0000_d106<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_6</td>
<td align=left>
Fixed Pattern Generator Sequence Word 6. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_7">PATT_GEN_COM_SEQ_7 - Pattern Generator Sequence Word 7</a></b><br>
Address Offset = 32'h0000_d107<br>
Physical Address = 32'h0000_d107<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_7</td>
<td align=left>
Fixed Pattern Generator Sequence Word 7. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_8">PATT_GEN_COM_SEQ_8 - Pattern Generator Sequence Word 8</a></b><br>
Address Offset = 32'h0000_d108<br>
Physical Address = 32'h0000_d108<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_8</td>
<td align=left>
Fixed Pattern Generator Sequence Word 8. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_9">PATT_GEN_COM_SEQ_9 - Pattern Generator Sequence Word 9</a></b><br>
Address Offset = 32'h0000_d109<br>
Physical Address = 32'h0000_d109<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_9</td>
<td align=left>
Fixed Pattern Generator Sequence Word 9. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_10">PATT_GEN_COM_SEQ_10 - Pattern Generator Sequence Word 10</a></b><br>
Address Offset = 32'h0000_d10a<br>
Physical Address = 32'h0000_d10a<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_10</td>
<td align=left>
Fixed Pattern Generator Sequence Word 10. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_11">PATT_GEN_COM_SEQ_11 - Pattern Generator Sequence Word 11</a></b><br>
Address Offset = 32'h0000_d10b<br>
Physical Address = 32'h0000_d10b<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_11</td>
<td align=left>
Fixed Pattern Generator Sequence Word 11. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_12">PATT_GEN_COM_SEQ_12 - Pattern Generator Sequence Word 12</a></b><br>
Address Offset = 32'h0000_d10c<br>
Physical Address = 32'h0000_d10c<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_12</td>
<td align=left>
Fixed Pattern Generator Sequence Word 12. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_13">PATT_GEN_COM_SEQ_13 - Pattern Generator Sequence Word 13</a></b><br>
Address Offset = 32'h0000_d10d<br>
Physical Address = 32'h0000_d10d<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_13</td>
<td align=left>
Fixed Pattern Generator Sequence Word 13. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PATT_GEN_COM_SEQ_14">PATT_GEN_COM_SEQ_14 - Pattern Generator Sequence Word 14</a></b><br>
Address Offset = 32'h0000_d10e<br>
Physical Address = 32'h0000_d10e<br>
Reset Value = 16'hff00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>patt_gen_seq_14</td>
<td align=left>
Fixed Pattern Generator Sequence Word 14. MSB bits will be transmitted first on serial transmit lane in both shared and slice mode. This word will be transmitted
first. <br>
Reset value is 0xff00.</td></tr>
</table><p>
<A HREF="#PATT_GEN_COM Registers">Return to PATT_GEN_COM: common register block for all lanes Table</A><p>
<hr>
<H1><a NAME="TX_FED Registers">TX_FED: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD110</td><td><A HREF="#TX_FED_TXFIR_TAP_CONTROL0">TX_FED_TXFIR_TAP_CONTROL0</A><br>TX FIR TAP Control0 Register</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">txfir_post2</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD111</td><td><A HREF="#TX_FED_MISC_CONTROL0">TX_FED_MISC_CONTROL0</A><br>Misc Control0 Register</td><td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">convert_taps_to_afe_error</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">convert_taps_to_afe_int_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">convert_taps_to_afe</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">tx_disable_output_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">sdk_tx_disable</div> </td> <td align=center>16'h0020</td></tr>
<tr>
<td align=center>0xD112</td><td><A HREF="#TX_FED_MISC_STATUS0">TX_FED_MISC_STATUS0</A><br>Misc Status 0 Register</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_elec_idle_status</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_disable_status</div> </td> <td align=center>16'h0003</td></tr>
<tr>
<td align=center>0xD113</td><td><A HREF="#TX_FED_MICRO_CONTROL0">TX_FED_MICRO_CONTROL0</A><br>Micro Control0 Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_eee_alert_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_eee_quiet_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">tx_disable_timer_ctrl</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_tx_disable_pkill</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dp_reset_tx_disable_dis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_disable_trigger</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_tx_disable</div> </td> <td align=center>16'hc160</td></tr>
<tr>
<td align=center>0xD11B</td><td><A HREF="#TX_FED_POST2_AFE_CONTROL0">TX_FED_POST2_AFE_CONTROL0</A><br>post2 slice select control register</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post2_2x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post2_post2_2x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post2_2x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post2_post2_2x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post2_1x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post2_post2_1x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post2_1x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post2_post2_1x_0</div> </td> <td align=center>16'h00a0</td></tr>
<tr>
<td align=center>0xD11C</td><td><A HREF="#TX_FED_POST1_AFE_CONTROL0">TX_FED_POST1_AFE_CONTROL0</A><br>post1 slice select control register</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1pre_1x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1pre_1x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_pre_post1pre_1x_0</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1_2x_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1_2x_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1_2x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1_2x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1_2x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1_2x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1_1x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1_1x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1_1x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1_1x_0</div> </td> <td align=center>16'h02a0</td></tr>
<tr>
<td align=center>0xD11D</td><td><A HREF="#TX_FED_POST1PRE_AFE_CONTROL0">TX_FED_POST1PRE_AFE_CONTROL0</A><br>post1pre slice select control register</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1pre_2x_3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1pre_2x_3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_pre_post1pre_2x_3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1pre_2x_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1pre_2x_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_pre_post1pre_2x_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1pre_2x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1pre_2x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_pre_post1pre_2x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1pre_2x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1pre_2x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_pre_post1pre_2x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_post1pre_1x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_post1_post1pre_1x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_pre_post1pre_1x_1</div> </td> <td align=center>16'h4000</td></tr>
<tr>
<td align=center>0xD11E</td><td><A HREF="#TX_FED_DC_LEVEL_AFE_CONTROL0">TX_FED_DC_LEVEL_AFE_CONTROL0</A><br>dc_level slice select control register</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_2x_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_2x_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_1x</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">txfir_dc_level_0p5x</div> </td> <td align=center>16'h000f</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_FED_TXFIR_TAP_CONTROL0">TX_FED_TXFIR_TAP_CONTROL0 - TX FIR TAP Control0 Register</a></b><br>
Address Offset = 32'h0000_d110<br>
Physical Address = 32'h0000_d110<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post2</td>
<td align=left>
tx fir post2 tap override value (binary) <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_FED Registers">Return to TX_FED: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_FED_MISC_CONTROL0">TX_FED_MISC_CONTROL0 - Misc Control0 Register</a></b><br>
Address Offset = 32'h0000_d111<br>
Physical Address = 32'h0000_d111<br>
Reset Value = 16'h0020<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>convert_taps_to_afe_error</td>
<td align=left>
Conversion Error<br>
Micro sets this field to 1'b1 to indicates that the conversion is not&nbsp <br>
performed because the binary taps values do not meet the constraints <br>
It is the responsibility of the API code to ensure taps meet the&nbsp&nbsp <br>
constraints <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>convert_taps_to_afe_int_en</td>
<td align=left>
Conversion Interrupt Enable <br>
When this field is set to 1'b1, then settin the&nbsp <br>
convert_txfir_taps_to_afe field&nbsp to 1'b1 generates an<br>
interrupt to the micro <br>
1 - enabled,&nbsp 0 - disabled <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>convert_taps_to_afe</td>
<td align=left>
Convert txfir binary tap values to afe interface signals <br>
API codes writes a value of 1'b1 to start the conversion <br>
Micro writes a value of 1'b0 to indicate that the conversion is done <br>
It is the responsibilty of the API code to set the correct <br>
pre/main/post1 (in cl72 register block) and post2 values before&nbsp <br>
setting this field&nbsp <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_disable_output_sel</td>
<td align=left>
These bits select tx disable output function <br>
2'b00 - send electrical idles <br>
2'b01 - send power down <br>
2'b10 - send ones <br>
2'b11 - send zeroes <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>sdk_tx_disable</td>
<td align=left>
sdk tx disable <br>
This tx disable control field is for SDK use during TX programming <br>
Please see Eagle & Merlin PMD Internal Functional Specification for details <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#TX_FED Registers">Return to TX_FED: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_FED_MISC_STATUS0">TX_FED_MISC_STATUS0 - Misc Status 0 Register</a></b><br>
Address Offset = 32'h0000_d112<br>
Physical Address = 32'h0000_d112<br>
Reset Value = 16'h0003<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_elec_idle_status</td>
<td align=left>
tx electrical idle status <br>
When this bit is set it indicates the tx elecrticl idle active due to:<br>
 1) tx disable being programmed to send electrical idles or <br>
 2) An internal logic signal derived from PMD interface pins for EEE TX MODE <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_disable_status</td>
<td align=left>
tx disable status <br>
When this bit is set it indicates the tx_disable is active due to:<br>
 1) pin at AN/PCS to PMD Interface OR <br>
 2) dp_reset being asserted <br>
 3) register bit dedicated to micro use <br>
 4) register bit dedicated to SDK use <br>
 5) tx disable timer that guarntees minimum assertion time has not expired <br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#TX_FED Registers">Return to TX_FED: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_FED_MICRO_CONTROL0">TX_FED_MICRO_CONTROL0 - Micro Control0 Register</a></b><br>
Address Offset = 32'h0000_d113<br>
Physical Address = 32'h0000_d113<br>
Reset Value = 16'hc160<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_eee_alert_en</td>
<td align=left>
Tx eee alert mode control <br>
 1 - Enable eee alert mode when pmd_tx_mode (input pins) == 2'b10 <br>
 0 - Disable eee alert mode <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_eee_quiet_en</td>
<td align=left>
Tx eee quiet mode control <br>
 1 - Enable eee quiet mode when pmd_tx_mode (input pins) == 2'b01 <br>
 0 - Disable eee quiet mode <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_disable_timer_ctrl</td>
<td align=left>
tx_disable timer value controls <br>
tx_disable_timer_ctrl[5] (MSB) selects the timer units <br>
0 - 2us units <br>
1 - 1ms units <br>
<br>
tx_disable_timer_ctrl[4:0] (LSB[4:0]) = controls the number of units per <br>
the list below <br>
0&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 0 units&nbsp <br>
1&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 1 units&nbsp <br>
2&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 2 units&nbsp <br>
3&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 3 units&nbsp <br>
4&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 4 units&nbsp <br>
5&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 5 units&nbsp <br>
6&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 6 units&nbsp <br>
7&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 7 units&nbsp <br>
8&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 8 units&nbsp <br>
9&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 10 units&nbsp <br>
10&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 12 units&nbsp <br>
11&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 14 units&nbsp <br>
12&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 16 units&nbsp <br>
13&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 20 units&nbsp <br>
14&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 24 units&nbsp <br>
15&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 28 units&nbsp <br>
16&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 32 units&nbsp <br>
17&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 40 units&nbsp <br>
18&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 48 units&nbsp <br>
19&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 56 units&nbsp <br>
20&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 64 units&nbsp <br>
21&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 80 units&nbsp <br>
22&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp 96 units&nbsp <br>
23&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 112 units&nbsp <br>
24&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 128 units&nbsp <br>
25&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 160 units&nbsp <br>
26&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 192 units&nbsp <br>
27&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 224 units&nbsp <br>
28&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 256 units&nbsp <br>
29&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 320 units&nbsp <br>
30&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 384 units&nbsp <br>
31&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 448 units&nbsp <br>
Reset value is 0x16.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_tx_disable_pkill</td>
<td align=left>
 Tx disable using the pmd_tx_disable pin disable control <br>
 0 - enable tx disable from pmd_tx_disable pin <br>
 1 - disable tx disable from pmd_tx_disable pin <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dp_reset_tx_disable_dis</td>
<td align=left>
Tx disable based on data path reset<br>
 0 - Enable tx disable based on data path reset<br>
 1 - Disable tx disable based on data path reset<br>
&nbsp &nbsp&nbsp Need to set this bit to 1 if tx_disable_output_sel = 2'b01 (send TX power down).<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>tx_disable_trigger</td>
<td align=left>
Tx disable trigger <br>
When this bit is set to 1, it triggers a TX disable with timer starting at 0. <br>
No matter where the TX disable state is, it start a new timer and apply TX disable. <br>
This bit is self clearing <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_tx_disable</td>
<td align=left>
micro tx disable <br>
This field is used by the Microcontroller for tx disable control during CL72 forced mode <br>
Please see Eagle & Merlin PMD Internal Functional Specification for details <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#TX_FED Registers">Return to TX_FED: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_FED_POST2_AFE_CONTROL0">TX_FED_POST2_AFE_CONTROL0 - post2 slice select control register</a></b><br>
Address Offset = 32'h0000_d11b<br>
Physical Address = 32'h0000_d11b<br>
Reset Value = 16'h00a0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post2_2x_1</td>
<td align=left>
post2_2x[1] slice select - dc_level <br>
maps to i_txk_fir_main_post2[3] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post2_post2_2x_1</td>
<td align=left>
post2_2x[1] slice select - post2 <br>
maps to i_txk_fir_post2_post2[3] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post2_2x_0</td>
<td align=left>
post2_2x[0] slice select - dc_level <br>
maps to i_txk_fir_main_post2[2] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post2_post2_2x_0</td>
<td align=left>
post2_2x[0] slice select - post2 <br>
maps to i_txk_fir_post2_post2[2] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post2_1x_1</td>
<td align=left>
post2_1x[1] slice select - dc_level <br>
maps to i_txk_fir_main_post2[1] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post2_post2_1x_1</td>
<td align=left>
post2_1x[1] slice select - post2 <br>
maps to i_txk_fir_post2_post2[1] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post2_1x_0</td>
<td align=left>
post2_1x[0] slice select - dc_level <br>
maps to i_txk_fir_main_post2[0] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post2_post2_1x_0</td>
<td align=left>
post2_1x[0] slice select - post2 <br>
maps to i_txk_fir_post2_post2[0] pin on m16 afe <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#TX_FED Registers">Return to TX_FED: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_FED_POST1_AFE_CONTROL0">TX_FED_POST1_AFE_CONTROL0 - post1 slice select control register</a></b><br>
Address Offset = 32'h0000_d11c<br>
Physical Address = 32'h0000_d11c<br>
Reset Value = 16'h02a0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1pre_1x_0</td>
<td align=left>
post1pre_1x[0] slice select - dc_level <br>
maps to i_txk_fir_main_post1pre[0] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1pre_1x_0</td>
<td align=left>
post1pre_1x[0] slice select - post1 <br>
maps to i_txk_fir_post1_post1pre[0] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_pre_post1pre_1x_0</td>
<td align=left>
post1pre_1x[0] slice select - pre <br>
maps to i_txk_fir_pre_post1pre[0] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1_2x_2</td>
<td align=left>
post1_2x[2] slice select - dc_level <br>
maps to i_txk_fir_main_post1[4] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1_2x_2</td>
<td align=left>
pos1_2x[2] slice select - post1 <br>
maps to i_txk_fir_post1_post1[4] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1_2x_1</td>
<td align=left>
post1_2x[1] slice select - dc_level <br>
maps to i_txk_fir_main_post1[3] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1_2x_1</td>
<td align=left>
pos1_2x[1] slice select - post1 <br>
maps to i_txk_fir_post1_post1[3] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1_2x_0</td>
<td align=left>
post1_2x[0] slice select - dc_level <br>
maps to i_txk_fir_main_post1[2] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1_2x_0</td>
<td align=left>
pos1_2x[0] slice select - post1 <br>
maps to i_txk_fir_post1_post1[2] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1_1x_1</td>
<td align=left>
post1_1x[1] slice select - dc_level <br>
maps to i_txk_fir_main_post1[1] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1_1x_1</td>
<td align=left>
post1_1x[1] slice select - post1 <br>
maps to i_txk_fir_post1_post1[1] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1_1x_0</td>
<td align=left>
post1_1x[0] slice select - dc_level <br>
maps to i_txk_fir_main_post1[0] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1_1x_0</td>
<td align=left>
post1_1x[0] slice select - post1 <br>
maps to i_txk_fir_post1_post1[0] pin on m16 afe <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#TX_FED Registers">Return to TX_FED: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_FED_POST1PRE_AFE_CONTROL0">TX_FED_POST1PRE_AFE_CONTROL0 - post1pre slice select control register</a></b><br>
Address Offset = 32'h0000_d11d<br>
Physical Address = 32'h0000_d11d<br>
Reset Value = 16'h4000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1pre_2x_3</td>
<td align=left>
post1pre_2x[3] slice select - dc_level <br>
maps to i_txk_fir_main_post1pre[5] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1pre_2x_3</td>
<td align=left>
post1pre_2x[3] slice select - post1 <br>
maps to i_txk_fir_post1_post1pre[5] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_pre_post1pre_2x_3</td>
<td align=left>
post1pre_2x[3] slice select - pre <br>
maps to i_txk_fir_pre_post1pre[5] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1pre_2x_2</td>
<td align=left>
post1pre_2x[2] slice select - dc_level <br>
maps to i_txk_fir_main_post1pre[4] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1pre_2x_2</td>
<td align=left>
post1pre_2x[2] slice select - post1 <br>
maps to i_txk_fir_post1_post1pre[4] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_pre_post1pre_2x_2</td>
<td align=left>
post1pre_2x[2] slice select - pre <br>
maps to i_txk_fir_pre_post1pre[4] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1pre_2x_1</td>
<td align=left>
post1pre_2x[1] slice select - dc_level <br>
maps to i_txk_fir_main_post1pre[3] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1pre_2x_1</td>
<td align=left>
post1pre_2x[1] slice select - post1 <br>
maps to i_txk_fir_post1_post1pre[3] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_pre_post1pre_2x_1</td>
<td align=left>
post1pre_2x[1] slice select - pre <br>
maps to i_txk_fir_pre_post1pre[3] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1pre_2x_0</td>
<td align=left>
post1pre_2x[0] slice select - dc_level <br>
maps to i_txk_fir_main_post1pre[2] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1pre_2x_0</td>
<td align=left>
post1pre_2x[0] slice select - post1 <br>
maps to i_txk_fir_post1_post1pre[2] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_pre_post1pre_2x_0</td>
<td align=left>
post1pre_2x[0] slice select - pre <br>
maps to i_txk_fir_pre_post1pre[2] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_post1pre_1x_1</td>
<td align=left>
post1pre_1x[1] slice select - dc_level <br>
maps to i_txk_fir_main_post1pre[1] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_post1_post1pre_1x_1</td>
<td align=left>
post1pre_1x[1] slice select - post1 <br>
maps to i_txk_fir_post1_post1pre[1] pin on m16 afe <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_pre_post1pre_1x_1</td>
<td align=left>
post1pre_1x[1] slice select - pre <br>
maps to i_txk_fir_pre_post1pre[1] pin on m16 afe <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#TX_FED Registers">Return to TX_FED: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_FED_DC_LEVEL_AFE_CONTROL0">TX_FED_DC_LEVEL_AFE_CONTROL0 - dc_level slice select control register</a></b><br>
Address Offset = 32'h0000_d11e<br>
Physical Address = 32'h0000_d11e<br>
Reset Value = 16'h000f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_2x_1</td>
<td align=left>
dc_level_2x[1] slice enable <br>
maps to i_txk_fir_en_main_cs[2] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_2x_0</td>
<td align=left>
dc_level_2x[0] slice enable <br>
maps to i_txk_fir_en_main_cs[1] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_1x</td>
<td align=left>
dc_level_1x slice enable <br>
maps to i_txk_fir_en_main_cs[0] pin on m16 afe <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txfir_dc_level_0p5x</td>
<td align=left>
txfir_dc_level_0p5x slice enable <br>
maps to i_txk_fir_en_main pin on m16 afe <br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#TX_FED Registers">Return to TX_FED: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="PLL_CAL_COM Registers">PLL_CAL_COM: common register block for all lanes Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD120</td><td><A HREF="#PLL_CAL_COM_CTL_0">PLL_CAL_COM_CTL_0</A><br>PLL_CAL_CTL_0</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cal_th</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_cal_jump_ena</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">calib_step_time</div> </td> <td align=center>16'h0100</td></tr>
<tr>
<td align=center>0xD121</td><td><A HREF="#PLL_CAL_COM_CTL_1">PLL_CAL_COM_CTL_1</A><br>PLL_CAL_CTL_1</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">freqdet_time</div> </td> <td align=center>16'hfff0</td></tr>
<tr>
<td align=center>0xD122</td><td><A HREF="#PLL_CAL_COM_CTL_2">PLL_CAL_COM_CTL_2</A><br>PLL_CAL_CTL_2</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="12"><div class="HT">calib_cap_charge_time</div> </td> <td align=center>16'h01ff</td></tr>
<tr>
<td align=center>0xD123</td><td><A HREF="#PLL_CAL_COM_CTL_3">PLL_CAL_COM_CTL_3</A><br>PLL_CAL_CTL_3</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">ext_state</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">accel_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">debug_clr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">freqdet_time_msb</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">freqdet_win</div> </td> <td align=center>16'h1007</td></tr>
<tr>
<td align=center>0xD124</td><td><A HREF="#PLL_CAL_COM_CTL_4">PLL_CAL_COM_CTL_4</A><br>PLL_CAL_CTL_4</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">halfstep_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_force_cap_pass_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_force_cap_pass</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cal_pause_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cal_pause_rel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cap_delay</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">calib_start</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">en_calib_n</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">ext_range</div> </td> <td align=center>16'h8240</td></tr>
<tr>
<td align=center>0xD125</td><td><A HREF="#PLL_CAL_COM_CTL_5">PLL_CAL_COM_CTL_5</A><br>PLL_CAL_CTL_5</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_seq_start</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lkdt_pause_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lkdt_pause_rel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vco_rst_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">autocal_en</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">autocal_cnt</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lkdt_byp</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_lock_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_lock_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pllforce_fdone</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pllforce_fdone_en</div> </td> <td align=center>16'h8160</td></tr>
<tr>
<td align=center>0xD126</td><td><A HREF="#PLL_CAL_COM_CTL_6">PLL_CAL_COM_CTL_6</A><br>PLL_CAL_CTL_6</td><td bgcolor=#CCCCCC align=center colspan="8"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">band_iqbuf_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vcorange_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vcobufpon_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vcopon_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pllpon_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD128</td><td><A HREF="#PLL_CAL_COM_STS_0">PLL_CAL_COM_STS_0</A><br>PLL_CAL_STS_0</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_fail_stky</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cal_state</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cal_valid</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_lock</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_lock_bar_stky</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">pll_range</div> </td> <td align=center>16'h013f</td></tr>
<tr>
<td align=center>0xD129</td><td><A HREF="#PLL_CAL_COM_STS_1">PLL_CAL_COM_STS_1</A><br>PLL_CAL_STS_1</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lkdtref_counter_msb</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">lkdtvco_counter_msb</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">calref_counter</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD12A</td><td><A HREF="#PLL_CAL_COM_STS_2">PLL_CAL_COM_STS_2</A><br>PLL_CAL_STS_2</td><td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">band_iqbuf_mux</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">calvco_counter</div> </td> <td align=center>16'h6000</td></tr>
<tr>
<td align=center>0xD12B</td><td><A HREF="#PLL_CAL_COM_STS_3">PLL_CAL_COM_STS_3</A><br>PLL_CAL_STS_3</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">lkdtref_counter</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD12C</td><td><A HREF="#PLL_CAL_COM_STS_4">PLL_CAL_COM_STS_4</A><br>PLL_CAL_STS_4</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">lkdtvco_counter</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD12D</td><td><A HREF="#PLL_CAL_COM_STS_5">PLL_CAL_COM_STS_5</A><br>PLL_CAL_STS_5</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">vcobufpon_mux</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">calstate_onehot</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD12E</td><td><A HREF="#PLL_CAL_COM_STS_6">PLL_CAL_COM_STS_6</A><br>PLL_CAL_STS_6</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pll_pwrdn_or</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">vco_range_mux</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">vcopon_mux</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">pllpon_mux</div> </td> <td align=center>16'h3f00</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_CTL_0">PLL_CAL_COM_CTL_0 - PLL_CAL_CTL_0</a></b><br>
Address Offset = 32'h0000_d120<br>
Physical Address = 32'h0000_d120<br>
Reset Value = 16'h0100<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cal_th</td>
<td align=left>
programmable PLL calibration threshold for best, typical and worst case<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_cal_jump_ena</td>
<td align=left>
when asserted will allow CALIB SM to jump tuning states for faster lock<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>calib_step_time</td>
<td align=left>
 The number of divided vco/ref calibration clocks to wait after the pll range has been changed<br>
Reset value is 0x100.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_CTL_1">PLL_CAL_COM_CTL_1 - PLL_CAL_CTL_1</a></b><br>
Address Offset = 32'h0000_d121<br>
Physical Address = 32'h0000_d121<br>
Reset Value = 16'hfff0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>freqdet_time</td>
<td align=left>
ref/vco counter terminal value in lockdet module<br>
Reset value is 0xfff0.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_CTL_2">PLL_CAL_COM_CTL_2 - PLL_CAL_CTL_2</a></b><br>
Address Offset = 32'h0000_d122<br>
Physical Address = 32'h0000_d122<br>
Reset Value = 16'h01ff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>calib_cap_charge_time</td>
<td align=left>
 The number of divided ref calibration clocks to wait for initial cap charge time<br>
Reset value is 0x1ff.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_CTL_3">PLL_CAL_COM_CTL_3 - PLL_CAL_CTL_3</a></b><br>
Address Offset = 32'h0000_d123<br>
Physical Address = 32'h0000_d123<br>
Reset Value = 16'h1007<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ext_state</td>
<td align=left>
state to be forced into when in accelerated mode, dfs to s0<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>accel_en</td>
<td align=left>
accelerated mode enable<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>debug_clr</td>
<td align=left>
set 1 to clear debug status. cal state one hot<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>freqdet_time_msb</td>
<td align=left>
The MSB for freqdet_time<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>freqdet_win</td>
<td align=left>
Frequency detect compare window in lockdet module<br>
Reset value is 0x7.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_CTL_4">PLL_CAL_COM_CTL_4 - PLL_CAL_CTL_4</a></b><br>
Address Offset = 32'h0000_d124<br>
Physical Address = 32'h0000_d124<br>
Reset Value = 16'h8240<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>halfstep_en</td>
<td align=left>
enable half_step pll calibration<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_force_cap_pass_en</td>
<td align=left>
force cal_valid<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_force_cap_pass</td>
<td align=left>
force cal_valid value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cal_pause_en</td>
<td align=left>
enable pausing to calib process, for debug only<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cal_pause_rel</td>
<td align=left>
release pausing to calib process at posedge, for debug only<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cap_delay</td>
<td align=left>
additional delay to calibration step time<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>calib_start</td>
<td align=left>
1 to start calib, 0 to disable calibration<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>en_calib_n</td>
<td align=left>
Enable calibration - active low<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ext_range</td>
<td align=left>
Externally programmable value for PLL_RANGE<br>
Reset value is 0x40.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_CTL_5">PLL_CAL_COM_CTL_5 - PLL_CAL_CTL_5</a></b><br>
Address Offset = 32'h0000_d125<br>
Physical Address = 32'h0000_d125<br>
Reset Value = 16'h8160<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_seq_start</td>
<td align=left>
To start the pll sequence. For debug only, use core_dp_s/h_rstb to re-start PLL calibration<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lkdt_pause_en</td>
<td align=left>
Enable pausing for Frequency detect, for debug only<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lkdt_pause_rel</td>
<td align=left>
Release pausing for Frequency detect, for debug only<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vco_rst_en</td>
<td align=left>
Enable PLL reset when PLL is in start state. For debug only, use core_dp_s/h_rstb to re-start PLL calibration<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>autocal_en</td>
<td align=left>
auto calibration enable when no pll_lock after numbers of trials in autocal_cnt<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>autocal_cnt</td>
<td align=left>
auto calibration count<br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>lkdt_byp</td>
<td align=left>
Bypass lock detect process and force Lock<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_lock_frc_val</td>
<td align=left>
Force Pll Lock value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pll_lock_frc</td>
<td align=left>
Force PLL Lock<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pllforce_fdone</td>
<td align=left>
Force Frequency detect value value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pllforce_fdone_en</td>
<td align=left>
Force Frequency detect<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_CTL_6">PLL_CAL_COM_CTL_6 - PLL_CAL_CTL_6</a></b><br>
Address Offset = 32'h0000_d126<br>
Physical Address = 32'h0000_d126<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:08</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>band_iqbuf_sel</td>
<td align=left>
Force select AMS band_iqbuf value else select pll_range[6:4] from pll calibration<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vcorange_sel</td>
<td align=left>
Force select AMS vcorange value else select pll_range from pll calibration<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vcobufpon_sel</td>
<td align=left>
1= select AMS vcobufpon value, 0= select vcobufpon_int (sum or external rescal)<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vcopon_sel</td>
<td align=left>
1= select AMS vcopon value, 0= select vcopon_int (sum or external rescal)<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pllpon_sel</td>
<td align=left>
1= select AMS pllpon value, 0= select pllpon_int (sum or external rescal)<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_STS_0">PLL_CAL_COM_STS_0 - PLL_CAL_STS_0</a></b><br>
Address Offset = 32'h0000_d128<br>
Physical Address = 32'h0000_d128<br>
Reset Value = 16'h013f<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pll_fail_stky</td>
<td align=left>
Pll lock drop due to frequency comparison failure sticky status, clear upon read.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:11</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cal_state</td>
<td align=left>
Calibratin State status, default to Idle state<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>cal_valid</td>
<td align=left>
Cal valid status<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pll_lock</td>
<td align=left>
Pll lock status<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pll_lock_bar_stky</td>
<td align=left>
Pll lock drop sticky status, clear upon read.<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pll_range</td>
<td align=left>
Pll range value<br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_STS_1">PLL_CAL_COM_STS_1 - PLL_CAL_STS_1</a></b><br>
Address Offset = 32'h0000_d129<br>
Physical Address = 32'h0000_d129<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lkdtref_counter_msb</td>
<td align=left>
LKDT refclk counter bit16, for debug only<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lkdtvco_counter_msb</td>
<td align=left>
LKDT vcoclk counter bit16, for debug only<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>calref_counter</td>
<td align=left>
Calibration refclk counter, for debug only<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_STS_2">PLL_CAL_COM_STS_2 - PLL_CAL_STS_2</a></b><br>
Address Offset = 32'h0000_d12a<br>
Physical Address = 32'h0000_d12a<br>
Reset Value = 16'h6000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>band_iqbuf_mux</td>
<td align=left>
band_iqbuf at AFE pll_ctrl interface<br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>calvco_counter</td>
<td align=left>
Calibration vcoclk counter, for debug only<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_STS_3">PLL_CAL_COM_STS_3 - PLL_CAL_STS_3</a></b><br>
Address Offset = 32'h0000_d12b<br>
Physical Address = 32'h0000_d12b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lkdtref_counter</td>
<td align=left>
LKDT refclk counter, for debug only<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_STS_4">PLL_CAL_COM_STS_4 - PLL_CAL_STS_4</a></b><br>
Address Offset = 32'h0000_d12c<br>
Physical Address = 32'h0000_d12c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lkdtvco_counter</td>
<td align=left>
LKDT vcoclk counter, for debug only<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_STS_5">PLL_CAL_COM_STS_5 - PLL_CAL_STS_5</a></b><br>
Address Offset = 32'h0000_d12d<br>
Physical Address = 32'h0000_d12d<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:10</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vcobufpon_mux</td>
<td align=left>
vcobufpon at AFE pll_ctrl interface<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>calstate_onehot</td>
<td align=left>
Calibration state machine one hot status<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="PLL_CAL_COM_STS_6">PLL_CAL_COM_STS_6 - PLL_CAL_STS_6</a></b><br>
Address Offset = 32'h0000_d12e<br>
Physical Address = 32'h0000_d12e<br>
Reset Value = 16'h3f00<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pll_pwrdn_or</td>
<td align=left>
pll_pwrdn at AFE pll_ctrl interface<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vco_range_mux</td>
<td align=left>
vco_range at AFE pll_ctrl interface<br>
Reset value is 0x3f.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vcopon_mux</td>
<td align=left>
vcopon at AFE interface<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pllpon_mux</td>
<td align=left>
pllpon at AFE interface<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#PLL_CAL_COM Registers">Return to PLL_CAL_COM: common register block for all lanes Table</A><p>
<hr>
<H1><a NAME="TX_COM Registers">TX_COM: common register block for all lanes Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD130</td><td><A HREF="#TX_COM_TXCOM_CONTROL0_REGISTER">TX_COM_TXCOM_CONTROL0_REGISTER</A><br>TX common control 0 register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">txcom_cl72_max_wait_timer_period</div> </td> <td align=center>16'h01f4</td></tr>
<tr>
<td align=center>0xD131</td><td><A HREF="#TX_COM_TXCOM_CONTROL1_REGISTER">TX_COM_TXCOM_CONTROL1_REGISTER</A><br>TX common control 1 register</td><td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="9"><div class="HT">txcom_cl72_wait_cntr_limit</div> </td> <td align=center>16'h00c8</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_COM_TXCOM_CONTROL0_REGISTER">TX_COM_TXCOM_CONTROL0_REGISTER - TX common control 0 register</a></b><br>
Address Offset = 32'h0000_d130<br>
Physical Address = 32'h0000_d130<br>
Reset Value = 16'h01f4<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txcom_cl72_max_wait_timer_period</td>
<td align=left>
 Maximum Training Time in ms<br>
 Period/range is 500 ms <br>
Reset value is 0x1f4.</td></tr>
</table><p>
<A HREF="#TX_COM Registers">Return to TX_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="TX_COM_TXCOM_CONTROL1_REGISTER">TX_COM_TXCOM_CONTROL1_REGISTER - TX common control 1 register</a></b><br>
Address Offset = 32'h0000_d131<br>
Physical Address = 32'h0000_d131<br>
Reset Value = 16'h00c8<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>txcom_cl72_wait_cntr_limit</td>
<td align=left>
 Period/range is 100-300 frames <br>
 Period to keep transiming frames after the local device has completed training<br>
 The units are training pages.<br>
Reset value is 0xc8.</td></tr>
</table><p>
<A HREF="#TX_COM Registers">Return to TX_COM: common register block for all lanes Table</A><p>
<hr>
<H1><a NAME="DSC_F Registers">DSC_F: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD141</td><td><A HREF="#DSC_F_DSC_F_DATA_ODD_OFFSET">DSC_F_DSC_F_DATA_ODD_OFFSET</A><br>dsc_f_data_odd_offset</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">data_offset_odd_bin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD142</td><td><A HREF="#DSC_F_DSC_F_DATA_EVEN_OFFSET">DSC_F_DSC_F_DATA_EVEN_OFFSET</A><br>dsc_f_data_even_offset</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">data_offset_evn_bin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD143</td><td><A HREF="#DSC_F_DSC_F_P1_ODD_OFFSET">DSC_F_DSC_F_P1_ODD_OFFSET</A><br>dsc_f_p1_odd_offset</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">p1_offset_odd_bin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD144</td><td><A HREF="#DSC_F_DSC_F_P1_EVEN_OFFSET">DSC_F_DSC_F_P1_EVEN_OFFSET</A><br>dsc_f_p1_even_offset</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">p1_offset_evn_bin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD145</td><td><A HREF="#DSC_F_DSC_F_M1_ODD_OFFSET">DSC_F_DSC_F_M1_ODD_OFFSET</A><br>dsc_f_m1_odd_offset</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">m1_offset_odd_bin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD146</td><td><A HREF="#DSC_F_DSC_F_M1_EVEN_OFFSET">DSC_F_DSC_F_M1_EVEN_OFFSET</A><br>dsc_f_m1_even_offset</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">m1_offset_evn_bin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD147</td><td><A HREF="#DSC_F_DSC_F_DC_OFFSET">DSC_F_DSC_F_DC_OFFSET</A><br>dsc_f_dc_offset</td><td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">dc_offset_bin</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_F_DSC_F_DATA_ODD_OFFSET">DSC_F_DSC_F_DATA_ODD_OFFSET - dsc_f_data_odd_offset</a></b><br>
Address Offset = 32'h0000_d141<br>
Physical Address = 32'h0000_d141<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>data_offset_odd_bin</td>
<td align=left>
 Status Reg: Offset for the odd data slicer <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_F Registers">Return to DSC_F: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_F_DSC_F_DATA_EVEN_OFFSET">DSC_F_DSC_F_DATA_EVEN_OFFSET - dsc_f_data_even_offset</a></b><br>
Address Offset = 32'h0000_d142<br>
Physical Address = 32'h0000_d142<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>data_offset_evn_bin</td>
<td align=left>
Status Reg: Offset for the even data slicer&nbsp&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_F Registers">Return to DSC_F: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_F_DSC_F_P1_ODD_OFFSET">DSC_F_DSC_F_P1_ODD_OFFSET - dsc_f_p1_odd_offset</a></b><br>
Address Offset = 32'h0000_d143<br>
Physical Address = 32'h0000_d143<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>p1_offset_odd_bin</td>
<td align=left>
Status Reg: Offset for the odd p1 slicer&nbsp&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_F Registers">Return to DSC_F: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_F_DSC_F_P1_EVEN_OFFSET">DSC_F_DSC_F_P1_EVEN_OFFSET - dsc_f_p1_even_offset</a></b><br>
Address Offset = 32'h0000_d144<br>
Physical Address = 32'h0000_d144<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>p1_offset_evn_bin</td>
<td align=left>
Status Reg: Offset for the even p1 slicer&nbsp&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_F Registers">Return to DSC_F: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_F_DSC_F_M1_ODD_OFFSET">DSC_F_DSC_F_M1_ODD_OFFSET - dsc_f_m1_odd_offset</a></b><br>
Address Offset = 32'h0000_d145<br>
Physical Address = 32'h0000_d145<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>m1_offset_odd_bin</td>
<td align=left>
Status Reg: Offset for the odd m1 slicer&nbsp&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_F Registers">Return to DSC_F: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_F_DSC_F_M1_EVEN_OFFSET">DSC_F_DSC_F_M1_EVEN_OFFSET - dsc_f_m1_even_offset</a></b><br>
Address Offset = 32'h0000_d146<br>
Physical Address = 32'h0000_d146<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>m1_offset_evn_bin</td>
<td align=left>
Status Reg: Offset for the even m1 slicer&nbsp&nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_F Registers">Return to DSC_F: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_F_DSC_F_DC_OFFSET">DSC_F_DSC_F_DC_OFFSET - dsc_f_dc_offset</a></b><br>
Address Offset = 32'h0000_d147<br>
Physical Address = 32'h0000_d147<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>dc_offset_bin</td>
<td align=left>
&nbsp Status Reg: DC Offset provided at the Rx Input<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_F Registers">Return to DSC_F: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DIG_COM_B Registers">DIG_COM_B: common register block for all lanes Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD150</td><td><A HREF="#DIG_COM_B_LANE_ADDR_0">DIG_COM_B_LANE_ADDR_0</A><br>LANE_ADDR_0</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">tx_lane_addr_0</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rx_lane_addr_0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD151</td><td><A HREF="#DIG_COM_B_LANE_ADDR_1">DIG_COM_B_LANE_ADDR_1</A><br>LANE_ADDR_1</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">tx_lane_addr_1</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rx_lane_addr_1</div> </td> <td align=center>16'h0101</td></tr>
<tr>
<td align=center>0xD152</td><td><A HREF="#DIG_COM_B_LANE_ADDR_2">DIG_COM_B_LANE_ADDR_2</A><br>LANE_ADDR_2</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">tx_lane_addr_2</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rx_lane_addr_2</div> </td> <td align=center>16'h0202</td></tr>
<tr>
<td align=center>0xD153</td><td><A HREF="#DIG_COM_B_LANE_ADDR_3">DIG_COM_B_LANE_ADDR_3</A><br>LANE_ADDR_3</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">tx_lane_addr_3</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">rx_lane_addr_3</div> </td> <td align=center>16'h0303</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DIG_COM_B_LANE_ADDR_0">DIG_COM_B_LANE_ADDR_0 - LANE_ADDR_0</a></b><br>
Address Offset = 32'h0000_d150<br>
Physical Address = 32'h0000_d150<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_lane_addr_0</td>
<td align=left>
Determines the logical address associated with the PMD TX lane with physical index&nbsp "_0" at the PCS interface. <br>
tx_lane_addr_0 is the logical address of the TX lane with pins at the PCS interface labeled "_0". <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_lane_addr_0</td>
<td align=left>
Determines the logical address associated with the PMD RX lane with physical index&nbsp "_0" at the PCS interface. <br>
rx_lane_addr_0 is the logical address of the lane with pins at the PCS interface labeled "_0". <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DIG_COM_B Registers">Return to DIG_COM_B: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_B_LANE_ADDR_1">DIG_COM_B_LANE_ADDR_1 - LANE_ADDR_1</a></b><br>
Address Offset = 32'h0000_d151<br>
Physical Address = 32'h0000_d151<br>
Reset Value = 16'h0101<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_lane_addr_1</td>
<td align=left>
Determines the logical address associated with the PMD TX lane with physical index&nbsp "_1" at the PCS interface. <br>
tx_lane_addr_1 is the logical address of the TX lane with pins at the PCS interface labeled "_1". <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_lane_addr_1</td>
<td align=left>
Determines the logical address associated with the PMD RX lane with physical index&nbsp "_1" at the PCS interface. <br>
rx_lane_addr_1 is the logical address of the lane with pins at the PCS interface labeled "_1". <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#DIG_COM_B Registers">Return to DIG_COM_B: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_B_LANE_ADDR_2">DIG_COM_B_LANE_ADDR_2 - LANE_ADDR_2</a></b><br>
Address Offset = 32'h0000_d152<br>
Physical Address = 32'h0000_d152<br>
Reset Value = 16'h0202<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_lane_addr_2</td>
<td align=left>
Determines the logical address associated with the PMD TX lane with physical index&nbsp "_2" at the PCS interface. <br>
tx_lane_addr_2 is the logical address of the TX lane with pins at the PCS interface labeled "_2". <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_lane_addr_2</td>
<td align=left>
Determines the logical address associated with the PMD RX lane with physical index&nbsp "_2" at the PCS interface. <br>
rx_lane_addr_2 is the logical address of the lane with pins at the PCS interface labeled "_2". <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#DIG_COM_B Registers">Return to DIG_COM_B: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="DIG_COM_B_LANE_ADDR_3">DIG_COM_B_LANE_ADDR_3 - LANE_ADDR_3</a></b><br>
Address Offset = 32'h0000_d153<br>
Physical Address = 32'h0000_d153<br>
Reset Value = 16'h0303<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_lane_addr_3</td>
<td align=left>
Determines the logical address associated with the PMD TX lane with physical index&nbsp "_3" at the PCS interface. <br>
tx_lane_addr_3 is the logical address of the TX lane with pins at the PCS interface labeled "_3". <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_lane_addr_3</td>
<td align=left>
Determines the logical address associated with the PMD RX lane with physical index&nbsp "_3" at the PCS interface. <br>
rx_lane_addr_3 is the logical address of the lane with pins at the PCS interface labeled "_3". <br>
Reset value is 0x3.</td></tr>
</table><p>
<A HREF="#DIG_COM_B Registers">Return to DIG_COM_B: common register block for all lanes Table</A><p>
<hr>
<H1><a NAME="RX_CKRST_CTRL Registers">RX_CKRST_CTRL: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD161</td><td><A HREF="#RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL">RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL</A><br>RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_sigdet_pwrdn</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_rx_s_pwrdn</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD162</td><td><A HREF="#RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL">RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL</A><br>RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_rx_reset_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_rx_reset_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_rx_pwrdn_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_rx_pwrdn_frc</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD163</td><td><A HREF="#RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</A><br>RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_ln_rx_h_pwrdn_pkill</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD164</td><td><A HREF="#RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL">RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL</A><br>RX_LANE_DEBUG_RESET_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">sigdet_dp_rstb_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_rx_dp_s_rstb</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_rx_s_rstb</div> </td> <td align=center>16'h0003</td></tr>
<tr>
<td align=center>0xD167</td><td><A HREF="#RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL">RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL</A><br>RX_CLOCK_N_RESET_DEBUG_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_rx_clk_vld_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_rx_clk_vld_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_rx_s_comclk_frc_on</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_rx_s_comclk_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_rx_s_clkgate_frc_on</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD168</td><td><A HREF="#RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS">RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS</A><br>RX_PMD_LANE_MODE_STATUS</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">pmd_lane_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD16C</td><td><A HREF="#RX_CKRST_CTRL_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">RX_CKRST_CTRL_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</A><br>RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_rx_reset</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_rx_pwrdn</div> </td> <td align=center>16'h0002</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL">RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL - RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL</a></b><br>
Address Offset = 32'h0000_d161<br>
Physical Address = 32'h0000_d161<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_sigdet_pwrdn</td>
<td align=left>
 Power Down for Signal Detect. 1=power down <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_rx_s_pwrdn</td>
<td align=left>
 Active High Power Down control for RX Lane. <br>
 If asserted by writing to 1'b1 will power down the RX Lane. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_CKRST_CTRL Registers">Return to RX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL">RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL - RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL</a></b><br>
Address Offset = 32'h0000_d162<br>
Physical Address = 32'h0000_d162<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_rx_reset_frc_val</td>
<td align=left>
 AFE RX Lane reset force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_rx_reset_frc</td>
<td align=left>
 AFE RX Lane reset force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_rx_pwrdn_frc_val</td>
<td align=left>
 AFE RX Lane powerdown force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_rx_pwrdn_frc</td>
<td align=left>
 AFE RX Lane powerdown force. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_CKRST_CTRL Registers">Return to RX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL - RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</a></b><br>
Address Offset = 32'h0000_d163<br>
Physical Address = 32'h0000_d163<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_ln_rx_h_pwrdn_pkill</td>
<td align=left>
 1'b1 will disable the pmd_ln_rx_h_pwrdn input pin. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_CKRST_CTRL Registers">Return to RX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL">RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL - RX_LANE_DEBUG_RESET_CONTROL</a></b><br>
Address Offset = 32'h0000_d164<br>
Physical Address = 32'h0000_d164<br>
Reset Value = 16'h0003<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>sigdet_dp_rstb_en</td>
<td align=left>
 If asserted by writing to 1'b1 then lane datapath reset will also reset the sigdet filetr logic alomg with lane register reset. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_rx_dp_s_rstb</td>
<td align=left>
 Active Low Lane Soft Reset for RX datapath. If asserted by writing to 1'b0 will reset the RX datapath for a lane. <br>
 This is a debug only register and it is not handled by FW-HW handshake <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_rx_s_rstb</td>
<td align=left>
Active Low Lane Soft Reset for RX datapath and registers. If asserted by writing to 1'b0 will reset the RX registers and datapath for a lane. <br>
 This is a debug only register and it is not handled by FW-HW handshake <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#RX_CKRST_CTRL Registers">Return to RX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL">RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL - RX_CLOCK_N_RESET_DEBUG_CONTROL</a></b><br>
Address Offset = 32'h0000_d167<br>
Physical Address = 32'h0000_d167<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_rx_clk_vld_frc_val</td>
<td align=left>
 pmd_rx_clk_vld core output pin force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_rx_clk_vld_frc</td>
<td align=left>
 pmd_rx_clk_vld core output pin force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_rx_s_comclk_frc_on</td>
<td align=left>
 Mux control for selection of comclk for RX Lane clocks by force. <br>
 If asserted by writing to 1'b1 will select the comclk for the RX lane clocks. This is a debug bit and should be used only for recovery from a dead AFE
lane clock. Use of this bit with an active AFE clock can cause clock glitches.<br>
" It is recommended for user to force pmd_rx_clk_vld to 1'b0 while ln_rx_s_comclk_frc_on is asserted to 1'b1<br>
 by using pmd_rx_clk_vld_frc/frc_val registers. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_rx_s_comclk_sel</td>
<td align=left>
 Mux control for selection of comclk for RX Lane clocks. <br>
 If asserted by writing to 1'b1 will select the comclk for the lane clocks. <br>
" It is recommended for user to force pmd_rx_clk_vld to 1'b0 while ln_rx_s_comclk_sel is asserted to 1'b1<br>
 by using pmd_rx_clk_vld_frc/frc_val registers. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_rx_s_clkgate_frc_on</td>
<td align=left>
 RX Active High Lane clock gator enable. If 1'1b1 then rx lane clock will be gated off. It does not affect the rclk going <br>
 to RMIC block so rx lane based registers can still be readable but not writable. <br>
" It is recommended for user to force pmd_rx_clk_vld to 1'b0 while rx_s_clkgate_frc_on is asserted to 1'b1<br>
 by using pmd_rx_clk_vld_frc/frc_val registers. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_CKRST_CTRL Registers">Return to RX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS">RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS - RX_PMD_LANE_MODE_STATUS</a></b><br>
Address Offset = 32'h0000_d168<br>
Physical Address = 32'h0000_d168<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>pmd_lane_mode</td>
<td align=left>
 This indicates the status of the core input pin pmd_lane_mode.&nbsp <br>
 This is driven from PCS and used for communication between PCS and PMD Micro code. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_CKRST_CTRL Registers">Return to RX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RX_CKRST_CTRL_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">RX_CKRST_CTRL_RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS - RX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</a></b><br>
Address Offset = 32'h0000_d16c<br>
Physical Address = 32'h0000_d16c<br>
Reset Value = 16'h0002<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>afe_rx_reset</td>
<td align=left>
 Indicates the status of the afe_rx_reset signal to the AFE after frc/frc_val mux. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>afe_rx_pwrdn</td>
<td align=left>
 Indicates the status of the afe_rx_pwrdn signal to the AFE after frc/frc_val mux. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RX_CKRST_CTRL Registers">Return to RX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_CKRST_CTRL Registers">TX_CKRST_CTRL: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD171</td><td><A HREF="#TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL">TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL</A><br>TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_reset_deassert</div> </td> <td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_tx_s_pwrdn</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD172</td><td><A HREF="#TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL">TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL</A><br>TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_txclk_reset_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_txclk_reset_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_reset_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_reset_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_pwrdn_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_pwrdn_frc</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD173</td><td><A HREF="#TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</A><br>TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_ln_tx_h_pwrdn_pkill</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD174</td><td><A HREF="#TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL">TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL</A><br>TX_LANE_DEBUG_RESET_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_tx_dp_s_rstb</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_tx_s_rstb</div> </td> <td align=center>16'h0003</td></tr>
<tr>
<td align=center>0xD177</td><td><A HREF="#TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL">TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL</A><br>TX_CLOCK_N_RESET_DEBUG_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_tx_clk_vld_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_tx_clk_vld_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_tx_s_comclk_frc_on</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_tx_s_comclk_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ln_tx_s_clkgate_frc_on</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD17C</td><td><A HREF="#TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</A><br>TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_txclk_reset</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_reset</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">afe_tx_pwrdn</div> </td> <td align=center>16'h0006</td></tr>
<tr>
<td align=center>0xD17D</td><td><A HREF="#TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL">TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL</A><br>TX_CLOCK_N_RESET_MISC_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_loop_filter_stable</div> </td> <td align=center>16'h0001</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL">TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL - TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL</a></b><br>
Address Offset = 32'h0000_d171<br>
Physical Address = 32'h0000_d171<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_tx_reset_deassert</td>
<td align=left>
 AFE TX Lane reset control. This register will be reset upon POR reg/pin or lane reset reg/pin. Lower priority than the afe_tx_reset_frc/frc_val and&nbsp
afe_txclk_reset_frc/frc_val option.<br>
 1 - AFE TX Lane txclk_reset/tx_reset pins will be forcefully de-asserted irrespective of core/lane datapath pin/reg resets asserted. <br>
&nbsp &nbsp&nbsp This bit must be set to 1'b1 for TX_Disable all 1s/0s mode to allow TX AFE to transmit the all 1s/0s data. <br>
 0 - AFE TX Lane txclk_reset/tx_reset pins will be asserted if core/lane pin/reg resets are asserted. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_tx_s_pwrdn</td>
<td align=left>
 Active High Power Down control for TX Lane. <br>
 If asserted by writing to 1'b1 will power down the TX Lane. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_CKRST_CTRL Registers">Return to TX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL">TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL - TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL</a></b><br>
Address Offset = 32'h0000_d172<br>
Physical Address = 32'h0000_d172<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_txclk_reset_frc_val</td>
<td align=left>
 AFE TXCLK Lane reset force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_txclk_reset_frc</td>
<td align=left>
 AFE TXCLK Lane reset force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_tx_reset_frc_val</td>
<td align=left>
 AFE TX Lane reset force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_tx_reset_frc</td>
<td align=left>
 AFE TX Lane reset force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_tx_pwrdn_frc_val</td>
<td align=left>
 AFE TX Lane powerdown force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>afe_tx_pwrdn_frc</td>
<td align=left>
 AFE TX Lane powerdown force. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_CKRST_CTRL Registers">Return to TX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL - TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</a></b><br>
Address Offset = 32'h0000_d173<br>
Physical Address = 32'h0000_d173<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_ln_tx_h_pwrdn_pkill</td>
<td align=left>
 1'b1 will disable the pmd_ln_tx_h_pwrdn input pin. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_CKRST_CTRL Registers">Return to TX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL">TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL - TX_LANE_DEBUG_RESET_CONTROL</a></b><br>
Address Offset = 32'h0000_d174<br>
Physical Address = 32'h0000_d174<br>
Reset Value = 16'h0003<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_tx_dp_s_rstb</td>
<td align=left>
 Active Low Lane Soft Reset for TX datapath. If asserted by writing to 1'b0 will reset the TX datapath for a lane. <br>
 This is a debug only register and it is not handled by FW-HW handshake <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_tx_s_rstb</td>
<td align=left>
Active Low Lane Soft Reset for TX datapath and registers. If asserted by writing to 1'b0 will reset the TX registers and datapath for a lane. <br>
 This is a debug only register and it is not handled by FW-HW handshake <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#TX_CKRST_CTRL Registers">Return to TX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL">TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL - TX_CLOCK_N_RESET_DEBUG_CONTROL</a></b><br>
Address Offset = 32'h0000_d177<br>
Physical Address = 32'h0000_d177<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_tx_clk_vld_frc_val</td>
<td align=left>
 pmd_tx_clk_vld core output pin force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_tx_clk_vld_frc</td>
<td align=left>
 pmd_tx_clk_vld core output pin force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_tx_s_comclk_frc_on</td>
<td align=left>
 Mux control for selection of comclk for TX Lane clocks by force. <br>
 If asserted by writing to 1'b1 will select the comclk for the TX lane clocks. This is a debug bit and should be used only for recovery from a dead AFE
lane clock. Use of this bit with an active AFE clock can cause clock glitches.<br>
" It is recommended for user to force pmd_tx_clk_vld to 1'b0 while tx_s_comclk_frc_on is asserted to 1'b1<br>
 by using pmd_tx_clk_vld_frc/frc_val registers. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_tx_s_comclk_sel</td>
<td align=left>
 Mux control for selection of comclk for TX Lane clocks. <br>
 If asserted by writing to 1'b1 will select the comclk for the lane clocks. <br>
" It is recommended for user to force pmd_tx_clk_vld to 1'b0 while tx_s_comclk_sel is asserted to 1'b1<br>
 by using pmd_tx_clk_vld_frc/frc_val registers. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ln_tx_s_clkgate_frc_on</td>
<td align=left>
 TX Active High Lane clock gator enable. If 1'1b1 then tx lane clock will be gated off. It does not affect the tclk going <br>
 to RMIC block so tx lane based registers can still be readable but not writable. <br>
" It is recommended for user to force pmd_tx_clk_vld to 1'b0 while tx_s_clkgate_frc_on is asserted to 1'b1<br>
 by using pmd_tx_clk_vld_frc/frc_val registers. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_CKRST_CTRL Registers">Return to TX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">TX_CKRST_CTRL_TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS - TX_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</a></b><br>
Address Offset = 32'h0000_d17c<br>
Physical Address = 32'h0000_d17c<br>
Reset Value = 16'h0006<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>afe_txclk_reset</td>
<td align=left>
 Indicates the status of the afe_txclk_reset signal to the AFE after frc/frc_val mux. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>afe_tx_reset</td>
<td align=left>
 Indicates the status of the afe_tx_reset signal to the AFE after frc/frc_val mux. <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>afe_tx_pwrdn</td>
<td align=left>
 Indicates the status of the afe_tx_pwrdn signal to the AFE after frc/frc_val mux. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_CKRST_CTRL Registers">Return to TX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL">TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL - TX_CLOCK_N_RESET_MISC_CONTROL</a></b><br>
Address Offset = 32'h0000_d17d<br>
Physical Address = 32'h0000_d17d<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_loop_filter_stable</td>
<td align=left>
 This register bit is ANDed with pmd_tx_clk_vld before frc/frc_val mux. This register will be controlled by the firmware when TX_PI is enabled. <br>
 When TX_PI is enabled then this register will be written to 1'b0 while TX_PI is acquiring the lock with the source clock and will be written to 1'b1 by
firmware <br>
 to indicate that clocks are locked. It indicates to chip level via pmd_tx_clk_vld to reset any datapath FIFOs and come out of reset when TX clock is stable.
<br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#TX_CKRST_CTRL Registers">Return to TX_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="RXCOM_CKRST_CTRL Registers">RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD180</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL">RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL</A><br>RXCOM_OSR_MODE_CONTROL</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_osr_mode_frc</div> </td> <td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rx_osr_mode_frc_val</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD181</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL">RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</A><br>RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_ln_dp_s_rstb</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD183</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</A><br>RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_ln_rx_dp_h_rstb_pkill</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_ln_rx_h_rstb_pkill</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD185</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL">RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL</A><br>RXCOM_UC_ACK_LANE_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_uc_ack_lane_dp_reset</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_uc_ack_lane_cfg_done</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD186</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL">RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL</A><br>RXCOM_LANE_REG_RESET_OCCURRED_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_lane_reg_reset_occurred</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0xD189</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS">RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS</A><br>RXCOM_LANE_DP_RESET_STATE_STATUS</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">rx_lane_dp_reset_state</div> </td> <td align=center>16'h0007</td></tr>
<tr>
<td align=center>0xD18A</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL">RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL</A><br>RXCOM_MULTICAST_MASK_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_multicast_mask_control</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD18B</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK">RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK</A><br>RXCOM_OSR_MODE_STATUS_MC_MASK</td><td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_multicast_mask_control_status</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rx_osr_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD18C</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</A><br>RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rx_osr_mode_pin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD18E</td><td><A HREF="#RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL">RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL</A><br>RXCOM_LN_S_RSTB_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_ln_s_rstb</div> </td> <td align=center>16'h0001</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL">RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL - RXCOM_OSR_MODE_CONTROL</a></b><br>
Address Offset = 32'h0000_d180<br>
Physical Address = 32'h0000_d180<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_osr_mode_frc</td>
<td align=left>
oversample (OS) mode force. Setting this bit will allow the register value to be used for OS mode. <br>
Othersise, the pin input values are used for OS mode<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_osr_mode_frc_val</td>
<td align=left>
oversample (OS) mode Decoding of this register is as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL">RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL - RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</a></b><br>
Address Offset = 32'h0000_d181<br>
Physical Address = 32'h0000_d181<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_ln_dp_s_rstb</td>
<td align=left>
Active Low Lane Soft Reset for datapath. If asserted by writing to 1'b0 will reset the datapath for a lane. <br>
This soft reset is equivalent to the hard reset input pin pmd_ln_dp_h_rstb_i. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL - RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</a></b><br>
Address Offset = 32'h0000_d183<br>
Physical Address = 32'h0000_d183<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_ln_rx_dp_h_rstb_pkill</td>
<td align=left>
 1'b1 will disable the pmd_ln_dp_h_rstb input pin. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_ln_rx_h_rstb_pkill</td>
<td align=left>
 1'b1 will disable the pmd_ln_h_rstb input pin. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL">RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL - RXCOM_UC_ACK_LANE_CONTROL</a></b><br>
Address Offset = 32'h0000_d185<br>
Physical Address = 32'h0000_d185<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>rx_uc_ack_lane_dp_reset</td>
<td align=left>
 uC will write this to 1 to acknowledge a reset event after seeing "lane_dp_reset_coccured". <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>rx_uc_ack_lane_cfg_done</td>
<td align=left>
 uC will write this to 1 to indicate it's configuration of the lane is complete. Writing to 1'b1 will&nbsp <br>
 should release internal hold on lane_dp_reset, only if lane_dp_reset_state is 3'b001. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL">RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL - RXCOM_LANE_REG_RESET_OCCURRED_CONTROL</a></b><br>
Address Offset = 32'h0000_d186<br>
Physical Address = 32'h0000_d186<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_lane_reg_reset_occurred</td>
<td align=left>
 Set to 1'b1 upon lane level register reset and remains so until cleared by register write from uC. <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS">RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS - RXCOM_LANE_DP_RESET_STATE_STATUS</a></b><br>
Address Offset = 32'h0000_d189<br>
Physical Address = 32'h0000_d189<br>
Reset Value = 16'h0007<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_lane_dp_reset_state</td>
<td align=left>
 Bit 2: lane_dp_reset_active&nbsp&nbsp : Set to 1'b1 whenenver lane_dp_reset is currently requested through any register or pin controls.&nbsp <br>
 Bit 1: lane_dp_reset_occurred : Set to 1'b1 whenenver lane_dp_reset is currently requested through any register or pin controls and is latched high.&nbsp
<br>
 Bit 0: lane_dp_reset_held&nbsp &nbsp&nbsp : Set to 1'b1 whenenver lane_dp_reset is internally held. Cleared to 1'b0, only if lane_dp_reset_state==001
and uc_ack_lane_cfg_done == 1. <br>
Reset value is 0x7.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL">RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL - RXCOM_MULTICAST_MASK_CONTROL</a></b><br>
Address Offset = 32'h0000_d18a<br>
Physical Address = 32'h0000_d18a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>WO</td>
<td align=left valign=top>rx_multicast_mask_control</td>
<td align=left>
This masks the lane from a broadcast or multicast write operation. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK">RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK - RXCOM_OSR_MODE_STATUS_MC_MASK</a></b><br>
Address Offset = 32'h0000_d18b<br>
Physical Address = 32'h0000_d18b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_multicast_mask_control_status</td>
<td align=left>
Status of multicast mask control for masking lane from multicast write operation. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_osr_mode</td>
<td align=left>
 OSR Mode status after the mux. <br>
 OSR Mode status after the osr_mode_frc/frc_val mux. <br>
 Decoding of this register is as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS - RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</a></b><br>
Address Offset = 32'h0000_d18c<br>
Physical Address = 32'h0000_d18c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_osr_mode_pin</td>
<td align=left>
 Indicates the status of the pmd_osr_mode input pin. <br>
 Decoding of pmd_osr_mode[3:0] pin and osr_mode registers are as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL">RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL - RXCOM_LN_S_RSTB_CONTROL</a></b><br>
Address Offset = 32'h0000_d18e<br>
Physical Address = 32'h0000_d18e<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_ln_s_rstb</td>
<td align=left>
Active Low Lane Soft Reset. If asserted by writing to 1'b0 will reset the registers and datapath for a lane. <br>
This soft reset is equivalent to the hard reset input pin pmd_ln_h_rstb_i. <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#RXCOM_CKRST_CTRL Registers">Return to RXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TXCOM_CKRST_CTRL Registers">TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD190</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL">TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL</A><br>TXCOM_OSR_MODE_CONTROL</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_osr_mode_frc</div> </td> <td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">tx_osr_mode_frc_val</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD191</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL">TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</A><br>TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_ln_dp_s_rstb</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD193</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</A><br>TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_ln_tx_dp_h_rstb_pkill</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">pmd_ln_tx_h_rstb_pkill</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD195</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL">TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL</A><br>TXCOM_UC_ACK_LANE_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_uc_ack_lane_dp_reset</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_uc_ack_lane_cfg_done</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD196</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL">TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL</A><br>TXCOM_LANE_REG_RESET_OCCURRED_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_lane_reg_reset_occurred</div> </td> <td align=center>16'h0001</td></tr>
<tr>
<td align=center>0xD199</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS">TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS</A><br>TXCOM_LANE_DP_RESET_STATE_STATUS</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tx_lane_dp_reset_state</div> </td> <td align=center>16'h0007</td></tr>
<tr>
<td align=center>0xD19A</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL">TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL</A><br>TXCOM_MULTICAST_MASK_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_multicast_mask_control</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD19B</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK">TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK</A><br>TXCOM_OSR_MODE_STATUS_MC_MASK</td><td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_multicast_mask_control_status</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">tx_osr_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD19C</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</A><br>TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">tx_osr_mode_pin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD19E</td><td><A HREF="#TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL">TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL</A><br>TXCOM_LN_S_RSTB_CONTROL</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_ln_s_rstb</div> </td> <td align=center>16'h0001</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL">TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL - TXCOM_OSR_MODE_CONTROL</a></b><br>
Address Offset = 32'h0000_d190<br>
Physical Address = 32'h0000_d190<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_osr_mode_frc</td>
<td align=left>
oversample (OS) mode force. Setting this bit will allow the register value to be used for OS mode. <br>
Othersise, the pin input values are used for OS mode<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_osr_mode_frc_val</td>
<td align=left>
oversample (OS) mode Decoding of this register is as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL">TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL - TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL</a></b><br>
Address Offset = 32'h0000_d191<br>
Physical Address = 32'h0000_d191<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_ln_dp_s_rstb</td>
<td align=left>
Active Low Lane Soft Reset for datapath. If asserted by writing to 1'b0 will reset the datapath for a lane. <br>
This soft reset is equivalent to the hard reset input pin pmd_ln_dp_h_rstb_i. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL">TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL - TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL</a></b><br>
Address Offset = 32'h0000_d193<br>
Physical Address = 32'h0000_d193<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_ln_tx_dp_h_rstb_pkill</td>
<td align=left>
 1'b1 will disable the pmd_ln_dp_h_rstb input pin. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pmd_ln_tx_h_rstb_pkill</td>
<td align=left>
 1'b1 will disable the pmd_ln_h_rstb input pin. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL">TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL - TXCOM_UC_ACK_LANE_CONTROL</a></b><br>
Address Offset = 32'h0000_d195<br>
Physical Address = 32'h0000_d195<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>tx_uc_ack_lane_dp_reset</td>
<td align=left>
 uC will write this to 1 to acknowledge a reset event after seeing "lane_dp_reset_coccured". <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>tx_uc_ack_lane_cfg_done</td>
<td align=left>
 uC will write this to 1 to indicate it's configuration of the lane is complete. Writing to 1'b1 will&nbsp <br>
 should release internal hold on lane_dp_reset, only if lane_dp_reset_state is 3'b001. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL">TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL - TXCOM_LANE_REG_RESET_OCCURRED_CONTROL</a></b><br>
Address Offset = 32'h0000_d196<br>
Physical Address = 32'h0000_d196<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_lane_reg_reset_occurred</td>
<td align=left>
 Set to 1'b1 upon lane level register reset and remains so until cleared by register write from uC. <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS">TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS - TXCOM_LANE_DP_RESET_STATE_STATUS</a></b><br>
Address Offset = 32'h0000_d199<br>
Physical Address = 32'h0000_d199<br>
Reset Value = 16'h0007<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_lane_dp_reset_state</td>
<td align=left>
 Bit 2: lane_dp_reset_active&nbsp&nbsp : Set to 1'b1 whenenver lane_dp_reset is currently requested through any register or pin controls.&nbsp <br>
 Bit 1: lane_dp_reset_occurred : Set to 1'b1 whenenver lane_dp_reset is currently requested through any register or pin controls and is latched high.&nbsp
<br>
 Bit 0: lane_dp_reset_held&nbsp &nbsp&nbsp : Set to 1'b1 whenenver lane_dp_reset is internally held. Cleared to 1'b0, only if lane_dp_reset_state==001
and uc_ack_lane_cfg_done == 1. <br>
Reset value is 0x7.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL">TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL - TXCOM_MULTICAST_MASK_CONTROL</a></b><br>
Address Offset = 32'h0000_d19a<br>
Physical Address = 32'h0000_d19a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>WO</td>
<td align=left valign=top>tx_multicast_mask_control</td>
<td align=left>
This masks the lane from a broadcast or multicast write operation. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK">TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK - TXCOM_OSR_MODE_STATUS_MC_MASK</a></b><br>
Address Offset = 32'h0000_d19b<br>
Physical Address = 32'h0000_d19b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_multicast_mask_control_status</td>
<td align=left>
Status of multicast mask control for masking lane from multicast write operation. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_osr_mode</td>
<td align=left>
 OSR Mode status after the mux. <br>
 OSR Mode status after the osr_mode_frc/frc_val mux. <br>
 Decoding of this register is as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS">TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS - TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS</a></b><br>
Address Offset = 32'h0000_d19c<br>
Physical Address = 32'h0000_d19c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_osr_mode_pin</td>
<td align=left>
 Indicates the status of the pmd_osr_mode input pin. <br>
 Decoding of pmd_osr_mode[3:0] pin and osr_mode registers are as follows. <br>
&nbsp &nbsp OSX1&nbsp &nbsp &nbsp &nbsp &nbsp 4'd0&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX2&nbsp &nbsp &nbsp &nbsp &nbsp 4'd1&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3&nbsp &nbsp &nbsp &nbsp &nbsp 4'd2&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX3P3&nbsp &nbsp &nbsp &nbsp 4'd3&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX4&nbsp &nbsp &nbsp &nbsp &nbsp 4'd4&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX5&nbsp &nbsp &nbsp &nbsp &nbsp 4'd5&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX7P5&nbsp &nbsp &nbsp &nbsp 4'd6&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8&nbsp &nbsp &nbsp &nbsp &nbsp 4'd7&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX8P25&nbsp &nbsp &nbsp&nbsp 4'd8&nbsp &nbsp &nbsp &nbsp <br>
&nbsp &nbsp OSX10&nbsp &nbsp &nbsp &nbsp&nbsp 4'd9&nbsp &nbsp &nbsp &nbsp <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL">TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL - TXCOM_LN_S_RSTB_CONTROL</a></b><br>
Address Offset = 32'h0000_d19e<br>
Physical Address = 32'h0000_d19e<br>
Reset Value = 16'h0001<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_ln_s_rstb</td>
<td align=left>
Active Low Lane Soft Reset. If asserted by writing to 1'b0 will reset the registers and datapath for a lane. <br>
This soft reset is equivalent to the hard reset input pin pmd_ln_h_rstb_i. <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#TXCOM_CKRST_CTRL Registers">Return to TXCOM_CKRST_CTRL: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_TCA Registers">TX_TCA: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD1A0</td><td><A HREF="#TX_TCA_TX_TCA_CONTROL_0">TX_TCA_TX_TCA_CONTROL_0</A><br>TX TCA Control 0</td><td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ana_tca_power_on_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tca_done_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tca_done_frc</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">tca_timer_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tca_restart</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tca_disable</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD1A1</td><td><A HREF="#TX_TCA_TX_TCA_CONTROL_1">TX_TCA_TX_TCA_CONTROL_1</A><br>TX TCA Control 1</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="14"><div class="HT">tca_wait_timer</div> </td> <td align=center>16'h000a</td></tr>
<tr>
<td align=center>0xD1A2</td><td><A HREF="#TX_TCA_TX_TCA_CONTROL_2">TX_TCA_TX_TCA_CONTROL_2</A><br>TX TCA Control 2</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="14"><div class="HT">tca_coarse_timer</div> </td> <td align=center>16'h0d80</td></tr>
<tr>
<td align=center>0xD1A3</td><td><A HREF="#TX_TCA_TX_TCA_CONTROL_3">TX_TCA_TX_TCA_CONTROL_3</A><br>TX TCA Control 3</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="14"><div class="HT">tca_fine_timer</div> </td> <td align=center>16'h0400</td></tr>
<tr>
<td align=center>0xD1A4</td><td><A HREF="#TX_TCA_TX_TCA_CONTROL_4">TX_TCA_TX_TCA_CONTROL_4</A><br>TX TCA Control 4</td><td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">phserr_win_coarse</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">phserr_win_fine</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">fine_done_by_timer</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">coarse_done_by_timer</div> </td> <td align=center>16'h5028</td></tr>
<tr>
<td align=center>0xD1A5</td><td><A HREF="#TX_TCA_TX_PI_OFFSET_CONTROL">TX_TCA_TX_PI_OFFSET_CONTROL</A><br>TX PI Offset Control</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_offset_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">tx_pi_offset_dir</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">tx_pi_shift_num</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">tx_pi_offset_num</div> </td> <td align=center>16'h1801</td></tr>
<tr>
<td align=center>0xD1A6</td><td><A HREF="#TX_TCA_TX_TCA_STATUS">TX_TCA_TX_TCA_STATUS</A><br>TX TCA Status</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">tca_state</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_TCA_TX_TCA_CONTROL_0">TX_TCA_TX_TCA_CONTROL_0 - TX TCA Control 0</a></b><br>
Address Offset = 32'h0000_d1a0<br>
Physical Address = 32'h0000_d1a0<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ana_tca_power_on_frc</td>
<td align=left>
Always keep AMS TCA master clock and TX PD power on <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_done_frc_val</td>
<td align=left>
TCA done force value <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_done_frc</td>
<td align=left>
TCA done force<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_timer_sel</td>
<td align=left>
 Select TCA coarse state timer. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_restart</td>
<td align=left>
 Restart TCA SM. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_disable</td>
<td align=left>
 Disable TCA. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_TCA Registers">Return to TX_TCA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_TCA_TX_TCA_CONTROL_1">TX_TCA_TX_TCA_CONTROL_1 - TX TCA Control 1</a></b><br>
Address Offset = 32'h0000_d1a1<br>
Physical Address = 32'h0000_d1a1<br>
Reset Value = 16'h000a<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_wait_timer</td>
<td align=left>
 TCA WAIT state timer. Must be greater than 0 <br>
Reset value is 0xa.</td></tr>
</table><p>
<A HREF="#TX_TCA Registers">Return to TX_TCA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_TCA_TX_TCA_CONTROL_2">TX_TCA_TX_TCA_CONTROL_2 - TX TCA Control 2</a></b><br>
Address Offset = 32'h0000_d1a2<br>
Physical Address = 32'h0000_d1a2<br>
Reset Value = 16'h0d80<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_coarse_timer</td>
<td align=left>
 TCA COARSE state timer. <br>
Reset value is 0xd80.</td></tr>
</table><p>
<A HREF="#TX_TCA Registers">Return to TX_TCA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_TCA_TX_TCA_CONTROL_3">TX_TCA_TX_TCA_CONTROL_3 - TX TCA Control 3</a></b><br>
Address Offset = 32'h0000_d1a3<br>
Physical Address = 32'h0000_d1a3<br>
Reset Value = 16'h0400<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tca_fine_timer</td>
<td align=left>
 TCA FINE state timer. <br>
Reset value is 0x400.</td></tr>
</table><p>
<A HREF="#TX_TCA Registers">Return to TX_TCA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_TCA_TX_TCA_CONTROL_4">TX_TCA_TX_TCA_CONTROL_4 - TX TCA Control 4</a></b><br>
Address Offset = 32'h0000_d1a4<br>
Physical Address = 32'h0000_d1a4<br>
Reset Value = 16'h5028<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phserr_win_coarse</td>
<td align=left>
 tx_data_phdet edge detection number in coarse state&nbsp . <br>
Reset value is 0x28.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phserr_win_fine</td>
<td align=left>
 tx_data_phdet edge detection number in fine state&nbsp . <br>
Reset value is 0xa.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fine_done_by_timer</td>
<td align=left>
 Fine done by timer. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>coarse_done_by_timer</td>
<td align=left>
 Coarse done by timer. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_TCA Registers">Return to TX_TCA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_TCA_TX_PI_OFFSET_CONTROL">TX_TCA_TX_PI_OFFSET_CONTROL - TX PI Offset Control</a></b><br>
Address Offset = 32'h0000_d1a5<br>
Physical Address = 32'h0000_d1a5<br>
Reset Value = 16'h1801<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_offset_en</td>
<td align=left>
 Enable TCA automatically generate TX PI offset to account for the 20T port buffers between quad. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_offset_dir</td>
<td align=left>
 0: Increment. <br>
 1: Decrement. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_shift_num</td>
<td align=left>
 TX PI shift step number. Minimum = 1.<br>
Reset value is 0x6.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>tx_pi_offset_num</td>
<td align=left>
 TX PI offset step number. Minimum = 1.<br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#TX_TCA Registers">Return to TX_TCA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_TCA_TX_TCA_STATUS">TX_TCA_TX_TCA_STATUS - TX TCA Status</a></b><br>
Address Offset = 32'h0000_d1a6<br>
Physical Address = 32'h0000_d1a6<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tca_state</td>
<td align=left>
 TCA SM. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_TCA Registers">Return to TX_TCA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="MICRO_A_COM Registers">MICRO_A_COM: common register block for all lanes within each Micro Top Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD200</td><td><A HREF="#MICRO_A_COM_CLOCK_CONTROL0">MICRO_A_COM_CLOCK_CONTROL0</A><br>Clock control registers 0</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_core_clk_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_master_clk_en</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD201</td><td><A HREF="#MICRO_A_COM_RESET_CONTROL0">MICRO_A_COM_RESET_CONTROL0</A><br>Reset control registers 0</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pram_if_rstb</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_core_rstb</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_master_rstb</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD202</td><td><A HREF="#MICRO_A_COM_AHB_CONTROL0">MICRO_A_COM_AHB_CONTROL0</A><br>rmi to ahb control registers 0</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_autoinc_rdaddr_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_autoinc_wraddr_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">micro_ra_init</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">micro_ra_rddatasize</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">micro_ra_wrdatasize</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD203</td><td><A HREF="#MICRO_A_COM_AHB_STATUS0">MICRO_A_COM_AHB_STATUS0</A><br>rmi to ahb status registers 0</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_ra_initdone</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD204</td><td><A HREF="#MICRO_A_COM_AHB_WRADDR_LSW">MICRO_A_COM_AHB_WRADDR_LSW</A><br>rmi to ahb write address LSW (bits 15:0) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_wraddr_lsw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD205</td><td><A HREF="#MICRO_A_COM_AHB_WRADDR_MSW">MICRO_A_COM_AHB_WRADDR_MSW</A><br>rmi to ahb write address MSW (bits 31:16) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_wraddr_msw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD206</td><td><A HREF="#MICRO_A_COM_AHB_WRDATA_LSW">MICRO_A_COM_AHB_WRDATA_LSW</A><br>rmi to ahb write data LSW (bits 15:0) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_wrdata_lsw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD207</td><td><A HREF="#MICRO_A_COM_AHB_WRDATA_MSW">MICRO_A_COM_AHB_WRDATA_MSW</A><br>rmi to ahb write data MSW (bits 31:16) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_wrdata_msw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD208</td><td><A HREF="#MICRO_A_COM_AHB_RDADDR_LSW">MICRO_A_COM_AHB_RDADDR_LSW</A><br>rmi to ahb read address LSW (bits 15:0) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_rdaddr_lsw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD209</td><td><A HREF="#MICRO_A_COM_AHB_RDADDR_MSW">MICRO_A_COM_AHB_RDADDR_MSW</A><br>rmi to ahb read address MSW (bits 31:16) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_rdaddr_msw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD20A</td><td><A HREF="#MICRO_A_COM_AHB_RDDATA_LSW">MICRO_A_COM_AHB_RDDATA_LSW</A><br>rmi to ahb read data LSW (bits 15:0) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_rddata_lsw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD20B</td><td><A HREF="#MICRO_A_COM_AHB_RDDATA_MSW">MICRO_A_COM_AHB_RDDATA_MSW</A><br>rmi to ahb read data MSW (bits 31:16) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_rddata_msw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD20C</td><td><A HREF="#MICRO_A_COM_PRAMIF_CONTROL0">MICRO_A_COM_PRAMIF_CONTROL0</A><br>pram i/f to ahb control registers 0</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pramif_en</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD20D</td><td><A HREF="#MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW">MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW</A><br>pram i/f to ahb write address LSW (bits 15:0) register</td><td bgcolor=#FFFFFF align=center colspan="14"><div class="HT">micro_pramif_ahb_wraddr_lsw</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD20E</td><td><A HREF="#MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW">MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW</A><br>pram i/f to ahb write address MSW (bits 31:16) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_pramif_ahb_wraddr_msw</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_CLOCK_CONTROL0">MICRO_A_COM_CLOCK_CONTROL0 - Clock control registers 0</a></b><br>
Address Offset = 32'h0000_d200<br>
Physical Address = 32'h0000_d200<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_core_clk_en</td>
<td align=left>
micro core clock enable (m0):<br>
While the micro-code is being loaded into the code RAM, the clock to <br>
micro_core (m0) is normally disabled and a reset is asserted<br>
0 - disabled <br>
1 - enables <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_master_clk_en</td>
<td align=left>
master clock enable:<br>
By default the clock to micro sub-system is disabled and <br>
only the micro control and status registers can be accessed through<br>
the RMIC interface. Setting this field to 1'b1 enable the master clock<br>
<br>
0 - disabled <br>
1 - enables <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_RESET_CONTROL0">MICRO_A_COM_RESET_CONTROL0 - Reset control registers 0</a></b><br>
Address Offset = 32'h0000_d201<br>
Physical Address = 32'h0000_d201<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pram_if_rstb</td>
<td align=left>
PRAM interface reset :<br>
By default a reset to the PRAM interface is asserted, and&nbsp <br>
only the micro control and status registers can be accessed through<br>
the RMIC interface. Setting this field to 1'b1 de-assert a reset to the PRAM interface <br>
0 - asserted <br>
1 - de-asserted <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_core_rstb</td>
<td align=left>
micro core reset (m0):<br>
While the micro-code is being loaded into the code RAM, the clock to <br>
micro_core (m0) is normally disabled and a reset is asserted.<br>
Setting this field to 1'b1 de-asserts a reset to the micro.<br>
0 - disabled <br>
1 - enables <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_master_rstb</td>
<td align=left>
master reset :<br>
By default a reset to micro controller sub-system is asserted, and&nbsp <br>
only the micro control and status registers can be accessed through<br>
the RMIC interface. Setting this field to 1'b1 de-assert a reset to the micro-subsystem<br>
<br>
0 - asserted <br>
1 - de-asserted <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_CONTROL0">MICRO_A_COM_AHB_CONTROL0 - rmi to ahb control registers 0</a></b><br>
Address Offset = 32'h0000_d202<br>
Physical Address = 32'h0000_d202<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_autoinc_rdaddr_en</td>
<td align=left>
Automatic increment read address enable <br>
0 - disabled, micro_ra_rdaddr_lsw and micro_ra_rdaddr_msw field specify the constant address <br>
&nbsp &nbsp where the data is read via the micro_ra_rddata_msw and micro_ra_rddata_lsw fileds<br>
&nbsp &nbsp <br>
1 - enabled, micro_ra_rdaddr_lsw and micro_ra_rdaddr_msw field specify the start address <br>
&nbsp &nbsp where the data is read via the micro_ra_rddata_msw and micro_ra_rddata_lsw fileds<br>
&nbsp &nbsp the address automatically increments based on the micro_ra_rddatasize field after <br>
&nbsp &nbsp the read has been performed <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_autoinc_wraddr_en</td>
<td align=left>
Automatic increment write address enable <br>
0 - disabled, micro_ra_wraddr_lsw and micro_ra_wraddr_msw field specify the constant address <br>
&nbsp &nbsp where the data from the micro_ra_wrdata_msw and micro_ra_wrdata_lsw is written.<br>
&nbsp &nbsp <br>
1 - enabled, micro_ra_wraddr_lsw and micro_ra_wraddr_msw field specify the start address <br>
&nbsp &nbsp where the data from the micro_ra_wrdata_msw and micro_ra_wrdata_lsw is written.<br>
&nbsp &nbsp the address automatically increments based on the micro_ra_wrdatasize field after <br>
&nbsp &nbsp the write has been performed <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_init</td>
<td align=left>
Intialize code/data RAM<br>
2'b01: initailize code RAM - write zeroes to all locations<br>
2'b10: initialize data RAM - write zeroes to all loactions<br>
2'b00, 2'b11: ignored<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_rddatasize</td>
<td align=left>
read data size select <br>
'd0 : 8-bit&nbsp &nbsp <br>
'd1 : 16-bit&nbsp&nbsp <br>
'd2 : 32-bit&nbsp&nbsp <br>
'd3 : reserved <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_wrdatasize</td>
<td align=left>
write data size select <br>
'd0 : 8-bit&nbsp &nbsp <br>
'd1 : 16-bit&nbsp&nbsp <br>
'd2 : 32-bit&nbsp&nbsp <br>
'd3 : reserved <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_STATUS0">MICRO_A_COM_AHB_STATUS0 - rmi to ahb status registers 0</a></b><br>
Address Offset = 32'h0000_d203<br>
Physical Address = 32'h0000_d203<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_ra_initdone</td>
<td align=left>
When this bit is set, it indicate that code/data RAM initialization process is complete<br>
This reamins set until <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_WRADDR_LSW">MICRO_A_COM_AHB_WRADDR_LSW - rmi to ahb write address LSW (bits 15:0) register</a></b><br>
Address Offset = 32'h0000_d204<br>
Physical Address = 32'h0000_d204<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_wraddr_lsw</td>
<td align=left>
These bits are used to generate the lower 16-bits of the address on the AHB-Lite bus during write transactions<br>
bit 0 is not used during 16-bit transactions and <br>
bits[1:0] are not used during 32-bit transactions <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_WRADDR_MSW">MICRO_A_COM_AHB_WRADDR_MSW - rmi to ahb write address MSW (bits 31:16) register</a></b><br>
Address Offset = 32'h0000_d205<br>
Physical Address = 32'h0000_d205<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_wraddr_msw</td>
<td align=left>
These bits are used to generate the upper 16-bits of the address on the AHB-Lite bus during write transactions<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_WRDATA_LSW">MICRO_A_COM_AHB_WRDATA_LSW - rmi to ahb write data LSW (bits 15:0) register</a></b><br>
Address Offset = 32'h0000_d206<br>
Physical Address = 32'h0000_d206<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_wrdata_lsw</td>
<td align=left>
These bits are used to generate the lower 16-bits of the data on the AHB-Lite bus during write transactions<br>
Write transaction on the AHB-Lite is initiated when this register is written <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_WRDATA_MSW">MICRO_A_COM_AHB_WRDATA_MSW - rmi to ahb write data MSW (bits 31:16) register</a></b><br>
Address Offset = 32'h0000_d207<br>
Physical Address = 32'h0000_d207<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_wrdata_msw</td>
<td align=left>
These bits are used&nbsp to generate the upper 16-bits of the data on the AHB-Lite bus during write transactions<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_RDADDR_LSW">MICRO_A_COM_AHB_RDADDR_LSW - rmi to ahb read address LSW (bits 15:0) register</a></b><br>
Address Offset = 32'h0000_d208<br>
Physical Address = 32'h0000_d208<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_rdaddr_lsw</td>
<td align=left>
These bits are used to generate the lower 16-bits of the address on the AHB-Lite bus during read transactions<br>
bit 0 is not used during 16-bit transactions and <br>
bits[1:0] are not used during 32-bit transactions <br>
Read transaction is initiated on the AHB-Lite when this register is written <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_RDADDR_MSW">MICRO_A_COM_AHB_RDADDR_MSW - rmi to ahb read address MSW (bits 31:16) register</a></b><br>
Address Offset = 32'h0000_d209<br>
Physical Address = 32'h0000_d209<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_rdaddr_msw</td>
<td align=left>
These bits are used by to generate the upper 16-bits of the address on the AHB-Lite bus during read transactions<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_RDDATA_LSW">MICRO_A_COM_AHB_RDDATA_LSW - rmi to ahb read data LSW (bits 15:0) register</a></b><br>
Address Offset = 32'h0000_d20a<br>
Physical Address = 32'h0000_d20a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_ra_rddata_lsw</td>
<td align=left>
These are the lower 16-bits of the read data from the AHB-Lite slave device <br>
Read transaction is initiated on the AHB-Lite when this register is read <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_AHB_RDDATA_MSW">MICRO_A_COM_AHB_RDDATA_MSW - rmi to ahb read data MSW (bits 31:16) register</a></b><br>
Address Offset = 32'h0000_d20b<br>
Physical Address = 32'h0000_d20b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_ra_rddata_msw</td>
<td align=left>
These are the upper 16-bits of the read data from the AHB-Lite slave device <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_PRAMIF_CONTROL0">MICRO_A_COM_PRAMIF_CONTROL0 - pram i/f to ahb control registers 0</a></b><br>
Address Offset = 32'h0000_d20c<br>
Physical Address = 32'h0000_d20c<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pramif_en</td>
<td align=left>
When this bit is set, pram if interface can generate write transactions on the&nbsp <br>
AHB-Lite bus, the start address of the transaction is specifield <br>
in the pramif_ahb_wraddr_lsw and pramif_ahb_wraddr_msw fields <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW">MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW - pram i/f to ahb write address LSW (bits 15:0) register</a></b><br>
Address Offset = 32'h0000_d20d<br>
Physical Address = 32'h0000_d20d<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pramif_ahb_wraddr_lsw</td>
<td align=left>
These bits are used to generate the lower 14-bits of the address on the AHB-Lite bus during pram interface write transactions<br>
bits[1:0] are not used for 32 transactions <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW">MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW - pram i/f to ahb write address MSW (bits 31:16) register</a></b><br>
Address Offset = 32'h0000_d20e<br>
Physical Address = 32'h0000_d20e<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pramif_ahb_wraddr_msw</td>
<td align=left>
These bits are used to generate the upper 16-bits of the address on the AHB-Lite bus during pram interface write transactions<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_A_COM Registers">Return to MICRO_A_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<H1><a NAME="MICRO_B_COM Registers">MICRO_B_COM: common register block for all lanes within each Micro Top Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD210</td><td><A HREF="#MICRO_B_COM_PVT_STATUS0">MICRO_B_COM_PVT_STATUS0</A><br>pvt temperature status register 0</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">micro_pvt_tempdata_rmi</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD211</td><td><A HREF="#MICRO_B_COM_RMI_TO_MICRO_MBOX0">MICRO_B_COM_RMI_TO_MICRO_MBOX0</A><br>rmi to micro mailbox register 0</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_rmi_to_micro_mbox0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD212</td><td><A HREF="#MICRO_B_COM_RMI_TO_MICRO_MBOX1">MICRO_B_COM_RMI_TO_MICRO_MBOX1</A><br>rmi to micro mailbox register 1</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_rmi_to_micro_mbox1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD213</td><td><A HREF="#MICRO_B_COM_MICRO_TO_RMI_MBOX0">MICRO_B_COM_MICRO_TO_RMI_MBOX0</A><br>micro to rmi mailbox register 0</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_to_rmi_mbox0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD214</td><td><A HREF="#MICRO_B_COM_MICRO_TO_RMI_MBOX1">MICRO_B_COM_MICRO_TO_RMI_MBOX1</A><br>micro to rmi mailbox register 1</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_to_rmi_mbox1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD215</td><td><A HREF="#MICRO_B_COM_RMI_MBOX_CONTROL0">MICRO_B_COM_RMI_MBOX_CONTROL0</A><br>rmi mailbox control register 0</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_gen_intr_rmi_mbox1wr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_gen_intr_rmi_mbox0wr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_mbox_send_msgin</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD216</td><td><A HREF="#MICRO_B_COM_RMI_AHB_CONTROL1">MICRO_B_COM_RMI_AHB_CONTROL1</A><br>ahb control register 1</td><td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pmi_hp_ext_ack_timeout_dis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pmi_hp_ack_timeout_dis</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_sw_pmi_hp_ext_rstb</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_sw_pmi_hp_rstb</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_m0_hresp_en</div> </td> <td align=center>16'h0007</td></tr>
<tr>
<td align=center>0xD217</td><td><A HREF="#MICRO_B_COM_RMI_AHB_STATUS1">MICRO_B_COM_RMI_AHB_STATUS1</A><br>ahb status register 1</td><td bgcolor=#CCCCCC align=center colspan="13"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pr_default_slave_error</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_default_slave_error</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_m0_default_slave_error</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD218</td><td><A HREF="#MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW">MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW</A><br>rmi to ahb auto-incremented write address LSW (bits 15:0) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_autoinc_nxt_wraddr_lsw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD219</td><td><A HREF="#MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW">MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW</A><br>rmi to ahb auto-incremented read address LSW (bits 15:0) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_ra_autoinc_nxt_rdaddr_lsw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD21A</td><td><A HREF="#MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW">MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW</A><br>pram i/f to ahb auto-incremented write address LSW (bits 15:0) register</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_pr_autoinc_nxt_wraddr_lsw</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD21B</td><td><A HREF="#MICRO_B_COM_RMI_PVT_CONTROL0">MICRO_B_COM_RMI_PVT_CONTROL0</A><br>rmi pvt temperature control register 0</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pvt_tempdata_frc</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">micro_pvt_tempdata_frcval</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_PVT_STATUS0">MICRO_B_COM_PVT_STATUS0 - pvt temperature status register 0</a></b><br>
Address Offset = 32'h0000_d210<br>
Physical Address = 32'h0000_d210<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_pvt_tempdata_rmi</td>
<td align=left>
&nbsp&nbsp temperature data <br>
&nbsp&nbsp {6'd0,tempearture_data[9:0]} <br>
&nbsp&nbsp reads the current value of the temperature data capatured <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_TO_MICRO_MBOX0">MICRO_B_COM_RMI_TO_MICRO_MBOX0 - rmi to micro mailbox register 0</a></b><br>
Address Offset = 32'h0000_d211<br>
Physical Address = 32'h0000_d211<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_rmi_to_micro_mbox0</td>
<td align=left>
There bits represents bits [15:0] of the message from rmi to micro <br>
 Write to this registers can optionaly generate an interrupt to the micro <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_TO_MICRO_MBOX1">MICRO_B_COM_RMI_TO_MICRO_MBOX1 - rmi to micro mailbox register 1</a></b><br>
Address Offset = 32'h0000_d212<br>
Physical Address = 32'h0000_d212<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_rmi_to_micro_mbox1</td>
<td align=left>
There bits represents bits [31:16] of the message from rmi to micro <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_MICRO_TO_RMI_MBOX0">MICRO_B_COM_MICRO_TO_RMI_MBOX0 - micro to rmi mailbox register 0</a></b><br>
Address Offset = 32'h0000_d213<br>
Physical Address = 32'h0000_d213<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_to_rmi_mbox0</td>
<td align=left>
There bits represents bits [15:0] of the message from rmi to micro <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_MICRO_TO_RMI_MBOX1">MICRO_B_COM_MICRO_TO_RMI_MBOX1 - micro to rmi mailbox register 1</a></b><br>
Address Offset = 32'h0000_d214<br>
Physical Address = 32'h0000_d214<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_to_rmi_mbox1</td>
<td align=left>
There bits represents bits [31:16] of the message from rmi to micro <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_MBOX_CONTROL0">MICRO_B_COM_RMI_MBOX_CONTROL0 - rmi mailbox control register 0</a></b><br>
Address Offset = 32'h0000_d215<br>
Physical Address = 32'h0000_d215<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_gen_intr_rmi_mbox1wr</td>
<td align=left>
Generate interrupt when micro_rmi_to_micro_mbox1 field is written <br>
0 - disabled <br>
1 - enbled <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_gen_intr_rmi_mbox0wr</td>
<td align=left>
Generate interrupt when micro_rmi_to_micro_mbox0 field is written <br>
0 - disabled <br>
1 - enbled <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>micro_rmi_mbox_send_msgin</td>
<td align=left>
Send message in (to the micro)<br>
This field is set by the RMIC to indicate to the Micro that the message in the <br>
rmi_to_micro_mbox1, and rmi_to_micro_mbox0 regiters is valid. <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_AHB_CONTROL1">MICRO_B_COM_RMI_AHB_CONTROL1 - ahb control register 1</a></b><br>
Address Offset = 32'h0000_d216<br>
Physical Address = 32'h0000_d216<br>
Reset Value = 16'h0007<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pmi_hp_ext_ack_timeout_dis</td>
<td align=left>
pmi_hp_ext_ack_* timeout disable<br>
When micro initates a read/write transctions on the pmi_hp_ext bus <br>
it allows upto 256 clock cycles for pmi_hp_ext_ack_mc/pmi_hp_ext_ack_uc to be asserted <br>
If pmi_hp_ext_ack_* is not received within this time, then it&nbsp <br>
 1. terminates the current transactions on the pmi_hp_ext bus <br>
 2. set the pmi_hp_ext_ack_timeout_status field of the ahbcommon_pmi_hp_status0 register.<br>
 3. performs the response error signaling on the micro AHB bus if micro_m0_hresp_en field is set to 1'b1 <br>
This timeout period/error reporting/reponse error signaling can be disabled by setting this field i.e.<br>
0: enabled&nbsp <br>
1: disabled <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pmi_hp_ack_timeout_dis</td>
<td align=left>
pmi_hp_ack_* timeout disable<br>
When micro initates a read/write transctions on the pmi_hp bus <br>
it allows upto 256 clock cycles for pmi_hp_ack_mc/pmi_hp_ack_uc to be asserted <br>
If pmi_hp_ack_* is not received within this time, then it&nbsp <br>
 1. terminates the current transactions on the pmi_hp bus <br>
 2. set the pmi_hp_ack_timeout_status field of the ahbcommon_pmi_hp_status0 register.<br>
 3. performs the response error signaling on the micro AHB bus when micro_m0_hresp_en field is set to 1'b1 <br>
This timeout period/error reporting/reponse error signaling can be disabled by setting this field i.e.<br>
0: enabled&nbsp <br>
1: disabled <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_sw_pmi_hp_ext_rstb</td>
<td align=left>
Software reset pmi_hp_ext interface logic <br>
This bit is to initialize the pmi_hp_ext block <br>
0 - reset asserted <br>
1 - reset de-asserted <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_sw_pmi_hp_rstb</td>
<td align=left>
Software reset pmi_hp interface logic <br>
This bit is to initialize the pmi_hp block <br>
0 - reset asserted <br>
1 - reset de-asserted <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_m0_hresp_en</td>
<td align=left>
m0 response error signaling enable<br>
0 - disabled <br>
1 - enabled <br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_AHB_STATUS1">MICRO_B_COM_RMI_AHB_STATUS1 - ahb status register 1</a></b><br>
Address Offset = 32'h0000_d217<br>
Physical Address = 32'h0000_d217<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_pr_default_slave_error</td>
<td align=left>
PRAM interface default slave error detected. PRAM interface attempted to access un-used address<br>
1 - error detected - latched high clear on read <br>
0 - no error <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_rmi_default_slave_error</td>
<td align=left>
register interface default slave error detected. Register interface attempted to access un-used address<br>
1 - error detected - latched high clear on read <br>
0 - no error <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_m0_default_slave_error</td>
<td align=left>
m0 default slave error detected. M0 attempted to access un-used address<br>
1 - error detected - latched high clear on read <br>
0 - no error <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW">MICRO_B_COM_RMI_RA_AUTOINC_NXT_WRADDR_LSW - rmi to ahb auto-incremented write address LSW (bits 15:0) register</a></b><br>
Address Offset = 32'h0000_d218<br>
Physical Address = 32'h0000_d218<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_ra_autoinc_nxt_wraddr_lsw</td>
<td align=left>
When the micro_autoinc_wraddr_en is set, then these bits <br>
indicate the lower 16-bits of the address that will be used <br>
"during the next write transaction.<br>
These bits allow address tracking when rmi interface auto address <br>
increment mode is used<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW">MICRO_B_COM_RMI_RA_AUTOINC_NXT_RDADDR_LSW - rmi to ahb auto-incremented read address LSW (bits 15:0) register</a></b><br>
Address Offset = 32'h0000_d219<br>
Physical Address = 32'h0000_d219<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_ra_autoinc_nxt_rdaddr_lsw</td>
<td align=left>
When the micro_autoinc_rdaddr_en is set, then these bits <br>
indicate the lower 16-bits of the address that will be used <br>
"during the next read transaction.<br>
These bits allow address tracking when rmi interface auto address <br>
increment mode is used<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW">MICRO_B_COM_RMI_PR_AUTOINC_NXT_WRADDR_LSW - pram i/f to ahb auto-incremented write address LSW (bits 15:0) register</a></b><br>
Address Offset = 32'h0000_d21a<br>
Physical Address = 32'h0000_d21a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_pr_autoinc_nxt_wraddr_lsw</td>
<td align=left>
When pram interface is used to write to the code/data RAM <br>
then these bits indicate the lower 16-bits of the address that will be used <br>
"during the next write transaction.<br>
These bits allow address tracking <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_B_COM_RMI_PVT_CONTROL0">MICRO_B_COM_RMI_PVT_CONTROL0 - rmi pvt temperature control register 0</a></b><br>
Address Offset = 32'h0000_d21b<br>
Physical Address = 32'h0000_d21b<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pvt_tempdata_frc</td>
<td align=left>
temperature dat force enable <br>
When micro_pvt_tempdata_frc field is set to 1'b1 then micro_pvt_tempdata_frcval<br>
field is used to set the temperature value. The temperature value can be read <br>
via micro_pvt_tempdata_rmi field of the pvt_status0 register or <br>
via ahbcommon_pvt_tempdata filed of the ahbcommon_pvt_tempdata register<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pvt_tempdata_frcval</td>
<td align=left>
temperature data force value<br>
When micro_pvt_tempdata_frc field is set to 1'b1 then micro_pvt_tempdata_frcval<br>
field is used to set the temperature value. The temperature value can be read <br>
via micro_pvt_tempdata_rmi field of the pvt_status0 register or <br>
via ahbcommon_pvt_tempdata filed of the ahbcommon_pvt_tempdata register<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_B_COM Registers">Return to MICRO_B_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<H1><a NAME="MICRO_C_COM Registers">MICRO_C_COM: common register block for all lanes within each Micro Top Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD220</td><td><A HREF="#MICRO_C_COM_CODE_RAM_ECCCONTROL0">MICRO_C_COM_CODE_RAM_ECCCONTROL0</A><br>code ram ecc control 0</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">micro_ecc_corrupt</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_ecc_frc_disable</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_eccg_mode</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD221</td><td><A HREF="#MICRO_C_COM_CODE_RAM_ECCCONTRO1">MICRO_C_COM_CODE_RAM_ECCCONTRO1</A><br>code ram ecc control 1</td><td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">micro_ra_ecc_wrdata</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD222</td><td><A HREF="#MICRO_C_COM_CODE_RAM_ECCSTATUS0">MICRO_C_COM_CODE_RAM_ECCSTATUS0</A><br>code ram ecc status 0</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">micro_code_ram_ecc_address</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD223</td><td><A HREF="#MICRO_C_COM_CODE_RAM_ECCSTATUS1">MICRO_C_COM_CODE_RAM_ECCSTATUS1</A><br>code ram ecc status 1</td><td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">micro_ra_ecc_rddata</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD224</td><td><A HREF="#MICRO_C_COM_CODE_RAM_TESTIFCONTROL0">MICRO_C_COM_CODE_RAM_TESTIFCONTROL0</A><br>code ram test interface control 0</td><td bgcolor=#CCCCCC align=center colspan="9"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">micro_code_ram_tm</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD225</td><td><A HREF="#MICRO_C_COM_RAM_CONTROL0">MICRO_C_COM_RAM_CONTROL0</A><br>ram configuration register 0</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_ignore_m0_code_writes</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_ramclk_noninv</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">micro_dr_size</div> </td> <td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_protect_fwcode</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_dr_looktab_en</div> </td> <td align=center>16'h8401</td></tr>
<tr>
<td align=center>0xD226</td><td><A HREF="#MICRO_C_COM_RMI_EXT_INTR_CONTROL0">MICRO_C_COM_RMI_EXT_INTR_CONTROL0</A><br>rmi external interrupt control register 0</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_m0_systemresetreq_intr_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_m0_lockup_intr_en</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_ecc_multirow_err_intr_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_ecc_uncorr_err_intr_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_ecc_corr_err_intr_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_mbox_msgout_intr_en</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD227</td><td><A HREF="#MICRO_C_COM_RMI_EXT_INTR_STATUS0">MICRO_C_COM_RMI_EXT_INTR_STATUS0</A><br>rmi external interrupt status register 0</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_m0_systemresetreq_status</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_m0_lockup_status</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_ecc_multirow_err_status</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_ecc_uncorr_err_status</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_ecc_corr_err_status</div> </td> <td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_rmi_mbox_msgout_status</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD228</td><td><A HREF="#MICRO_C_COM_RMI_PMI_IF_CONTROL0">MICRO_C_COM_RMI_PMI_IF_CONTROL0</A><br>pmi interface control register 0</td><td bgcolor=#CCCCCC align=center colspan="5"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pmi_hp_ext_fast_bktobk_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pmi_hp_ext_fast_dual_meta_ff_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pmi_hp_ext_fast_read_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="5"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pmi_hp_fast_bktobk_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pmi_hp_fast_dual_meta_ff_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">micro_pmi_hp_fast_read_en</div> </td> <td align=center>16'h0101</td></tr>
<tr>
<td align=center>0xD229</td><td><A HREF="#MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0">MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0</A><br>Silicon debug control register 0</td><td bgcolor=#CCCCCC align=center colspan="14"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">micro_silicon_debug_status_mux_sel</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD22A</td><td><A HREF="#MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0">MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0</A><br>Silicon debug status register 0</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_silicon_debug_status_muxed_data</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_CODE_RAM_ECCCONTROL0">MICRO_C_COM_CODE_RAM_ECCCONTROL0 - code ram ecc control 0</a></b><br>
Address Offset = 32'h0000_d220<br>
Physical Address = 32'h0000_d220<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ecc_corrupt</td>
<td align=left>
This field allows the ecc codes to be corrupted for testing.<br>
2'b00 - normal mode&nbsp <br>
2'b01 - corrupt the ECC code written into the code/data RAM <br>
2'b10 - corrupt data - add 1 bit data error on the RX side <br>
2'b11 - corrupt data - add 2 bit data error on the RA side <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ecc_frc_disable</td>
<td align=left>
ecc force disable <br>
0: ECC Enabled&nbsp - ECC error code generation determine by the micro_eccg_mode field <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp ECC error checking enabled in hardware mode only <br>
1: ECC Disabled - ECC error codes values written into the RAM set to zero <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp ECC error checking disabled <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_eccg_mode</td>
<td align=left>
ecc code generation mode <br>
0: Hardware mode - ECC code generated by hardware, ECC error checking enabled<br>
1: Software mode - ECC code from the rg_ra_ecc_wrdata field are written into code/data RAM<br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp ECC error checking disabled. This mode is only supported <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp&nbsp when register interface is used <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_CODE_RAM_ECCCONTRO1">MICRO_C_COM_CODE_RAM_ECCCONTRO1 - code ram ecc control 1</a></b><br>
Address Offset = 32'h0000_d221<br>
Physical Address = 32'h0000_d221<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ra_ecc_wrdata</td>
<td align=left>
This foield is used to write the ECC codes into the code/data when ECC software modes is enabled <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_CODE_RAM_ECCSTATUS0">MICRO_C_COM_CODE_RAM_ECCSTATUS0 - code ram ecc status 0</a></b><br>
Address Offset = 32'h0000_d222<br>
Physical Address = 32'h0000_d222<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_code_ram_ecc_address</td>
<td align=left>
First ecc error address <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_CODE_RAM_ECCSTATUS1">MICRO_C_COM_CODE_RAM_ECCSTATUS1 - code ram ecc status 1</a></b><br>
Address Offset = 32'h0000_d223<br>
Physical Address = 32'h0000_d223<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_ra_ecc_rddata</td>
<td align=left>
 When the register interface is used to read code/data RAM, then this field can be used<br>
 read the ECC codes currently stored in the code/data RAM<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_CODE_RAM_TESTIFCONTROL0">MICRO_C_COM_CODE_RAM_TESTIFCONTROL0 - code ram test interface control 0</a></b><br>
Address Offset = 32'h0000_d224<br>
Physical Address = 32'h0000_d224<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_code_ram_tm</td>
<td align=left>
Test Mode. <br>
&nbsp These pins are used to put the instance into various test <br>
&nbsp modes that can be used for a number of different purposes <br>
&nbsp including extended screening, yield improvement and debug. <br>
&nbsp The default mode of the instance is tm<?:0>='d0. It is&nbsp <br>
&nbsp highly recommended that the user has control over all the <br>
&nbsp tm<?:0> inputs. All tm<?:0> inputs are asynchronous. See&nbsp <br>
&nbsp the Test Modes section of the on line M16SP Web&nbsp <br>
&nbsp Specification for further details. <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_RAM_CONTROL0">MICRO_C_COM_RAM_CONTROL0 - ram configuration register 0</a></b><br>
Address Offset = 32'h0000_d225<br>
Physical Address = 32'h0000_d225<br>
Reset Value = 16'h8401<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ignore_m0_code_writes</td>
<td align=left>
Ignore Micro writes to the code portion of the RAM <br>
0 - Allow writes <br>
1 - Ignore writes <br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_ramclk_noninv</td>
<td align=left>
Code/Data RAM clock non-inverted <br>
 0 - inverted <br>
 1 - non-inverted <br>
 When non-inverted clock to RAM is used, then a wait state to be inserted during read access.<br>
 However, it eliminates the use of both edges of the clock (duty cycle) and makes the timing closer easier <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dr_size</td>
<td align=left>
Data/Code RAM allocation when the micro_dr_looktab_en field is set to 1'b1 <br>
The RAM is 36KB and this field can be used to allocate data/code RAM on a 1KB granualarity <br>
6'd0&nbsp : Data RAM = 0KB,&nbsp Code RAM = 36KB <br>
6'd1&nbsp : Data RAM = 1KB,&nbsp Code RAM = 35KB <br>
6'd2&nbsp : Data RAM = 2KB,&nbsp Code RAM = 34KB <br>
...&nbsp&nbsp : Data RAM = .. ,&nbsp Code RAM = ..&nbsp <br>
...&nbsp&nbsp : Data RAM = .. ,&nbsp Code RAM = ..&nbsp <br>
6'd35 : Data RAM = 35KB, Code RAM = 1KB <br>
6'd36 : Data RAM = 36KB, Code RAM = 0KB <br>
PLEASE NOTE: the micro in the PMD core does not have any additional RAM to store Code/Data <br>
therfore a value of 0 and 36 should not be used <br>
Reset value is 4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_protect_fwcode</td>
<td align=left>
protect firmware code during micro master reset <br>
1 - RAM address, data, chip select and write enable are set to inactive state <br>
&nbsp &nbsp to prevent timing violations from corrupting the contents of the RAM <br>
&nbsp &nbsp If this field is used then the software has to clear this filed before re-starting the micro <br>
0 - RAM address, data, chip select and write enable are set to inactive state <br>
&nbsp &nbsp by using micro_master_rstb register field to prevent timing violations from corrupting the contents of the RAM <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dr_looktab_en</td>
<td align=left>
Data RAM lookup table enable <br>
1 - Data RAM mapped in the data region by hardware <br>
&nbsp &nbsp starting at address 0x2000_0000 (for software compatibilty) <br>
0 - Data RAM not mapped by hardware <br>
&nbsp &nbsp Firmware defines code/data regiions <br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_RMI_EXT_INTR_CONTROL0">MICRO_C_COM_RMI_EXT_INTR_CONTROL0 - rmi external interrupt control register 0</a></b><br>
Address Offset = 32'h0000_d226<br>
Physical Address = 32'h0000_d226<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_rmi_m0_systemresetreq_intr_en</td>
<td align=left>
M0 systemresetreq interrupt enable <br>
When this field is set to 1'b1 then the micro_rmi_m0_systemresetreq_status field of the rmi_ext_intr_status0<br>
registers generate an interrupt on the micro_ext_intr pin<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_rmi_m0_lockup_intr_en</td>
<td align=left>
M0 lockup interrupt enable<br>
When this field is set to 1'b1 then the micro_rmi_m0_lockup_status field of the rmi_ext_intr_status0<br>
registers generate an interrupt on the micro_ext_intr pin<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_rmi_ecc_multirow_err_intr_en</td>
<td align=left>
ECC error on multiple row detect interrupt enable <br>
When this field is set to 1'b1 then the micro_rmi_ecc_multirow_err_status field of the rmi_ext_intr_status0<br>
registers generate an interrupt on the micro_ext_intr pin<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_rmi_ecc_uncorr_err_intr_en</td>
<td align=left>
ECC 2 bit un-correctable error detect interrupt enable <br>
When this field is set to 1'b1 then the micro_rmi_ecc_uncorr_err_status field of the rmi_ext_intr_status0<br>
registers generate an interrupt on the micro_ext_intr pin<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_rmi_ecc_corr_err_intr_en</td>
<td align=left>
ECC 1 bit correctable error detect interrupt enable <br>
When this field is set to 1'b1 then the micro_rmi_ecc_corr_err_status field of the rmi_ext_intr_status0<br>
registers generate an interrupt on the micro_ext_intr pin<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_rmi_mbox_msgout_intr_en</td>
<td align=left>
Message out (from Micro) interrupt enable <br>
When this field is set to 1'b1 then the micro_rmi_mbox_msgout_status field of the rmi_ext_intr_status0<br>
registers generate an interrupt on the micro_ext_intr pin<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_RMI_EXT_INTR_STATUS0">MICRO_C_COM_RMI_EXT_INTR_STATUS0 - rmi external interrupt status register 0</a></b><br>
Address Offset = 32'h0000_d227<br>
Physical Address = 32'h0000_d227<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_rmi_m0_systemresetreq_status</td>
<td align=left>
M0 systemresetreq status<br>
This field indicates the status of the M0 "systemresetreq" signal <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_rmi_m0_lockup_status</td>
<td align=left>
M0 lockup status<br>
This field indicates the status of the M0 "lockup" signal <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_rmi_ecc_multirow_err_status</td>
<td align=left>
ECC error on multiple row detected&nbsp status <br>
This field is set to 1'b1 when the ECC logic detects correctable or uncorrecatble errors on multiple rows. <br>
This bits remain remains set until this register is read<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_rmi_ecc_uncorr_err_status</td>
<td align=left>
ECC 2 bit un-correctable error detected status <br>
This field is set to 1'b1 when the ECC logic detects one bit un-correctable error. <br>
This bits remain remains set until this register is read<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_rmi_ecc_corr_err_status</td>
<td align=left>
ECC 1 bit correctable error detected status <br>
This field is set to 1'b1 when the ECC logic detects one bit correctable error. <br>
This bits remain remains set until this register is read<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_rmi_mbox_msgout_status</td>
<td align=left>
Message out (from Micro) status <br>
This field is set to 1'b1 when the RMIC receives a message from the Micro. <br>
It indicates to the RMIC that the message on the micro_to_rmi_mbox3, <br>
micro_to_rmi_mbox2, micro_to_rmi_mbox1 and micro_to_rmi_mbox0 registers is valid <br>
This bits remain remains set until this register is read<br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_RMI_PMI_IF_CONTROL0">MICRO_C_COM_RMI_PMI_IF_CONTROL0 - pmi interface control register 0</a></b><br>
Address Offset = 32'h0000_d228<br>
Physical Address = 32'h0000_d228<br>
Reset Value = 16'h0101<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pmi_hp_ext_fast_bktobk_en</td>
<td align=left>
pmi_hp_ext interface fast back to back enable <br>
1 - skip over some of the states in the fsm during back to back transition <br>
0 - state transitions as in f28 <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pmi_hp_ext_fast_dual_meta_ff_en</td>
<td align=left>
pmi_hp_ext interface fast dual meta flops enable <br>
1 - use both the rising and falling edges of the clock for dual meta flops <br>
0 - use only the rising edges of the clock for dual meta flops<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pmi_hp_ext_fast_read_en</td>
<td align=left>
pmi hp ext interface fast read enable <br>
1 - use pmi_hp_ext_read_vld during read <br>
0 - use pmi_hp_ext_ack during read<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:03</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pmi_hp_fast_bktobk_en</td>
<td align=left>
pmi hp interface fast back to back enable <br>
1 - skip over some of the states in the fsm during back to back transition <br>
0 - state transitions as in f28 <br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pmi_hp_fast_dual_meta_ff_en</td>
<td align=left>
pmi hp interface fast dual meta flops enable <br>
1 - use both the rising and falling edges of the clock for dual meta flops <br>
0 - use only the rising edges of the clock for dual meta flops<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_pmi_hp_fast_read_en</td>
<td align=left>
pmi hp interface fast read enable <br>
1 - use pmi_hp_read_vld during read<br>
0 - use pmi_hp_ack during read<br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0">MICRO_C_COM_RMI_SILICON_DEBUG_CONTROL0 - Silicon debug control register 0</a></b><br>
Address Offset = 32'h0000_d229<br>
Physical Address = 32'h0000_d229<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:02</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_silicon_debug_status_mux_sel</td>
<td align=left>
This field is used to select the data to be muxed to rmi_silicon_debug_status0 registers&nbsp <br>
0 - register interface - {5'd0, init_req,&nbsp wraddr_changed,&nbsp write_req, <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp rdaddr_changed, read_req, ra_state[1:0], <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp 1'b0, ra_his_state[2:0]} <br>
1 - pram interface&nbsp &nbsp&nbsp - {2'b00, pif_state_status[1:0], pif_his_state_status[3:0], <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp pr_hready, pr_cr_chipsel, pr_state[1:0], 1'b0, <br>
&nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp &nbsp pr_his_state[2:0]};<br>
2 - pmi_hp interface&nbsp&nbsp - {1'b0, pmi_state[2:0], 4'h0, pmi_his_state[7:0]} <br>
3 - pmi_hp_ext interface&nbsp&nbsp - {1'b0, pmi_state[2:0], 4'h0, pmi_his_state[7:0]} <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0">MICRO_C_COM_RMI_SILICON_DEBUG_STATUS0 - Silicon debug status register 0</a></b><br>
Address Offset = 32'h0000_d22a<br>
Physical Address = 32'h0000_d22a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>micro_silicon_debug_status_muxed_data</td>
<td align=left>
Muxed status data is made avaialable on this field.&nbsp <br>
micro_silicon_debug_status_mux_sel is used to select the data source <br>
Reset value is 0.</td></tr>
</table><p>
<A HREF="#MICRO_C_COM Registers">Return to MICRO_C_COM: common register block for all lanes within each Micro Top Table</A><p>
<hr>
<H1><a NAME="MICRO_INFO_COM Registers">MICRO_INFO_COM: Status Register for all Lanes  within each Micro Top Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD230</td><td><A HREF="#MICRO_INFO_COM_CTRL0">MICRO_INFO_COM_CTRL0</A><br>MicroController Version Number</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">uc_version</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD231</td><td><A HREF="#MICRO_INFO_COM_EVAL_STAT">MICRO_INFO_COM_EVAL_STAT</A><br>Equalization Status for all lanes</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">err_clr3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">err_clr2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">err_clr1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">err_clr0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_done_3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_done_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_done_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_done_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eval_err_3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eval_err_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eval_err_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eval_err_0</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_eval_3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_eval_2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_eval_1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_eval_0</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="MICRO_INFO_COM_CTRL0">MICRO_INFO_COM_CTRL0 - MicroController Version Number</a></b><br>
Address Offset = 32'h0000_d230<br>
Physical Address = 32'h0000_d230<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_version</td>
<td align=left>
MicroController Version Number<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_INFO_COM Registers">Return to MICRO_INFO_COM: Status Register for all Lanes  within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_INFO_COM_EVAL_STAT">MICRO_INFO_COM_EVAL_STAT - Equalization Status for all lanes</a></b><br>
Address Offset = 32'h0000_d231<br>
Physical Address = 32'h0000_d231<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>err_clr3</td>
<td align=left>
Indicates Invalid Request was processed<br>
 Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>err_clr2</td>
<td align=left>
Indicates Invalid Request was processed<br>
 Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>err_clr1</td>
<td align=left>
Indicates Invalid Request was processed<br>
 Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>err_clr0</td>
<td align=left>
Indicates Invalid Request was processed<br>
 Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_done_3</td>
<td align=left>
Indicates Equalization is complete and assert Phy_Status<br>
&nbsp Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_done_2</td>
<td align=left>
Indicates Equalization is complete and assert Phy_Status<br>
&nbsp Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_done_1</td>
<td align=left>
Indicates Equalization is complete and assert Phy_Status<br>
&nbsp Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_done_0</td>
<td align=left>
Indicates Equalization is complete and assert Phy_Status<br>
&nbsp Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eval_err_3</td>
<td align=left>
Indicates last Equalization was out of range <br>
&nbsp Cleared when Invalid Request has been processed<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eval_err_2</td>
<td align=left>
Indicates last Equalization was out of range <br>
&nbsp Cleared when Invalid Request has been processed<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eval_err_1</td>
<td align=left>
Indicates last Equalization was out of range <br>
&nbsp Cleared when Invalid Request has been processed<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eval_err_0</td>
<td align=left>
Indicates last Equalization was out of range <br>
&nbsp Cleared when Invalid Request has been processed<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_eval_3</td>
<td align=left>
Indicates request for Equalization <br>
&nbsp Cleared when Equalization is complete<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_eval_2</td>
<td align=left>
Indicates request for Equalization <br>
&nbsp Cleared when Equalization is complete<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_eval_1</td>
<td align=left>
Indicates request for Equalization <br>
&nbsp Cleared when Equalization is complete<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_eval_0</td>
<td align=left>
Indicates request for Equalization <br>
&nbsp Cleared when Equalization is complete<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_INFO_COM Registers">Return to MICRO_INFO_COM: Status Register for all Lanes  within each Micro Top Table</A><p>
<hr>
<H1><a NAME="MICRO_CTRL0 Registers">MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD240</td><td><A HREF="#MICRO_CTRL0_UC_CTRL0">MICRO_CTRL0_UC_CTRL0</A><br>MicroController Gen3 Ready Bit</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_gen3_rdy</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD241</td><td><A HREF="#MICRO_CTRL0_UC_CTRL1">MICRO_CTRL0_UC_CTRL1</A><br>MicroController Feeback Direction Change and Figure of Merit Control Register</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eval_done</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eval_err_clr</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fdbk_dir_chg</div> </td> <td bgcolor=#FFFFFF align=center colspan="8"><div class="HT">fig_merit</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD242</td><td><A HREF="#MICRO_CTRL0_UC_CTRL2">MICRO_CTRL0_UC_CTRL2</A><br>MicroController Gen1/Gen2 Peaking Filter Control</td><td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">pf2_lowp_ctrl_g2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_pf_hiz_g2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">pf_ctrl_g2</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">pf2_lowp_ctrl_g1</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_pf_hiz_g1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">pf_ctrl_g1</div> </td> <td align=center>16'h0707</td></tr>
<tr>
<td align=center>0xD243</td><td><A HREF="#MICRO_CTRL0_UC_CTRL3">MICRO_CTRL0_UC_CTRL3</A><br>MicroController Gen1/Gen2 VGA Control</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_en_dfe_clk_G1G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rx_m1_thresh_zero_G1G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rx_vga3_ctrl_G1G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rx_vga2_ctrl_G1G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">rx_vga1_ctrl_G1G2</div> </td> <td align=center>16'h1fff</td></tr>
<tr>
<td align=center>0xD244</td><td><A HREF="#MICRO_CTRL0_LP_INFO0">MICRO_CTRL0_LP_INFO0</A><br>Link Partner's Pre/Main Coeffecient</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">lp_main_coeff</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">lp_pre_coeff</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD245</td><td><A HREF="#MICRO_CTRL0_LP_INFO1">MICRO_CTRL0_LP_INFO1</A><br>RX Hint and Link Partner's Post Coeffecient</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">rx_hint</div> </td> <td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">lp_post_coeff</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD246</td><td><A HREF="#MICRO_CTRL0_LP_INFO2">MICRO_CTRL0_LP_INFO2</A><br>Low Frequency and Full Swing</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">tx_lf</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">lp_fs</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD247</td><td><A HREF="#MICRO_CTRL0_UC_EVAL_STAT">MICRO_CTRL0_UC_EVAL_STAT</A><br>Equalization Status</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">err_clr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_done</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eval_err</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">eq_eval</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="MICRO_CTRL0_UC_CTRL0">MICRO_CTRL0_UC_CTRL0 - MicroController Gen3 Ready Bit</a></b><br>
Address Offset = 32'h0000_d240<br>
Physical Address = 32'h0000_d240<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_gen3_rdy</td>
<td align=left>
Once uC is released from reset, this bit will indicate<br>
 ready for Gen3, set by uC<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_CTRL0 Registers">Return to MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_CTRL0_UC_CTRL1">MICRO_CTRL0_UC_CTRL1 - MicroController Feeback Direction Change and Figure of Merit Control Register</a></b><br>
Address Offset = 32'h0000_d241<br>
Physical Address = 32'h0000_d241<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>eval_done</td>
<td align=left>
When asserted indicates uC is done calculating <br>
 fdbk_dir_chg and/or fig_merit and assert Phy Status<br>
This bit will be cleared when eq_eval is asserted<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>SC</td>
<td align=left valign=top>eval_err_clr</td>
<td align=left>
When asserted indicates the uC's last evaluation<br>
 was incorrect and this invalid request was <br>
 processed and is cleared<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fdbk_dir_chg</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fig_merit</td>
<td align=left>
tbd<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_CTRL0 Registers">Return to MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_CTRL0_UC_CTRL2">MICRO_CTRL0_UC_CTRL2 - MicroController Gen1/Gen2 Peaking Filter Control</a></b><br>
Address Offset = 32'h0000_d242<br>
Physical Address = 32'h0000_d242<br>
Reset Value = 16'h0707<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pf2_lowp_ctrl_g2</td>
<td align=left>
Low Freq PF, low pass. Gray code<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pf_hiz_g2</td>
<td align=left>
Enable hiz mode for peaking filter, shift the boost peak to a higher freq.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pf_ctrl_g2</td>
<td align=left>
Init value of OS Gen 2 rate peaking filter. Gray code.<br>
Reset value is 0x7.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pf2_lowp_ctrl_g1</td>
<td align=left>
Low Freq PF, low pass. Gray code<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pf_hiz_g1</td>
<td align=left>
Enable hiz mode for peaking filter, shift the boost peak to a higher freq.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pf_ctrl_g1</td>
<td align=left>
Init value of OS Gen 2 rate peaking filter. Gray code.<br>
Reset value is 0x7.</td></tr>
</table><p>
<A HREF="#MICRO_CTRL0 Registers">Return to MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_CTRL0_UC_CTRL3">MICRO_CTRL0_UC_CTRL3 - MicroController Gen1/Gen2 VGA Control</a></b><br>
Address Offset = 32'h0000_d243<br>
Physical Address = 32'h0000_d243<br>
Reset Value = 16'h1fff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_en_dfe_clk_G1G2</td>
<td align=left>
<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_m1_thresh_zero_G1G2</td>
<td align=left>
<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_vga3_ctrl_G1G2</td>
<td align=left>
<br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_vga2_ctrl_G1G2</td>
<td align=left>
<br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_vga1_ctrl_G1G2</td>
<td align=left>
<br>
Reset value is 0xf.</td></tr>
</table><p>
<A HREF="#MICRO_CTRL0 Registers">Return to MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_CTRL0_LP_INFO0">MICRO_CTRL0_LP_INFO0 - Link Partner's Pre/Main Coeffecient</a></b><br>
Address Offset = 32'h0000_d244<br>
Physical Address = 32'h0000_d244<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lp_main_coeff</td>
<td align=left>
Link Partner's Main Coeffecient<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lp_pre_coeff</td>
<td align=left>
Link Partner's Pre Coeffecient<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_CTRL0 Registers">Return to MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_CTRL0_LP_INFO1">MICRO_CTRL0_LP_INFO1 - RX Hint and Link Partner's Post Coeffecient</a></b><br>
Address Offset = 32'h0000_d245<br>
Physical Address = 32'h0000_d245<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:12</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hint</td>
<td align=left>
Link Partner's Main Coeffecient<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lp_post_coeff</td>
<td align=left>
Link Partner's Post Coeffecient<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_CTRL0 Registers">Return to MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_CTRL0_LP_INFO2">MICRO_CTRL0_LP_INFO2 - Low Frequency and Full Swing</a></b><br>
Address Offset = 32'h0000_d246<br>
Physical Address = 32'h0000_d246<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>tx_lf</td>
<td align=left>
Low Frequency value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>lp_fs</td>
<td align=left>
Full Swing value<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_CTRL0 Registers">Return to MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_CTRL0_UC_EVAL_STAT">MICRO_CTRL0_UC_EVAL_STAT - Equalization Status</a></b><br>
Address Offset = 32'h0000_d247<br>
Physical Address = 32'h0000_d247<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>err_clr</td>
<td align=left>
Indicates Invalid Request was processed<br>
 Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_done</td>
<td align=left>
Indicates Equalization is complete and assert Phy_Status<br>
&nbsp Cleared on new equalization request<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eval_err</td>
<td align=left>
Indicates last Equalization was out of range <br>
&nbsp Cleared when Invalid Request has been processed<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>eq_eval</td>
<td align=left>
Indicates request for Equalization <br>
&nbsp Cleared when Equalization is complete<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_CTRL0 Registers">Return to MICRO_CTRL0: Control Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<H1><a NAME="MICRO_DBG Registers">MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD250</td><td><A HREF="#MICRO_DBG_STATUS0">MICRO_DBG_STATUS0</A><br>System Status&nbsp 0</td><td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rate_sel</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">rx_sigdet</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">rx_sigdet_st</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">uc_dbg_dsc_state</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD251</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG1">MICRO_DBG_MICRO_DEBUG1</A><br>Micro Debug 1</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD252</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG2">MICRO_DBG_MICRO_DEBUG2</A><br>Micro Debug 2</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg2</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD253</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG3">MICRO_DBG_MICRO_DEBUG3</A><br>Micro Debug 3</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg3</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD254</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG4">MICRO_DBG_MICRO_DEBUG4</A><br>Micro Debug 4</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg4</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD255</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG5">MICRO_DBG_MICRO_DEBUG5</A><br>Micro Debug 5</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg5</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD256</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG6">MICRO_DBG_MICRO_DEBUG6</A><br>Micro Debug 6</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg6</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD257</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG7">MICRO_DBG_MICRO_DEBUG7</A><br>Micro Debug 7</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg7</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD258</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG8">MICRO_DBG_MICRO_DEBUG8</A><br>Micro Debug 8</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg8</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD259</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG9">MICRO_DBG_MICRO_DEBUG9</A><br>Micro Debug 9</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg9</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD25A</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG10">MICRO_DBG_MICRO_DEBUG10</A><br>Micro Debug 10</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg10</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD25B</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG11">MICRO_DBG_MICRO_DEBUG11</A><br>Micro Debug 11</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg11</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD25C</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG12">MICRO_DBG_MICRO_DEBUG12</A><br>Micro Debug 12</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg12</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD25D</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG13">MICRO_DBG_MICRO_DEBUG13</A><br>Micro Debug 13</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg13</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD25E</td><td><A HREF="#MICRO_DBG_MICRO_DEBUG14">MICRO_DBG_MICRO_DEBUG14</A><br>Micro Debug 14</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">micro_dbg14</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_STATUS0">MICRO_DBG_STATUS0 - System Status  0</a></b><br>
Address Offset = 32'h0000_d250<br>
Physical Address = 32'h0000_d250<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rate_sel</td>
<td align=left>
Rate Select: 00=Gen1, 01=Gen2, 10=Gen3<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_sigdet</td>
<td align=left>
10&nbsp&nbsp 9&nbsp&nbsp 8<br>
 x&nbsp&nbsp x&nbsp&nbsp 1 = DSC<br>
 x&nbsp&nbsp 1&nbsp&nbsp x = MAC<br>
 1&nbsp&nbsp x&nbsp&nbsp x = RAW<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:05</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_sigdet_st</td>
<td align=left>
ARM_ST&nbsp &nbsp &nbsp &nbsp&nbsp = 3'h0<br>
PLL_LOCK_ST&nbsp &nbsp = 3'h1<br>
EIEOS_DET_ST&nbsp&nbsp = 3'h2<br>
SIGNAL_ON_ST&nbsp&nbsp = 3'h3<br>
SIGNAL_DROP_ST = 3'h4<br>
WAIT_ST&nbsp &nbsp &nbsp &nbsp = 3'h5<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>uc_dbg_dsc_state</td>
<td align=left>
DSC State - refer to register 0xD01E for description<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG1">MICRO_DBG_MICRO_DEBUG1 - Micro Debug 1</a></b><br>
Address Offset = 32'h0000_d251<br>
Physical Address = 32'h0000_d251<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg1</td>
<td align=left>
Micro Debug 1 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG2">MICRO_DBG_MICRO_DEBUG2 - Micro Debug 2</a></b><br>
Address Offset = 32'h0000_d252<br>
Physical Address = 32'h0000_d252<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg2</td>
<td align=left>
Micro Debug 2 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG3">MICRO_DBG_MICRO_DEBUG3 - Micro Debug 3</a></b><br>
Address Offset = 32'h0000_d253<br>
Physical Address = 32'h0000_d253<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg3</td>
<td align=left>
Micro Debug 3 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG4">MICRO_DBG_MICRO_DEBUG4 - Micro Debug 4</a></b><br>
Address Offset = 32'h0000_d254<br>
Physical Address = 32'h0000_d254<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg4</td>
<td align=left>
Micro Debug 4 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG5">MICRO_DBG_MICRO_DEBUG5 - Micro Debug 5</a></b><br>
Address Offset = 32'h0000_d255<br>
Physical Address = 32'h0000_d255<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg5</td>
<td align=left>
Micro Debug 5 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG6">MICRO_DBG_MICRO_DEBUG6 - Micro Debug 6</a></b><br>
Address Offset = 32'h0000_d256<br>
Physical Address = 32'h0000_d256<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg6</td>
<td align=left>
Micro Debug 6 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG7">MICRO_DBG_MICRO_DEBUG7 - Micro Debug 7</a></b><br>
Address Offset = 32'h0000_d257<br>
Physical Address = 32'h0000_d257<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg7</td>
<td align=left>
Micro Debug 7 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG8">MICRO_DBG_MICRO_DEBUG8 - Micro Debug 8</a></b><br>
Address Offset = 32'h0000_d258<br>
Physical Address = 32'h0000_d258<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg8</td>
<td align=left>
Micro Debug 8 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG9">MICRO_DBG_MICRO_DEBUG9 - Micro Debug 9</a></b><br>
Address Offset = 32'h0000_d259<br>
Physical Address = 32'h0000_d259<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg9</td>
<td align=left>
Micro Debug 9 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG10">MICRO_DBG_MICRO_DEBUG10 - Micro Debug 10</a></b><br>
Address Offset = 32'h0000_d25a<br>
Physical Address = 32'h0000_d25a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg10</td>
<td align=left>
Micro Debug 10 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG11">MICRO_DBG_MICRO_DEBUG11 - Micro Debug 11</a></b><br>
Address Offset = 32'h0000_d25b<br>
Physical Address = 32'h0000_d25b<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg11</td>
<td align=left>
Micro Debug 11 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG12">MICRO_DBG_MICRO_DEBUG12 - Micro Debug 12</a></b><br>
Address Offset = 32'h0000_d25c<br>
Physical Address = 32'h0000_d25c<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg12</td>
<td align=left>
Micro Debug 12 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG13">MICRO_DBG_MICRO_DEBUG13 - Micro Debug 13</a></b><br>
Address Offset = 32'h0000_d25d<br>
Physical Address = 32'h0000_d25d<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg13</td>
<td align=left>
Micro Debug 13 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<b><a NAME="MICRO_DBG_MICRO_DEBUG14">MICRO_DBG_MICRO_DEBUG14 - Micro Debug 14</a></b><br>
Address Offset = 32'h0000_d25e<br>
Physical Address = 32'h0000_d25e<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>micro_dbg14</td>
<td align=left>
Micro Debug 14 Register<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MICRO_DBG Registers">Return to MICRO_DBG: Debug Registers [One Copy Per Lane] within each Micro Top Table</A><p>
<hr>
<H1><a NAME="DSC_G Registers">DSC_G: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD260</td><td><A HREF="#DSC_G_DSC_SM_CTL_15">DSC_G_DSC_SM_CTL_15</A><br>DSC SM Ctl 15</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">L1_phase_err_offset_en_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">L1_phase_err_offset_en_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">L0s_phase_err_offset_en_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">L0s_phase_err_offset_en_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">L0s_phase_err_offset_en_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">phase_err_offset_en_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">phase_err_offset_en_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">phase_err_offset_en_G1</div> </td> <td align=center>16'hffff</td></tr>
<tr>
<td align=center>0xD261</td><td><A HREF="#DSC_G_DSC_SM_CTL_16">DSC_G_DSC_SM_CTL_16</A><br>DSC SM Ctl 16</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxL1Active_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxL1Active_frc_val</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">phase_err_offset_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">phase_err_offset_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">phase_err_offset_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">L1_phase_err_offset_en_G3</div> </td> <td align=center>16'h0003</td></tr>
<tr>
<td align=center>0xD262</td><td><A HREF="#DSC_G_DSC_SM_CTL_17">DSC_G_DSC_SM_CTL_17</A><br>DSC SM Ctl 17</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">L1_phase_err_offset_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">L0s_phase_err_offset_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">L0s_phase_err_offset_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">L0s_phase_err_offset_G1</div> </td> <td align=center>16'h0224</td></tr>
<tr>
<td align=center>0xD263</td><td><A HREF="#DSC_G_DSC_SM_CTL_18">DSC_G_DSC_SM_CTL_18</A><br>DSC SM Ctl 18</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxL0sL1Failure_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxL0sL1Failure_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_frz_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_frz_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_frz_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_frz_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_frz_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_frz_frc_val</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">L1_phase_err_offset_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">L1_phase_err_offset_G2</div> </td> <td align=center>16'h0022</td></tr>
<tr>
<td align=center>0xD264</td><td><A HREF="#DSC_G_DSC_SM_CTL_19">DSC_G_DSC_SM_CTL_19</A><br>DSC SM Ctl 19</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxL0sActive_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxL0sActive_frc_val</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">L0sL1_lfsr_cnt_G2</div> </td> <td align=center>16'h1df7</td></tr>
<tr>
<td align=center>0xD265</td><td><A HREF="#DSC_G_DSC_SM_CTL_20">DSC_G_DSC_SM_CTL_20</A><br>DSC SM Ctl 20</td><td bgcolor=#CCCCCC align=center colspan="3"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">L0sL1_lfsr_cnt_G3</div> </td> <td align=center>16'h17f1</td></tr>
<tr>
<td align=center>0xD266</td><td><A HREF="#DSC_G_DSC_SM_CTL_21">DSC_G_DSC_SM_CTL_21</A><br>DSC SM Ctl 21</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">hwtune_en_G1G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">ucuse_en_G1G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">use_facq_done_G1G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">norm_lfsr_cnt_G1G2</div> </td> <td align=center>16'h1257</td></tr>
<tr>
<td align=center>0xD267</td><td><A HREF="#DSC_G_DSC_SM_CTL_22">DSC_G_DSC_SM_CTL_22</A><br>DSC SM Ctl 22</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">facq_en_disable_G3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">facq_en_disable_G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">facq_en_disable_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">norm_lfsr_cnt_G3</div> </td> <td align=center>16'h1c1e</td></tr>
<tr>
<td align=center>0xD268</td><td><A HREF="#DSC_G_DSC_SM_CTL_23">DSC_G_DSC_SM_CTL_23</A><br>DSC SM Ctl 23</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_peak_polarity</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L1_cdr_sttl_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L1_cdr_sttl_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L1_cdr_sttl_timeout_G1</div> </td> <td align=center>16'h210c</td></tr>
<tr>
<td align=center>0xD269</td><td><A HREF="#DSC_G_DSC_SM_CTL_24">DSC_G_DSC_SM_CTL_24</A><br>DSC SM Ctl 24</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_acc_reset</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">slicer_offset_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">slicer_offset_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">slicer_offset_timeout_G1</div> </td> <td align=center>16'h2000</td></tr>
<tr>
<td align=center>0xD26A</td><td><A HREF="#DSC_G_DSC_SM_CTL_25">DSC_G_DSC_SM_CTL_25</A><br>DSC SM Ctl 25</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">dc_offset_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">dc_offset_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">dc_offset_timeout_G1</div> </td> <td align=center>16'h3180</td></tr>
<tr>
<td align=center>0xD26B</td><td><A HREF="#DSC_G_DSC_SM_CTL_26">DSC_G_DSC_SM_CTL_26</A><br>DSC SM Ctl 26</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">adj_pi_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">step_dir</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">m1_minus_d_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">m1_minus_d_G1</div> </td> <td align=center>16'h8000</td></tr>
<tr>
<td align=center>0xD26C</td><td><A HREF="#DSC_G_DSC_SM_CTL_27">DSC_G_DSC_SM_CTL_27</A><br>DSC SM Ctl 27</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_use_odd_G3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_use_even_G3</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_use_odd_G1G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dc_offset_use_even_G1G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_sm_manual_mode</div> </td> <td bgcolor=#FFFFFF align=center colspan="7"><div class="HT">m1_minus_d_G3</div> </td> <td align=center>16'h0ea0</td></tr>
<tr>
<td align=center>0xD26D</td><td><A HREF="#DSC_G_DSC_SM_CTL_28">DSC_G_DSC_SM_CTL_28</A><br>DSC SM Ctl 28</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_sm_tmux_sel</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_zero_from_m1_slicer_g2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">cdr_zero_from_m1_slicer_g1</div> </td> <td bgcolor=#FFFFFF align=center colspan="13"><div class="HT">L0sL1_lfsr_cnt_G1</div> </td> <td align=center>16'h0bd8</td></tr>
<tr>
<td align=center>0xD26E</td><td><A HREF="#DSC_G_DSC_SM_CTL_29">DSC_G_DSC_SM_CTL_29</A><br>DSC SM Ctl 29</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">sigdet_frc_init</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">disable_L0s_exit</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">disable_L1_exit</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_slicer_offset_done_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_slicer_offset_done_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_slicer_offset_cnt_frc</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dsc_slicer_offset_cnt_frc_val</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">redo_slicer_calibration</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">slicer_calibration_mask</div> </td> <td align=center>16'h0040</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_15">DSC_G_DSC_SM_CTL_15 - DSC SM Ctl 15</a></b><br>
Address Offset = 32'h0000_d260<br>
Physical Address = 32'h0000_d260<br>
Reset Value = 16'hffff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_phase_err_offset_en_G2</td>
<td align=left>
 Phase Error Offset Enable for L0sL1_ACQ_CDR states in gen2 speed. <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_phase_err_offset_en_G1</td>
<td align=left>
 Phase Error Offset Enable for L0sL1_ACQ_CDR states in gen1 speed. <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_phase_err_offset_en_G3</td>
<td align=left>
 Phase Error Offset Enable for L0sL1_ACQ_CDR states in gen3 speed. <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_phase_err_offset_en_G2</td>
<td align=left>
 Phase Error Offset Enable for L0sL1_ACQ_CDR states in gen2 speed. <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_phase_err_offset_en_G1</td>
<td align=left>
 Phase Error Offset Enable for L0sL1_ACQ_CDR states in gen1 speed. <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset_en_G3</td>
<td align=left>
 Phase Error Offset Enable for non-L0sL1_ACQ_CDR states in gen3 speed. <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset_en_G2</td>
<td align=left>
 Phase Error Offset Enable for non-L0sL1_ACQ_CDR states in gen2 speed. <br>
Reset value is 0x3.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset_en_G1</td>
<td align=left>
 Phase Error Offset Enable for non-L0sL1_ACQ_CDR states in gen1 speed. <br>
Reset value is 0x3.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_16">DSC_G_DSC_SM_CTL_16 - DSC SM Ctl 16</a></b><br>
Address Offset = 32'h0000_d261<br>
Physical Address = 32'h0000_d261<br>
Reset Value = 16'h0003<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RxL1Active_frc</td>
<td align=left>
 Force RXL1Active <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RxL1Active_frc_val</td>
<td align=left>
 Force RXL1Active value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset_G3</td>
<td align=left>
 Phase Error Offset for non-L0sL1_ACQ_CDR states in gen3 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to
7/4, depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset_G2</td>
<td align=left>
 Phase Error Offset for non-L0sL1_ACQ_CDR states in gen2 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to
7/4, depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>phase_err_offset_G1</td>
<td align=left>
 Phase Error Offset for non-L0sL1_ACQ_CDR states in gen1 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to
7/4, depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_phase_err_offset_en_G3</td>
<td align=left>
 Phase Error Offset Enable for L0sL1_ACQ_CDR states in gen3 speed. <br>
Reset value is 0x3.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_17">DSC_G_DSC_SM_CTL_17 - DSC SM Ctl 17</a></b><br>
Address Offset = 32'h0000_d262<br>
Physical Address = 32'h0000_d262<br>
Reset Value = 16'h0224<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_phase_err_offset_G1</td>
<td align=left>
 Phase Error Offset for L0sL1_ACQ_CDR states in gen1 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to 7/4,
depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_phase_err_offset_G3</td>
<td align=left>
 Phase Error Offset for L0sL1_ACQ_CDR states in gen3 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to 7/4,
depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_phase_err_offset_G2</td>
<td align=left>
 Phase Error Offset for L0sL1_ACQ_CDR states in gen2 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to 7/4,
depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_phase_err_offset_G1</td>
<td align=left>
 Phase Error Offset for L0sL1_ACQ_CDR states in gen3 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to 7/4,
depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x4.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_18">DSC_G_DSC_SM_CTL_18 - DSC SM Ctl 18</a></b><br>
Address Offset = 32'h0000_d263<br>
Physical Address = 32'h0000_d263<br>
Reset Value = 16'h0022<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RxL0sL1Failure_frc</td>
<td align=left>
Force RxL0sL1Failure <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RxL0sL1Failure_frc_val</td>
<td align=left>
Force RxL0sL1Failure value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_frz_frc</td>
<td align=left>
 DC Offset freeze force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_frz_frc_val</td>
<td align=left>
 DC Offset freeze force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_frz_frc</td>
<td align=left>
 DFE freeze force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_frz_frc_val</td>
<td align=left>
 DFE freeze force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_frz_frc</td>
<td align=left>
 VGA freeze force. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>vga_frz_frc_val</td>
<td align=left>
 VGA freeze force value. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_phase_err_offset_G3</td>
<td align=left>
 Phase Error Offset for L0sL1_ACQ_CDR states in gen3 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to 7/4,
depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_phase_err_offset_G2</td>
<td align=left>
 Phase Error Offset for L0sL1_ACQ_CDR states in gen2 speed. Signed value. Valid range is -8 to 7. This translates to either -8/2 to 7/2 or -8/4 to 7/4,
depending on how rg_phase_err_offset_mult_2 is set. By default is is -8/4 to 7/4 adding into VCO reg. <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_19">DSC_G_DSC_SM_CTL_19 - DSC SM Ctl 19</a></b><br>
Address Offset = 32'h0000_d264<br>
Physical Address = 32'h0000_d264<br>
Reset Value = 16'h1df7<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RxL0sActive_frc</td>
<td align=left>
 Force RXL0sActive <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>RxL0sActive_frc_val</td>
<td align=left>
 Force RXL0sActive value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0sL1_lfsr_cnt_G2</td>
<td align=left>
 LFSR timer start value for L0sL1 timers in gen2 speed. (12ns) <br>
Reset value is 0x1df7.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_20">DSC_G_DSC_SM_CTL_20 - DSC SM Ctl 20</a></b><br>
Address Offset = 32'h0000_d265<br>
Physical Address = 32'h0000_d265<br>
Reset Value = 16'h17f1<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:13</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0sL1_lfsr_cnt_G3</td>
<td align=left>
 LFSR timer start value for L0sL1 timers in gen3 speed. (10 ns) <br>
Reset value is 0x17f1.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_21">DSC_G_DSC_SM_CTL_21 - DSC SM Ctl 21</a></b><br>
Address Offset = 32'h0000_d266<br>
Physical Address = 32'h0000_d266<br>
Reset Value = 16'h1257<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hwtune_en_G1G2</td>
<td align=left>
 Unfreeze trnsum, DFE and VGA in gen1/gen2 speed. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>ucuse_en_G1G2</td>
<td align=left>
 Disable the gating of uc_active and uc_tune_en in gen1/gen2 speed. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>use_facq_done_G1G2</td>
<td align=left>
" Enable FACQ_DONE state in gen1/gen2 speed<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>norm_lfsr_cnt_G1G2</td>
<td align=left>
 LFSR timer start value for non-L0sL1 timers in gen1/gen2 speed. <br>
Reset value is 0x1257.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_22">DSC_G_DSC_SM_CTL_22 - DSC SM Ctl 22</a></b><br>
Address Offset = 32'h0000_d267<br>
Physical Address = 32'h0000_d267<br>
Reset Value = 16'h1c1e<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>facq_en_disable_G3</td>
<td align=left>
 Disable fast acquisition in gen3 speed. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>facq_en_disable_G2</td>
<td align=left>
 Disable fast acquisition in gen3 speed. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>facq_en_disable_G1</td>
<td align=left>
 Disable fast acquisition in gen3 speed. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>norm_lfsr_cnt_G3</td>
<td align=left>
 LFSR timer start value for non-L0sL1 timers in gen3 speed. <br>
Reset value is 0x1c1e.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_23">DSC_G_DSC_SM_CTL_23 - DSC SM Ctl 23</a></b><br>
Address Offset = 32'h0000_d268<br>
Physical Address = 32'h0000_d268<br>
Reset Value = 16'h210c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_peak_polarity</td>
<td align=left>
inverts the peak information before the phase detector&nbsp <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_cdr_sttl_timeout_G3</td>
<td align=left>
 Defines timeout value for the L0sL1_CDR_STTL state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_cdr_sttl_timeout_G2</td>
<td align=left>
 Defines timeout value for the L0sL1_CDR_STTL state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_cdr_sttl_timeout_G1</td>
<td align=left>
 Defines timeout value for the L0sL1_CDR_STTL state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xc.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_24">DSC_G_DSC_SM_CTL_24 - DSC SM Ctl 24</a></b><br>
Address Offset = 32'h0000_d269<br>
Physical Address = 32'h0000_d269<br>
Reset Value = 16'h2000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_acc_reset</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>slicer_offset_timeout_G3</td>
<td align=left>
 Defines timeout value for the SLICER_OFFSET state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>slicer_offset_timeout_G2</td>
<td align=left>
 Defines timeout value for the SLICER_OFFSET state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>slicer_offset_timeout_G1</td>
<td align=left>
 Defines timeout value for the SLICER_OFFSET state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_25">DSC_G_DSC_SM_CTL_25 - DSC SM Ctl 25</a></b><br>
Address Offset = 32'h0000_d26a<br>
Physical Address = 32'h0000_d26a<br>
Reset Value = 16'h3180<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_timeout_G3</td>
<td align=left>
 Defines timeout value for the DC_OFFSET state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xc.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_timeout_G2</td>
<td align=left>
 Defines timeout value for the DC_OFFSET state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xc.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_timeout_G1</td>
<td align=left>
 Defines timeout value for the DC_OFFSET state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_26">DSC_G_DSC_SM_CTL_26 - DSC SM Ctl 26</a></b><br>
Address Offset = 32'h0000_d26b<br>
Physical Address = 32'h0000_d26b<br>
Reset Value = 16'h8000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>adj_pi_en</td>
<td align=left>
 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>step_dir</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>m1_minus_d_G2</td>
<td align=left>
 sample clock phase offset for gen2 speed <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>m1_minus_d_G1</td>
<td align=left>
 sample clock phase offset for gen1 speed <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_27">DSC_G_DSC_SM_CTL_27 - DSC SM Ctl 27</a></b><br>
Address Offset = 32'h0000_d26c<br>
Physical Address = 32'h0000_d26c<br>
Reset Value = 16'h0ea0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_use_odd_G3</td>
<td align=left>
 dc offset use odd data <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_use_even_G3</td>
<td align=left>
 dc offset use even data <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_use_odd_G1G2</td>
<td align=left>
 dc offset use odd data <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dc_offset_use_even_G1G2</td>
<td align=left>
 dc offset use even data <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_sm_manual_mode</td>
<td align=left>
Manually adjust PI when DSC_SM is in ADJ_PI state<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>m1_minus_d_G3</td>
<td align=left>
sample clock phase offset for gen3 speed <br>
Reset value is 0x20.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_28">DSC_G_DSC_SM_CTL_28 - DSC SM Ctl 28</a></b><br>
Address Offset = 32'h0000_d26d<br>
Physical Address = 32'h0000_d26d<br>
Reset Value = 16'h0bd8<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_sm_tmux_sel</td>
<td align=left>
Select DSC_SM signals to the test bus<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_zero_from_m1_slicer_g2</td>
<td align=left>
 Take zero crossing from data slicer (odd) in Gen2 mode <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_zero_from_m1_slicer_g1</td>
<td align=left>
 Take zero crossing from data slicer (odd) in Gen1 mode <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0sL1_lfsr_cnt_G1</td>
<td align=left>
 LFSR timer start value for L0sL1 timers in gen1 speed. (20ns) <br>
Reset value is 0xbd8.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_G_DSC_SM_CTL_29">DSC_G_DSC_SM_CTL_29 - DSC SM Ctl 29</a></b><br>
Address Offset = 32'h0000_d26e<br>
Physical Address = 32'h0000_d26e<br>
Reset Value = 16'h0040<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>sigdet_frc_init</td>
<td align=left>
 Force DSC_SM state to INIT state when no sigdet <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>disable_L0s_exit</td>
<td align=left>
 Disable DSC_SM L0s exit <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>disable_L1_exit</td>
<td align=left>
 Disable DSC_SM L1 exit <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_slicer_offset_done_frc</td>
<td align=left>
 force dsc_slicer_offset_done value <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_slicer_offset_done_frc_val</td>
<td align=left>
 force dsc_slicer_offset_done value <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_slicer_offset_cnt_frc</td>
<td align=left>
 force dsc_slicer_offset_cnt <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:07</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_slicer_offset_cnt_frc_val</td>
<td align=left>
 force dsc_slicer_offset_cnt value<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>redo_slicer_calibration</td>
<td align=left>
 When DSC_SM restarts, redo slicer calibration<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>slicer_calibration_mask</td>
<td align=left>
 Slicer Calibration Mask.&nbsp <br>
 1 means skip slicer offset calibration.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_G Registers">Return to DSC_G: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DSC_H Registers">DSC_H: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD270</td><td><A HREF="#DSC_H_DSC_SM_CTL_30">DSC_H_DSC_SM_CTL_30</A><br>DSC SM Ctl 30</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_pattern_sel_lock_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_pattern_sel_steady_state_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_pattern_sel_steady_state_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_pattern_sel_steady_state_G1</div> </td> <td align=center>16'hffff</td></tr>
<tr>
<td align=center>0xD271</td><td><A HREF="#DSC_H_DSC_SM_CTL_31">DSC_H_DSC_SM_CTL_31</A><br>DSC SM Ctl 31</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_sm_pause_entry</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dsc_sm_pause_exit</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dsc_lock_in_uc_tune</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">dsc_lock_in_hw_tune</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_pattern_sel_lock_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_pattern_sel_lock_G1</div> </td> <td align=center>16'h00ff</td></tr>
<tr>
<td align=center>0xD272</td><td><A HREF="#DSC_H_DSC_SM_CTL_32">DSC_H_DSC_SM_CTL_32</A><br>DSC SM Ctl 32</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_clken_frc</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">dfe_clken_frc_val</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rx_pi_step_size_norm_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rx_pi_step_size_norm_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rx_pi_step_size_norm_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rx_pi_step_size_facq_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rx_pi_step_size_facq_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rx_pi_step_size_facq_G1</div> </td> <td bgcolor=#CCCCCC align=center colspan="2"><div class="HT">reserved</div> </td> <td align=center>16'h0514</td></tr>
<tr>
<td align=center>0xD273</td><td><A HREF="#DSC_H_DSC_SM_CTL_33">DSC_H_DSC_SM_CTL_33</A><br>DSC SM Ctl 33</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">pcie_g1_condition_mask_e</div> </td> <td align=center>16'h0155</td></tr>
<tr>
<td align=center>0xD274</td><td><A HREF="#DSC_H_DSC_SM_CTL_34">DSC_H_DSC_SM_CTL_34</A><br>DSC SM Ctl 34</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="10"><div class="HT">pcie_g1_condition_mask_o</div> </td> <td align=center>16'h0155</td></tr>
<tr>
<td align=center>0xD275</td><td><A HREF="#DSC_H_DSC_SM_STATUS_0">DSC_H_DSC_SM_STATUS_0</A><br>DSC SM Status 0</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">vga_op_short</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxFastAcqEnable_mux</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxFastAcqEnable_G1G2</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">RxFastAcqEnable_G3</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_H_DSC_SM_CTL_30">DSC_H_DSC_SM_CTL_30 - DSC SM Ctl 30</a></b><br>
Address Offset = 32'h0000_d270<br>
Physical Address = 32'h0000_d270<br>
Reset Value = 16'hffff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_pattern_sel_lock_G3</td>
<td align=left>
 Select which CDR edge to use for locking in Gen3<br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_pattern_sel_steady_state_G3</td>
<td align=left>
 Select which CDR edge to use for steady state in Gen3<br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_pattern_sel_steady_state_G2</td>
<td align=left>
 Select which CDR edge to use for steady state in Gen2<br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_pattern_sel_steady_state_G1</td>
<td align=left>
 Select which CDR edge to use for steady state in Gen1<br>
Reset value is 0xf.</td></tr>
</table><p>
<A HREF="#DSC_H Registers">Return to DSC_H: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_H_DSC_SM_CTL_31">DSC_H_DSC_SM_CTL_31 - DSC SM Ctl 31</a></b><br>
Address Offset = 32'h0000_d271<br>
Physical Address = 32'h0000_d271<br>
Reset Value = 16'h00ff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_sm_pause_entry</td>
<td align=left>
 DSC enter PAUSE state from INIT state<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_sm_pause_exit</td>
<td align=left>
 DSC exit PAUSE state<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:11</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_lock_in_uc_tune</td>
<td align=left>
 dsc lock asserts in UC_TUNE state (bit2:gen2 bit1:gen1 bit0:gen0)<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>10:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dsc_lock_in_hw_tune</td>
<td align=left>
 dsc lock asserts in HW_TUNE state (bit2:gen2 bit1:gen1 bit0:gen0)<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_pattern_sel_lock_G2</td>
<td align=left>
 Select which CDR edge to use for locking in Gen2<br>
Reset value is 0xf.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_pattern_sel_lock_G1</td>
<td align=left>
 Select which CDR edge to use for locking in Gen1<br>
Reset value is 0xf.</td></tr>
</table><p>
<A HREF="#DSC_H Registers">Return to DSC_H: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_H_DSC_SM_CTL_32">DSC_H_DSC_SM_CTL_32 - DSC SM Ctl 32</a></b><br>
Address Offset = 32'h0000_d272<br>
Physical Address = 32'h0000_d272<br>
Reset Value = 16'h0514<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_clken_frc</td>
<td align=left>
 Force dfe_clken<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>dfe_clken_frc_val</td>
<td align=left>
 Force value of dfe_clken <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_step_size_norm_G3</td>
<td align=left>
 RX Phase interperator phase step size for non fast acquisition states in gen3 speed. 2:step size=4 1:step size=2 0:step_size=1<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_step_size_norm_G2</td>
<td align=left>
 RX Phase interperator phase step size for non fast acquisition states in gen2 speed. 2:step size=4 1:step size=2 0:step_size=1<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_step_size_norm_G1</td>
<td align=left>
 RX Phase interperator phase step size for non fast acquisition states in gen1 speed. 2:step size=4 1:step size=2 0:step_size=1<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_step_size_facq_G3</td>
<td align=left>
 RX Phase interperator phase step size for fast acquisition states in gen3 speed. 2:step size=4 1:step size=2 0:step_size=1<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_step_size_facq_G2</td>
<td align=left>
 RX Phase interperator phase step size for fast acquisition statesin gen2 speed. 2:step size=4 1:step size=2 0:step_size=1<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rx_pi_step_size_facq_G1</td>
<td align=left>
 RX Phase interperator phase step size for fast acquisition states in gen1 speed. 2:step size=4 1:step size=2 0:step_size=1<br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#DSC_H Registers">Return to DSC_H: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_H_DSC_SM_CTL_33">DSC_H_DSC_SM_CTL_33 - DSC SM Ctl 33</a></b><br>
Address Offset = 32'h0000_d273<br>
Physical Address = 32'h0000_d273<br>
Reset Value = 16'h0155<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pcie_g1_condition_mask_e</td>
<td align=left>
 Mask out the individual bit metrics in trnsum_cmn_block_e during gen1 eye monitor<br>
Reset value is 0x155.</td></tr>
</table><p>
<A HREF="#DSC_H Registers">Return to DSC_H: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_H_DSC_SM_CTL_34">DSC_H_DSC_SM_CTL_34 - DSC SM Ctl 34</a></b><br>
Address Offset = 32'h0000_d274<br>
Physical Address = 32'h0000_d274<br>
Reset Value = 16'h0155<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pcie_g1_condition_mask_o</td>
<td align=left>
 Mask out the individual bit metrics in trnsum_cmn_block_o during gen1 eye monitor<br>
Reset value is 0x155.</td></tr>
</table><p>
<A HREF="#DSC_H Registers">Return to DSC_H: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_H_DSC_SM_STATUS_0">DSC_H_DSC_SM_STATUS_0 - DSC SM Status 0</a></b><br>
Address Offset = 32'h0000_d275<br>
Physical Address = 32'h0000_d275<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>vga_op_short</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>RxFastAcqEnable_mux</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>RxFastAcqEnable_G1G2</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>RxFastAcqEnable_G3</td>
<td align=left>
 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_H Registers">Return to DSC_H: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DSC_I Registers">DSC_I: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD280</td><td><A HREF="#DSC_I_RX_HIST_STAT_0">DSC_I_RX_HIST_STAT_0</A><br>RX Histogram Status 0</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_00</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD281</td><td><A HREF="#DSC_I_RX_HIST_STAT_1">DSC_I_RX_HIST_STAT_1</A><br>RX Histogram Status 1</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_01</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD282</td><td><A HREF="#DSC_I_RX_HIST_STAT_2">DSC_I_RX_HIST_STAT_2</A><br>RX Histogram Status 2</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_02</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD283</td><td><A HREF="#DSC_I_RX_HIST_STAT_3">DSC_I_RX_HIST_STAT_3</A><br>RX Histogram Status 3</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_03</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD284</td><td><A HREF="#DSC_I_RX_HIST_STAT_4">DSC_I_RX_HIST_STAT_4</A><br>RX Histogram Status 4</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_04</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD285</td><td><A HREF="#DSC_I_RX_HIST_STAT_5">DSC_I_RX_HIST_STAT_5</A><br>RX Histogram Status 5</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_05</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD286</td><td><A HREF="#DSC_I_RX_HIST_STAT_6">DSC_I_RX_HIST_STAT_6</A><br>RX Histogram Status 6</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_06</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD287</td><td><A HREF="#DSC_I_RX_HIST_STAT_7">DSC_I_RX_HIST_STAT_7</A><br>RX Histogram Status 7</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_07</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD288</td><td><A HREF="#DSC_I_RX_HIST_STAT_8">DSC_I_RX_HIST_STAT_8</A><br>RX Histogram Status 8</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_08</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD289</td><td><A HREF="#DSC_I_RX_HIST_STAT_9">DSC_I_RX_HIST_STAT_9</A><br>RX Histogram Status 9</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_09</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD28A</td><td><A HREF="#DSC_I_RX_HIST_STAT_10">DSC_I_RX_HIST_STAT_10</A><br>RX Histogram Status 10</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_10</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD28B</td><td><A HREF="#DSC_I_RX_HIST_STAT_11">DSC_I_RX_HIST_STAT_11</A><br>RX Histogram Status 11</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_11</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD28C</td><td><A HREF="#DSC_I_RX_HIST_STAT_12">DSC_I_RX_HIST_STAT_12</A><br>RX Histogram Status 12</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_12</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD28D</td><td><A HREF="#DSC_I_RX_HIST_STAT_13">DSC_I_RX_HIST_STAT_13</A><br>RX Histogram Status 13</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">rx_hist_13</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD28E</td><td><A HREF="#DSC_I_RX_HIST_CTRL">DSC_I_RX_HIST_CTRL</A><br>RX Histogram Controls</td><td bgcolor=#CCCCCC align=center colspan="12"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_hist_clr</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">rg_hist_stop</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">rg_hist_rd_mux_sel</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_0">DSC_I_RX_HIST_STAT_0 - RX Histogram Status 0</a></b><br>
Address Offset = 32'h0000_d280<br>
Physical Address = 32'h0000_d280<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_00</td>
<td align=left>
{pll_lock,rate_select,fast_acq_gen3,fast_acq_gen12 <br>
 eieos_detect,eios_detect,dsc_lock,dsc_state[4:0] <br>
 sigdet_mac,sigdet_dsc,afe_sigdet_filt<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_1">DSC_I_RX_HIST_STAT_1 - RX Histogram Status 1</a></b><br>
Address Offset = 32'h0000_d281<br>
Physical Address = 32'h0000_d281<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_01</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_2">DSC_I_RX_HIST_STAT_2 - RX Histogram Status 2</a></b><br>
Address Offset = 32'h0000_d282<br>
Physical Address = 32'h0000_d282<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_02</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_3">DSC_I_RX_HIST_STAT_3 - RX Histogram Status 3</a></b><br>
Address Offset = 32'h0000_d283<br>
Physical Address = 32'h0000_d283<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_03</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_4">DSC_I_RX_HIST_STAT_4 - RX Histogram Status 4</a></b><br>
Address Offset = 32'h0000_d284<br>
Physical Address = 32'h0000_d284<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_04</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_5">DSC_I_RX_HIST_STAT_5 - RX Histogram Status 5</a></b><br>
Address Offset = 32'h0000_d285<br>
Physical Address = 32'h0000_d285<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_05</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_6">DSC_I_RX_HIST_STAT_6 - RX Histogram Status 6</a></b><br>
Address Offset = 32'h0000_d286<br>
Physical Address = 32'h0000_d286<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_06</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_7">DSC_I_RX_HIST_STAT_7 - RX Histogram Status 7</a></b><br>
Address Offset = 32'h0000_d287<br>
Physical Address = 32'h0000_d287<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_07</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_8">DSC_I_RX_HIST_STAT_8 - RX Histogram Status 8</a></b><br>
Address Offset = 32'h0000_d288<br>
Physical Address = 32'h0000_d288<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_08</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_9">DSC_I_RX_HIST_STAT_9 - RX Histogram Status 9</a></b><br>
Address Offset = 32'h0000_d289<br>
Physical Address = 32'h0000_d289<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_09</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_10">DSC_I_RX_HIST_STAT_10 - RX Histogram Status 10</a></b><br>
Address Offset = 32'h0000_d28a<br>
Physical Address = 32'h0000_d28a<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_10</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_11">DSC_I_RX_HIST_STAT_11 - RX Histogram Status 11</a></b><br>
Address Offset = 32'h0000_d28b<br>
Physical Address = 32'h0000_d28b<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_11</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_12">DSC_I_RX_HIST_STAT_12 - RX Histogram Status 12</a></b><br>
Address Offset = 32'h0000_d28c<br>
Physical Address = 32'h0000_d28c<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_12</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_STAT_13">DSC_I_RX_HIST_STAT_13 - RX Histogram Status 13</a></b><br>
Address Offset = 32'h0000_d28d<br>
Physical Address = 32'h0000_d28d<br>
Reset Value = 16'h0000<br>
Access = RO (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RO</td>
<td align=left valign=top>rx_hist_13</td>
<td align=left>
refer to rx_hist_stat_0 defn <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_I_RX_HIST_CTRL">DSC_I_RX_HIST_CTRL - RX Histogram Controls</a></b><br>
Address Offset = 32'h0000_d28e<br>
Physical Address = 32'h0000_d28e<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:04</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_hist_clr</td>
<td align=left>
 RX Histogram Clear<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_hist_stop</td>
<td align=left>
 RX Histogram Stop<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>rg_hist_rd_mux_sel</td>
<td align=left>
 RX Histogram Read Mux Select<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_I Registers">Return to DSC_I: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="DSC_J Registers">DSC_J: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD290</td><td><A HREF="#DSC_J_DSC_SM_CTL_0">DSC_J_DSC_SM_CTL_0</A><br>DSC SM Ctl 0</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">uc_adj_pi</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">acq_cdr_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">acq_cdr_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">acq_cdr_timeout_G1</div> </td> <td align=center>16'h210c</td></tr>
<tr>
<td align=center>0xD291</td><td><A HREF="#DSC_J_DSC_SM_CTL_1">DSC_J_DSC_SM_CTL_1</A><br>DSC SM Ctl 1</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">cdr_settle_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">cdr_settle_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">cdr_settle_timeout_G1</div> </td> <td align=center>16'h210c</td></tr>
<tr>
<td align=center>0xD292</td><td><A HREF="#DSC_J_DSC_SM_CTL_2">DSC_J_DSC_SM_CTL_2</A><br>DSC SM Ctl 2</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">hw_tune_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">hw_tune_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">hw_tune_timeout_G1</div> </td> <td align=center>16'h6000</td></tr>
<tr>
<td align=center>0xD293</td><td><A HREF="#DSC_J_DSC_SM_CTL_3">DSC_J_DSC_SM_CTL_3</A><br>DSC SM Ctl 3</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">facq_wait_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">facq_wait_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">facq_wait_timeout_G1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD294</td><td><A HREF="#DSC_J_DSC_SM_CTL_4">DSC_J_DSC_SM_CTL_4</A><br>DSC SM Ctl 4</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L0s_acq_cdr_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L0s_acq_cdr_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L0s_acq_cdr_timeout_G1</div> </td> <td align=center>16'h1088</td></tr>
<tr>
<td align=center>0xD295</td><td><A HREF="#DSC_J_DSC_SM_CTL_5">DSC_J_DSC_SM_CTL_5</A><br>DSC SM Ctl 5</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L1_acq_cdr_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L1_acq_cdr_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L1_acq_cdr_timeout_G1</div> </td> <td align=center>16'h210c</td></tr>
<tr>
<td align=center>0xD296</td><td><A HREF="#DSC_J_DSC_SM_CTL_6">DSC_J_DSC_SM_CTL_6</A><br>DSC SM Ctl 6</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L0s_cdr_sttl_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L0s_cdr_sttl_timeout_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L0s_cdr_sttl_timeout_G1</div> </td> <td align=center>16'h1088</td></tr>
<tr>
<td align=center>0xD297</td><td><A HREF="#DSC_J_DSC_SM_CTL_7">DSC_J_DSC_SM_CTL_7</A><br>DSC SM Ctl 7</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L1_hw_tune_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">L0s_hw_tune_timeout_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">measure_timeout_G3</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD298</td><td><A HREF="#DSC_J_DSC_SM_CTL_8">DSC_J_DSC_SM_CTL_8</A><br>DSC SM Ctl 8</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L0s_acqcdr_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L0s_acqcdr_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_norm_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_norm_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_norm_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_acqcdr_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_acqcdr_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_acqcdr_G1</div> </td> <td align=center>16'ha56a</td></tr>
<tr>
<td align=center>0xD299</td><td><A HREF="#DSC_J_DSC_SM_CTL_9">DSC_J_DSC_SM_CTL_9</A><br>DSC SM Ctl 9</td><td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L1_cdrsttl_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L0s_cdrsttl_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L0s_cdrsttl_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L0s_cdrsttl_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L1_acqcdr_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L1_acqcdr_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L1_acqcdr_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L0s_acqcdr_G3</div> </td> <td align=center>16'h55aa</td></tr>
<tr>
<td align=center>0xD29A</td><td><A HREF="#DSC_J_DSC_SM_CTL_10">DSC_J_DSC_SM_CTL_10</A><br>DSC SM Ctl 10</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_acqcdr_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_acqcdr_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_acqcdr_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L1_cdrsttl_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="2"><div class="HT">cdr_bwsel_prop_L1_cdrsttl_G2</div> </td> <td align=center>16'h0005</td></tr>
<tr>
<td align=center>0xD29B</td><td><A HREF="#DSC_J_DSC_SM_CTL_11">DSC_J_DSC_SM_CTL_11</A><br>DSC SM Ctl 11</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L0s_acqcdr_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_norm_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_norm_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_norm_G1</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD29C</td><td><A HREF="#DSC_J_DSC_SM_CTL_12">DSC_J_DSC_SM_CTL_12</A><br>DSC SM Ctl 12</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L1_acqcdr_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L1_acqcdr_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L0s_acqcdr_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L0s_acqcdr_G2</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD29D</td><td><A HREF="#DSC_J_DSC_SM_CTL_13">DSC_J_DSC_SM_CTL_13</A><br>DSC SM Ctl 13</td><td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L0s_cdrsttl_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L0s_cdrsttl_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L0s_cdrsttl_G1</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L1_acqcdr_G3</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD29E</td><td><A HREF="#DSC_J_DSC_SM_CTL_14">DSC_J_DSC_SM_CTL_14</A><br>DSC SM Ctl 14</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L1_cdrsttl_G3</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L1_cdrsttl_G2</div> </td> <td bgcolor=#FFFFFF align=center colspan="4"><div class="HT">cdr_bwsel_integ_L1_cdrsttl_G1</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_0">DSC_J_DSC_SM_CTL_0 - DSC SM Ctl 0</a></b><br>
Address Offset = 32'h0000_d290<br>
Physical Address = 32'h0000_d290<br>
Reset Value = 16'h210c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>uc_adj_pi</td>
<td align=left>
 In the PAUSE state of DSC state machine, use firmware to adjust PI. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>acq_cdr_timeout_G3</td>
<td align=left>
 Defines timeout value for the ACQ_CDR state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>acq_cdr_timeout_G2</td>
<td align=left>
 Defines timeout value for the ACQ_CDR state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>acq_cdr_timeout_G1</td>
<td align=left>
 Defines timeout value for the ACQ_CDR state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xc.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_1">DSC_J_DSC_SM_CTL_1 - DSC SM Ctl 1</a></b><br>
Address Offset = 32'h0000_d291<br>
Physical Address = 32'h0000_d291<br>
Reset Value = 16'h210c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_settle_timeout_G3</td>
<td align=left>
 Defines timeout value for the CDR_SETTLE state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_settle_timeout_G2</td>
<td align=left>
 Defines timeout value for the CDR_SETTLE state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_settle_timeout_G1</td>
<td align=left>
 Defines timeout value for the CDR_SETTLE state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xc.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_2">DSC_J_DSC_SM_CTL_2 - DSC SM Ctl 2</a></b><br>
Address Offset = 32'h0000_d292<br>
Physical Address = 32'h0000_d292<br>
Reset Value = 16'h6000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_tune_timeout_G3</td>
<td align=left>
 Defines timeout value for the HW_TUNE state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x18.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_tune_timeout_G2</td>
<td align=left>
 Defines timeout value for the HW_TUNE state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>hw_tune_timeout_G1</td>
<td align=left>
 Defines timeout value for the HW_TUNE state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_3">DSC_J_DSC_SM_CTL_3 - DSC SM Ctl 3</a></b><br>
Address Offset = 32'h0000_d293<br>
Physical Address = 32'h0000_d293<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>facq_wait_timeout_G3</td>
<td align=left>
 Defines timeout value for the FACQ_WAIT state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>facq_wait_timeout_G2</td>
<td align=left>
 Defines timeout value for the FACQ_WAIT state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>facq_wait_timeout_G1</td>
<td align=left>
 Defines timeout value for the FACQ_WAIT state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_4">DSC_J_DSC_SM_CTL_4 - DSC SM Ctl 4</a></b><br>
Address Offset = 32'h0000_d294<br>
Physical Address = 32'h0000_d294<br>
Reset Value = 16'h1088<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_acq_cdr_timeout_G3</td>
<td align=left>
 Defines timeout value for the L0sL1_ACQ_CDR state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_acq_cdr_timeout_G2</td>
<td align=left>
 Defines timeout value for the L0sL1_ACQ_CDR state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_acq_cdr_timeout_G1</td>
<td align=left>
 Defines timeout value for the L0sL1_ACQ_CDR state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_5">DSC_J_DSC_SM_CTL_5 - DSC SM Ctl 5</a></b><br>
Address Offset = 32'h0000_d295<br>
Physical Address = 32'h0000_d295<br>
Reset Value = 16'h210c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_acq_cdr_timeout_G3</td>
<td align=left>
 Defines timeout value for the L0sL1_ACQ_CDR state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_acq_cdr_timeout_G2</td>
<td align=left>
 Defines timeout value for the L0sL1_ACQ_CDR state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_acq_cdr_timeout_G1</td>
<td align=left>
 Defines timeout value for the L0sL1_ACQ_CDR state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0xc.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_6">DSC_J_DSC_SM_CTL_6 - DSC SM Ctl 6</a></b><br>
Address Offset = 32'h0000_d296<br>
Physical Address = 32'h0000_d296<br>
Reset Value = 16'h1088<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_cdr_sttl_timeout_G3</td>
<td align=left>
 Defines timeout value for the L0sL1_CDR_STTL state timer in gen3 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_cdr_sttl_timeout_G2</td>
<td align=left>
 Defines timeout value for the L0sL1_CDR_STTL state timer in gen2 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x4.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_cdr_sttl_timeout_G1</td>
<td align=left>
 Defines timeout value for the L0sL1_CDR_STTL state timer in gen1 speed.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x8.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_7">DSC_J_DSC_SM_CTL_7 - DSC SM Ctl 7</a></b><br>
Address Offset = 32'h0000_d297<br>
Physical Address = 32'h0000_d297<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L1_hw_tune_timeout_G3</td>
<td align=left>
 Defines timeout value for the L0sL1_HW_TUNE state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>L0s_hw_tune_timeout_G3</td>
<td align=left>
 Defines timeout value for the L0sL1_HW_TUNE state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>measure_timeout_G3</td>
<td align=left>
 Defines timeout value for the MEASURE state timer.&nbsp Valid range is 0 to 31 which is mapped to 0 to 448 LFSR wraps.<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_8">DSC_J_DSC_SM_CTL_8 - DSC SM Ctl 8</a></b><br>
Address Offset = 32'h0000_d298<br>
Physical Address = 32'h0000_d298<br>
Reset Value = 16'ha56a<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L0s_acqcdr_G2</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_ACQ_CDR states in gen2 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L0s_acqcdr_G1</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_ACQ_CDR states in gen1 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_norm_G3</td>
<td align=left>
 CDR Proportional Bandwidth select for non ACQ_CDR states in gen3 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_norm_G2</td>
<td align=left>
 CDR Proportional Bandwidth select for non ACQ_CDR states in gen2 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_norm_G1</td>
<td align=left>
 CDR Proportional Bandwidth select for non ACQ_CDR states in gen1 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_acqcdr_G3</td>
<td align=left>
&nbsp CDR Proportional Bandwidth select for ACQ_CDR state in gen3 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_acqcdr_G2</td>
<td align=left>
&nbsp CDR Proportional Bandwidth select for ACQ_CDR state in gen2 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_acqcdr_G1</td>
<td align=left>
&nbsp CDR Proportional Bandwidth select for ACQ_CDR state in gen1 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_9">DSC_J_DSC_SM_CTL_9 - DSC SM Ctl 9</a></b><br>
Address Offset = 32'h0000_d299<br>
Physical Address = 32'h0000_d299<br>
Reset Value = 16'h55aa<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L1_cdrsttl_G1</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_CDR_STTL states in gen1 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L0s_cdrsttl_G3</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_CDR_STTL states in gen3 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:10</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L0s_cdrsttl_G2</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_CDR_STTL states in gen2 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L0s_cdrsttl_G1</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_CDR_STTL states in gen1 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L1_acqcdr_G3</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_ACQ_CDR states in gen3 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L1_acqcdr_G2</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_ACQ_CDR states in gen2 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L1_acqcdr_G1</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_ACQ_CDR states in gen1 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L0s_acqcdr_G3</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_ACQ_CDR states in gen3 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x2.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_10">DSC_J_DSC_SM_CTL_10 - DSC SM Ctl 10</a></b><br>
Address Offset = 32'h0000_d29a<br>
Physical Address = 32'h0000_d29a<br>
Reset Value = 16'h0005<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_acqcdr_G3</td>
<td align=left>
 CDR Integ Bandwidth select for ACQ_CDR state in gen3 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_acqcdr_G2</td>
<td align=left>
 CDR Integ Bandwidth select for ACQ_CDR state in gen2 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_acqcdr_G1</td>
<td align=left>
 CDR Integ Bandwidth select for ACQ_CDR state in gen1 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L1_cdrsttl_G3</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_CDR_STTL states in gen3 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_prop_L1_cdrsttl_G2</td>
<td align=left>
 CDR Proportional Bandwidth select for L0sL1_CDR_STTL states in gen2 speed. <br>
&nbsp {0, 1, 2} map to {2^1, 2^2, 2^0} <br>
&nbsp 2^2 has a user beware attached to it. Use is when max number of edges per rclk20 * osx2p_pherr_gain are guaranteed to be < 15&nbsp <br>
Reset value is 0x1.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_11">DSC_J_DSC_SM_CTL_11 - DSC SM Ctl 11</a></b><br>
Address Offset = 32'h0000_d29b<br>
Physical Address = 32'h0000_d29b<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L0s_acqcdr_G1</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_ACQ_CDR state in gen1 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_norm_G3</td>
<td align=left>
 CDR Integ Bandwidth select for non ACQ_CDR and L0sL1_ACQ_CDR states in gen3 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_norm_G2</td>
<td align=left>
 CDR Integ Bandwidth select for non ACQ_CDR and L0sL1_ACQ_CDR states in gen3 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_norm_G1</td>
<td align=left>
 CDR Integ Bandwidth select for non ACQ_CDR and L0sL1_ACQ_CDR states in gen3 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_12">DSC_J_DSC_SM_CTL_12 - DSC SM Ctl 12</a></b><br>
Address Offset = 32'h0000_d29c<br>
Physical Address = 32'h0000_d29c<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L1_acqcdr_G2</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_ACQ_CDR state in gen2 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L1_acqcdr_G1</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_ACQ_CDR state in gen1 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L0s_acqcdr_G3</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_ACQ_CDR state in gen3 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L0s_acqcdr_G2</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_ACQ_CDR state in gen2 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_13">DSC_J_DSC_SM_CTL_13 - DSC SM Ctl 13</a></b><br>
Address Offset = 32'h0000_d29d<br>
Physical Address = 32'h0000_d29d<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L0s_cdrsttl_G3</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_CDR_STTL state in gen3 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L0s_cdrsttl_G2</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_CDR_STTL state in gen2 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L0s_cdrsttl_G1</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_CDR_STTL state in gen1 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L1_acqcdr_G3</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_ACQ_CDR state in gen3 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="DSC_J_DSC_SM_CTL_14">DSC_J_DSC_SM_CTL_14 - DSC SM Ctl 14</a></b><br>
Address Offset = 32'h0000_d29e<br>
Physical Address = 32'h0000_d29e<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:08</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L1_cdrsttl_G3</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_CDR_STTL state in gen3 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>07:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L1_cdrsttl_G2</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_CDR_STTL state in gen2 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>cdr_bwsel_integ_L1_cdrsttl_G1</td>
<td align=left>
 CDR Integ Bandwidth select for L0sL1_CDR_STTL state in gen1 speed. <br>
 {0->4} <=> 2^{0->4}. {13,14,15} <=> {2^{-3,-2,-1}}. <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#DSC_J Registers">Return to DSC_J: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_COEFF_MAIN Registers">TX_COEFF_MAIN: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD300</td><td><A HREF="#TX_COEFF_MAIN_MAIN_EXTENT_CTRL0">TX_COEFF_MAIN_MAIN_EXTENT_CTRL0</A><br>TX COEFF main_extent_0</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_main_extent_0</div> </td> <td align=center>16'h01ff</td></tr>
<tr>
<td align=center>0xD301</td><td><A HREF="#TX_COEFF_MAIN_MAIN_EXTENT_CTRL1">TX_COEFF_MAIN_MAIN_EXTENT_CTRL1</A><br>TX COEFF main_extent_1</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_main_extent_1</div> </td> <td align=center>16'h01df</td></tr>
<tr>
<td align=center>0xD302</td><td><A HREF="#TX_COEFF_MAIN_MAIN_EXTENT_CTRL2">TX_COEFF_MAIN_MAIN_EXTENT_CTRL2</A><br>TX COEFF main_extent_2</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_main_extent_2</div> </td> <td align=center>16'h013f</td></tr>
<tr>
<td align=center>0xD303</td><td><A HREF="#TX_COEFF_MAIN_MAIN_EXTENT_CTRL3">TX_COEFF_MAIN_MAIN_EXTENT_CTRL3</A><br>TX COEFF main_extent_3</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_main_extent_3</div> </td> <td align=center>16'h003f</td></tr>
<tr>
<td align=center>0xD304</td><td><A HREF="#TX_COEFF_MAIN_MAIN_EXTENT_CTRL4">TX_COEFF_MAIN_MAIN_EXTENT_CTRL4</A><br>TX COEFF main_extent_4</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_main_extent_4</div> </td> <td align=center>16'h000f</td></tr>
<tr>
<td align=center>0xD305</td><td><A HREF="#TX_COEFF_MAIN_MAIN_EXTENT_CTRL5">TX_COEFF_MAIN_MAIN_EXTENT_CTRL5</A><br>TX COEFF main_extent_5</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_main_extent_5</div> </td> <td align=center>16'h000b</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_COEFF_MAIN_MAIN_EXTENT_CTRL0">TX_COEFF_MAIN_MAIN_EXTENT_CTRL0 - TX COEFF main_extent_0</a></b><br>
Address Offset = 32'h0000_d300<br>
Physical Address = 32'h0000_d300<br>
Reset Value = 16'h01ff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_main_extent_0</td>
<td align=left>
tx coeff fir_main_extent_0 when pre_coefficient = 11<br>
Reset value is 0x1ff.</td></tr>
</table><p>
<A HREF="#TX_COEFF_MAIN Registers">Return to TX_COEFF_MAIN: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_MAIN_MAIN_EXTENT_CTRL1">TX_COEFF_MAIN_MAIN_EXTENT_CTRL1 - TX COEFF main_extent_1</a></b><br>
Address Offset = 32'h0000_d301<br>
Physical Address = 32'h0000_d301<br>
Reset Value = 16'h01df<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_main_extent_1</td>
<td align=left>
tx coeff fir_main_extent_1 when pre_coefficient = 11<br>
Reset value is 0x1df.</td></tr>
</table><p>
<A HREF="#TX_COEFF_MAIN Registers">Return to TX_COEFF_MAIN: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_MAIN_MAIN_EXTENT_CTRL2">TX_COEFF_MAIN_MAIN_EXTENT_CTRL2 - TX COEFF main_extent_2</a></b><br>
Address Offset = 32'h0000_d302<br>
Physical Address = 32'h0000_d302<br>
Reset Value = 16'h013f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_main_extent_2</td>
<td align=left>
tx coeff fir_main_extent_2 when pre_coefficient = 12<br>
Reset value is 0x13f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_MAIN Registers">Return to TX_COEFF_MAIN: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_MAIN_MAIN_EXTENT_CTRL3">TX_COEFF_MAIN_MAIN_EXTENT_CTRL3 - TX COEFF main_extent_3</a></b><br>
Address Offset = 32'h0000_d303<br>
Physical Address = 32'h0000_d303<br>
Reset Value = 16'h003f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_main_extent_3</td>
<td align=left>
tx coeff fir_main_extent_3 when pre_coefficient = 13<br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_MAIN Registers">Return to TX_COEFF_MAIN: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_MAIN_MAIN_EXTENT_CTRL4">TX_COEFF_MAIN_MAIN_EXTENT_CTRL4 - TX COEFF main_extent_4</a></b><br>
Address Offset = 32'h0000_d304<br>
Physical Address = 32'h0000_d304<br>
Reset Value = 16'h000f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_main_extent_4</td>
<td align=left>
tx coeff fir_main_extent_4 when pre_coefficient = 14<br>
Reset value is 0xf.</td></tr>
</table><p>
<A HREF="#TX_COEFF_MAIN Registers">Return to TX_COEFF_MAIN: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_MAIN_MAIN_EXTENT_CTRL5">TX_COEFF_MAIN_MAIN_EXTENT_CTRL5 - TX COEFF main_extent_5</a></b><br>
Address Offset = 32'h0000_d305<br>
Physical Address = 32'h0000_d305<br>
Reset Value = 16'h000b<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_main_extent_5</td>
<td align=left>
tx coeff fir_main_extent_5 when pre_coefficient = 15<br>
Reset value is 0xb.</td></tr>
</table><p>
<A HREF="#TX_COEFF_MAIN Registers">Return to TX_COEFF_MAIN: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_COEFF_PM Registers">TX_COEFF_PM: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD310</td><td><A HREF="#TX_COEFF_PM_PRE_CTRL0">TX_COEFF_PM_PRE_CTRL0</A><br>TX COEFF FIR_PRE Register: R1R0</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_1</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_0</div> </td> <td align=center>16'h0040</td></tr>
<tr>
<td align=center>0xD311</td><td><A HREF="#TX_COEFF_PM_PRE_CTRL1">TX_COEFF_PM_PRE_CTRL1</A><br>TX COEFF FIR_PRE Register: R3R2</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_3</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_2</div> </td> <td align=center>16'h0144</td></tr>
<tr>
<td align=center>0xD312</td><td><A HREF="#TX_COEFF_PM_PRE_CTRL2">TX_COEFF_PM_PRE_CTRL2</A><br>TX COEFF FIR_PRE Register: R5R4</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_5</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_4</div> </td> <td align=center>16'h034c</td></tr>
<tr>
<td align=center>0xD313</td><td><A HREF="#TX_COEFF_PM_PRE_CTRL3">TX_COEFF_PM_PRE_CTRL3</A><br>TX COEFF FIR_PRE Register: R7R6</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_7</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_6</div> </td> <td align=center>16'h075c</td></tr>
<tr>
<td align=center>0xD314</td><td><A HREF="#TX_COEFF_PM_PRE_CTRL4">TX_COEFF_PM_PRE_CTRL4</A><br>TX COEFF FIR_PRE Register: R9R8</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_9</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_8</div> </td> <td align=center>16'h0f7c</td></tr>
<tr>
<td align=center>0xD315</td><td><A HREF="#TX_COEFF_PM_PRE_CTRL5">TX_COEFF_PM_PRE_CTRL5</A><br>TX COEFF FIR_PRE Register: R11R10</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_10</div> </td> <td align=center>16'h003f</td></tr>
<tr>
<td align=center>0xD316</td><td><A HREF="#TX_COEFF_PM_REGMAIN_CTRL0">TX_COEFF_PM_REGMAIN_CTRL0</A><br>TX COEFF REG_MAINPOST Register: R2R1</td><td bgcolor=#CCCCCC align=center colspan="6"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">reg_en_main</div> </td> <td bgcolor=#FFFFFF align=center colspan="3"><div class="HT">reg_main_cs</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">reg_main_post1pre_default</div> </td> <td align=center>16'h03c0</td></tr>
<tr>
<td align=center>0xD317</td><td><A HREF="#TX_COEFF_PM_REGOVRD_CTRL">TX_COEFF_PM_REGOVRD_CTRL</A><br>TX COEFF REG over_write</td><td bgcolor=#CCCCCC align=center colspan="15"><div class="HT">reserved_for_eco</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">reg_ovrd</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PM_PRE_CTRL0">TX_COEFF_PM_PRE_CTRL0 - TX COEFF FIR_PRE Register: R1R0</a></b><br>
Address Offset = 32'h0000_d310<br>
Physical Address = 32'h0000_d310<br>
Reset Value = 16'h0040<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_1</td>
<td align=left>
tx coeff fir_pre_1 <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_0</td>
<td align=left>
tx coeff fir_pre_0 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PM Registers">Return to TX_COEFF_PM: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PM_PRE_CTRL1">TX_COEFF_PM_PRE_CTRL1 - TX COEFF FIR_PRE Register: R3R2</a></b><br>
Address Offset = 32'h0000_d311<br>
Physical Address = 32'h0000_d311<br>
Reset Value = 16'h0144<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_3</td>
<td align=left>
tx coeff fir_pre_3 <br>
Reset value is 0x5.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_2</td>
<td align=left>
tx coeff fir_pre_2 <br>
Reset value is 0x4.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PM Registers">Return to TX_COEFF_PM: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PM_PRE_CTRL2">TX_COEFF_PM_PRE_CTRL2 - TX COEFF FIR_PRE Register: R5R4</a></b><br>
Address Offset = 32'h0000_d312<br>
Physical Address = 32'h0000_d312<br>
Reset Value = 16'h034c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_5</td>
<td align=left>
tx coeff fir_pre_5 <br>
Reset value is 0xd.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_4</td>
<td align=left>
tx coeff fir_pre_4 <br>
Reset value is 0xc.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PM Registers">Return to TX_COEFF_PM: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PM_PRE_CTRL3">TX_COEFF_PM_PRE_CTRL3 - TX COEFF FIR_PRE Register: R7R6</a></b><br>
Address Offset = 32'h0000_d313<br>
Physical Address = 32'h0000_d313<br>
Reset Value = 16'h075c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_7</td>
<td align=left>
tx coeff fir_pre_7 <br>
Reset value is 0x1d.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_6</td>
<td align=left>
tx coeff fir_pre_6 <br>
Reset value is 0x1c.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PM Registers">Return to TX_COEFF_PM: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PM_PRE_CTRL4">TX_COEFF_PM_PRE_CTRL4 - TX COEFF FIR_PRE Register: R9R8</a></b><br>
Address Offset = 32'h0000_d314<br>
Physical Address = 32'h0000_d314<br>
Reset Value = 16'h0f7c<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_9</td>
<td align=left>
tx coeff fir_pre_9 <br>
Reset value is 0x3d.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_8</td>
<td align=left>
tx coeff fir_pre_8 <br>
Reset value is 0x3c.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PM Registers">Return to TX_COEFF_PM: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PM_PRE_CTRL5">TX_COEFF_PM_PRE_CTRL5 - TX COEFF FIR_PRE Register: R11R10</a></b><br>
Address Offset = 32'h0000_d315<br>
Physical Address = 32'h0000_d315<br>
Reset Value = 16'h003f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_10</td>
<td align=left>
tx coeff fir_pre_10 <br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PM Registers">Return to TX_COEFF_PM: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PM_REGMAIN_CTRL0">TX_COEFF_PM_REGMAIN_CTRL0 - TX COEFF REG_MAINPOST Register: R2R1</a></b><br>
Address Offset = 32'h0000_d316<br>
Physical Address = 32'h0000_d316<br>
Reset Value = 16'h03c0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:10</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>09</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>reg_en_main</td>
<td align=left>
tx coeff reg_en_main <br>
Reset value is 0x1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>08:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>reg_main_cs</td>
<td align=left>
tx coeff reg_main_cs <br>
Reset value is 0x7.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>reg_main_post1pre_default</td>
<td align=left>
tx coeff reg_main_post1pre default value<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PM Registers">Return to TX_COEFF_PM: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PM_REGOVRD_CTRL">TX_COEFF_PM_REGOVRD_CTRL - TX COEFF REG over_write</a></b><br>
Address Offset = 32'h0000_d317<br>
Physical Address = 32'h0000_d317<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>reg_ovrd</td>
<td align=left>
tx coeff register over_write <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PM Registers">Return to TX_COEFF_PM: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_COEFF_POST Registers">TX_COEFF_POST: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD320</td><td><A HREF="#TX_COEFF_POST_POST_EXTENT_CTRL0">TX_COEFF_POST_POST_EXTENT_CTRL0</A><br>TX COEFF post_extent_0</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_extent_0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD321</td><td><A HREF="#TX_COEFF_POST_POST_EXTENT_CTRL1">TX_COEFF_POST_POST_EXTENT_CTRL1</A><br>TX COEFF post_extent_1</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_extent_1</div> </td> <td align=center>16'h0800</td></tr>
<tr>
<td align=center>0xD322</td><td><A HREF="#TX_COEFF_POST_POST_EXTENT_CTRL2">TX_COEFF_POST_POST_EXTENT_CTRL2</A><br>TX COEFF post_extent_2</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_extent_2</div> </td> <td align=center>16'h3000</td></tr>
<tr>
<td align=center>0xD323</td><td><A HREF="#TX_COEFF_POST_POST_EXTENT_CTRL3">TX_COEFF_POST_POST_EXTENT_CTRL3</A><br>TX COEFF post_extent_3</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_extent_3</div> </td> <td align=center>16'h7000</td></tr>
<tr>
<td align=center>0xD324</td><td><A HREF="#TX_COEFF_POST_POST_EXTENT_CTRL4">TX_COEFF_POST_POST_EXTENT_CTRL4</A><br>TX COEFF post_extent_4</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_extent_4</div> </td> <td align=center>16'h7c00</td></tr>
<tr>
<td align=center>0xD325</td><td><A HREF="#TX_COEFF_POST_POST_EXTENT_CTRL5">TX_COEFF_POST_POST_EXTENT_CTRL5</A><br>TX COEFF post_extent_5</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_extent_5</div> </td> <td align=center>16'h7c04</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POST_POST_EXTENT_CTRL0">TX_COEFF_POST_POST_EXTENT_CTRL0 - TX COEFF post_extent_0</a></b><br>
Address Offset = 32'h0000_d320<br>
Physical Address = 32'h0000_d320<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_extent_0</td>
<td align=left>
tx coeff fir_post_extent_0 when pre_coefficient = 11<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POST Registers">Return to TX_COEFF_POST: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POST_POST_EXTENT_CTRL1">TX_COEFF_POST_POST_EXTENT_CTRL1 - TX COEFF post_extent_1</a></b><br>
Address Offset = 32'h0000_d321<br>
Physical Address = 32'h0000_d321<br>
Reset Value = 16'h0800<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_extent_1</td>
<td align=left>
tx coeff fir_post_extent_1 when pre_coefficient = 11<br>
Reset value is 0x800.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POST Registers">Return to TX_COEFF_POST: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POST_POST_EXTENT_CTRL2">TX_COEFF_POST_POST_EXTENT_CTRL2 - TX COEFF post_extent_2</a></b><br>
Address Offset = 32'h0000_d322<br>
Physical Address = 32'h0000_d322<br>
Reset Value = 16'h3000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_extent_2</td>
<td align=left>
tx coeff fir_post_extent_2 when pre_coefficient = 12<br>
Reset value is 0x3000.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POST Registers">Return to TX_COEFF_POST: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POST_POST_EXTENT_CTRL3">TX_COEFF_POST_POST_EXTENT_CTRL3 - TX COEFF post_extent_3</a></b><br>
Address Offset = 32'h0000_d323<br>
Physical Address = 32'h0000_d323<br>
Reset Value = 16'h7000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_extent_3</td>
<td align=left>
tx coeff fir_post_extent_3 when pre_coefficient = 13<br>
Reset value is 0x7000.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POST Registers">Return to TX_COEFF_POST: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POST_POST_EXTENT_CTRL4">TX_COEFF_POST_POST_EXTENT_CTRL4 - TX COEFF post_extent_4</a></b><br>
Address Offset = 32'h0000_d324<br>
Physical Address = 32'h0000_d324<br>
Reset Value = 16'h7c00<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_extent_4</td>
<td align=left>
tx coeff fir_post_extent_4 when pre_coefficient = 14<br>
Reset value is 0x7c00.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POST Registers">Return to TX_COEFF_POST: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POST_POST_EXTENT_CTRL5">TX_COEFF_POST_POST_EXTENT_CTRL5 - TX COEFF post_extent_5</a></b><br>
Address Offset = 32'h0000_d325<br>
Physical Address = 32'h0000_d325<br>
Reset Value = 16'h7c04<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_extent_5</td>
<td align=left>
tx coeff fir_post_extent_5 when pre_coefficient = 15<br>
Reset value is 0x7c04.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POST Registers">Return to TX_COEFF_POST: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_COEFF_POSTA Registers">TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD330</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL0">TX_COEFF_POSTA_POST_CTRL0</A><br>TX COEFF FIR_POST Register: R0</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_0</div> </td> <td align=center>16'h0000</td></tr>
<tr>
<td align=center>0xD331</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL1">TX_COEFF_POSTA_POST_CTRL1</A><br>TX COEFF FIR_POST Register: R1</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_1</div> </td> <td align=center>16'h0020</td></tr>
<tr>
<td align=center>0xD332</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL2">TX_COEFF_POSTA_POST_CTRL2</A><br>TX COEFF FIR_POST Register: R2</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_2</div> </td> <td align=center>16'h0030</td></tr>
<tr>
<td align=center>0xD333</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL3">TX_COEFF_POSTA_POST_CTRL3</A><br>TX COEFF FIR_POST Register: R3</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_3</div> </td> <td align=center>16'h0220</td></tr>
<tr>
<td align=center>0xD334</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL4">TX_COEFF_POSTA_POST_CTRL4</A><br>TX COEFF FIR_POST Register: R4</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_4</div> </td> <td align=center>16'h0230</td></tr>
<tr>
<td align=center>0xD335</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL5">TX_COEFF_POSTA_POST_CTRL5</A><br>TX COEFF FIR_POST Register: R5</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_5</div> </td> <td align=center>16'h0320</td></tr>
<tr>
<td align=center>0xD336</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL6">TX_COEFF_POSTA_POST_CTRL6</A><br>TX COEFF FIR_POST Register: R6</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_6</div> </td> <td align=center>16'h0330</td></tr>
<tr>
<td align=center>0xD337</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL7">TX_COEFF_POSTA_POST_CTRL7</A><br>TX COEFF FIR_POST Register: R7</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_7</div> </td> <td align=center>16'h03a0</td></tr>
<tr>
<td align=center>0xD338</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL8">TX_COEFF_POSTA_POST_CTRL8</A><br>TX COEFF FIR_POST Register: R8</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_8</div> </td> <td align=center>16'h03b0</td></tr>
<tr>
<td align=center>0xD339</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL9">TX_COEFF_POSTA_POST_CTRL9</A><br>TX COEFF FIR_POST Register: R9</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_9</div> </td> <td align=center>16'h03e0</td></tr>
<tr>
<td align=center>0xD33A</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL10">TX_COEFF_POSTA_POST_CTRL10</A><br>TX COEFF FIR_POST Register: R10</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_10</div> </td> <td align=center>16'h03f0</td></tr>
<tr>
<td align=center>0xD33B</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL11">TX_COEFF_POSTA_POST_CTRL11</A><br>TX COEFF FIR_POST Register: R11</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_11</div> </td> <td align=center>16'h07f0</td></tr>
<tr>
<td align=center>0xD33C</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL12">TX_COEFF_POSTA_POST_CTRL12</A><br>TX COEFF FIR_POST Register: R12</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_12</div> </td> <td align=center>16'h13f0</td></tr>
<tr>
<td align=center>0xD33D</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL13">TX_COEFF_POSTA_POST_CTRL13</A><br>TX COEFF FIR_POST Register: R13</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_13</div> </td> <td align=center>16'h17f0</td></tr>
<tr>
<td align=center>0xD33E</td><td><A HREF="#TX_COEFF_POSTA_POST_CTRL14">TX_COEFF_POSTA_POST_CTRL14</A><br>TX COEFF FIR_POST Register: R14</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_14</div> </td> <td align=center>16'h33f0</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL0">TX_COEFF_POSTA_POST_CTRL0 - TX COEFF FIR_POST Register: R0</a></b><br>
Address Offset = 32'h0000_d330<br>
Physical Address = 32'h0000_d330<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_0</td>
<td align=left>
tx coeff fir_post_0 <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL1">TX_COEFF_POSTA_POST_CTRL1 - TX COEFF FIR_POST Register: R1</a></b><br>
Address Offset = 32'h0000_d331<br>
Physical Address = 32'h0000_d331<br>
Reset Value = 16'h0020<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_1</td>
<td align=left>
tx coeff fir_post_1 <br>
Reset value is 0x20.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL2">TX_COEFF_POSTA_POST_CTRL2 - TX COEFF FIR_POST Register: R2</a></b><br>
Address Offset = 32'h0000_d332<br>
Physical Address = 32'h0000_d332<br>
Reset Value = 16'h0030<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_2</td>
<td align=left>
tx coeff fir_post_2 <br>
Reset value is 0x30.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL3">TX_COEFF_POSTA_POST_CTRL3 - TX COEFF FIR_POST Register: R3</a></b><br>
Address Offset = 32'h0000_d333<br>
Physical Address = 32'h0000_d333<br>
Reset Value = 16'h0220<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_3</td>
<td align=left>
tx coeff fir_post_3 <br>
Reset value is 0x220.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL4">TX_COEFF_POSTA_POST_CTRL4 - TX COEFF FIR_POST Register: R4</a></b><br>
Address Offset = 32'h0000_d334<br>
Physical Address = 32'h0000_d334<br>
Reset Value = 16'h0230<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_4</td>
<td align=left>
tx coeff fir_post_4 <br>
Reset value is 0x230.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL5">TX_COEFF_POSTA_POST_CTRL5 - TX COEFF FIR_POST Register: R5</a></b><br>
Address Offset = 32'h0000_d335<br>
Physical Address = 32'h0000_d335<br>
Reset Value = 16'h0320<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_5</td>
<td align=left>
tx coeff fir_post_5 <br>
Reset value is 0x320.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL6">TX_COEFF_POSTA_POST_CTRL6 - TX COEFF FIR_POST Register: R6</a></b><br>
Address Offset = 32'h0000_d336<br>
Physical Address = 32'h0000_d336<br>
Reset Value = 16'h0330<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_6</td>
<td align=left>
tx coeff fir_post_6 <br>
Reset value is 0x330.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL7">TX_COEFF_POSTA_POST_CTRL7 - TX COEFF FIR_POST Register: R7</a></b><br>
Address Offset = 32'h0000_d337<br>
Physical Address = 32'h0000_d337<br>
Reset Value = 16'h03a0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_7</td>
<td align=left>
tx coeff fir_post_7 <br>
Reset value is 0x3a0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL8">TX_COEFF_POSTA_POST_CTRL8 - TX COEFF FIR_POST Register: R8</a></b><br>
Address Offset = 32'h0000_d338<br>
Physical Address = 32'h0000_d338<br>
Reset Value = 16'h03b0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_8</td>
<td align=left>
tx coeff fir_post_8 <br>
Reset value is 0x3b0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL9">TX_COEFF_POSTA_POST_CTRL9 - TX COEFF FIR_POST Register: R9</a></b><br>
Address Offset = 32'h0000_d339<br>
Physical Address = 32'h0000_d339<br>
Reset Value = 16'h03e0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_9</td>
<td align=left>
tx coeff fir_post_9 <br>
Reset value is 0x3e0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL10">TX_COEFF_POSTA_POST_CTRL10 - TX COEFF FIR_POST Register: R10</a></b><br>
Address Offset = 32'h0000_d33a<br>
Physical Address = 32'h0000_d33a<br>
Reset Value = 16'h03f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_10</td>
<td align=left>
tx coeff fir_post_10 <br>
Reset value is 0x3f0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL11">TX_COEFF_POSTA_POST_CTRL11 - TX COEFF FIR_POST Register: R11</a></b><br>
Address Offset = 32'h0000_d33b<br>
Physical Address = 32'h0000_d33b<br>
Reset Value = 16'h07f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_11</td>
<td align=left>
tx coeff fir_post_11 <br>
Reset value is 0x7f0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL12">TX_COEFF_POSTA_POST_CTRL12 - TX COEFF FIR_POST Register: R12</a></b><br>
Address Offset = 32'h0000_d33c<br>
Physical Address = 32'h0000_d33c<br>
Reset Value = 16'h13f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_12</td>
<td align=left>
tx coeff fir_post_12 <br>
Reset value is 0x13f0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL13">TX_COEFF_POSTA_POST_CTRL13 - TX COEFF FIR_POST Register: R13</a></b><br>
Address Offset = 32'h0000_d33d<br>
Physical Address = 32'h0000_d33d<br>
Reset Value = 16'h17f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_13</td>
<td align=left>
tx coeff fir_post_13 <br>
Reset value is 0x17f0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTA_POST_CTRL14">TX_COEFF_POSTA_POST_CTRL14 - TX COEFF FIR_POST Register: R14</a></b><br>
Address Offset = 32'h0000_d33e<br>
Physical Address = 32'h0000_d33e<br>
Reset Value = 16'h33f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_14</td>
<td align=left>
tx coeff fir_post_14 <br>
Reset value is 0x33f0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTA Registers">Return to TX_COEFF_POSTA: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_COEFF_POSTB Registers">TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD340</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL15">TX_COEFF_POSTB_POST_CTRL15</A><br>TX COEFF FIR_POST Register: R15</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_15</div> </td> <td align=center>16'h37f0</td></tr>
<tr>
<td align=center>0xD341</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL16">TX_COEFF_POSTB_POST_CTRL16</A><br>TX COEFF FIR_POST Register: R16</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_16</div> </td> <td align=center>16'h73f0</td></tr>
<tr>
<td align=center>0xD342</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL17">TX_COEFF_POSTB_POST_CTRL17</A><br>TX COEFF FIR_POST Register: R17</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_17</div> </td> <td align=center>16'h77f0</td></tr>
<tr>
<td align=center>0xD343</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL18">TX_COEFF_POSTB_POST_CTRL18</A><br>TX COEFF FIR_POST Register: R18</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_18</div> </td> <td align=center>16'h7ff0</td></tr>
<tr>
<td align=center>0xD344</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL19">TX_COEFF_POSTB_POST_CTRL19</A><br>TX COEFF FIR_POST Register: R19</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_19</div> </td> <td align=center>16'h7ff1</td></tr>
<tr>
<td align=center>0xD345</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL20">TX_COEFF_POSTB_POST_CTRL20</A><br>TX COEFF FIR_POST Register: R20</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_20</div> </td> <td align=center>16'h7ff4</td></tr>
<tr>
<td align=center>0xD346</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL21">TX_COEFF_POSTB_POST_CTRL21</A><br>TX COEFF FIR_POST Register: R21</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_21</div> </td> <td align=center>16'h7ff5</td></tr>
<tr>
<td align=center>0xD347</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL22">TX_COEFF_POSTB_POST_CTRL22</A><br>TX COEFF FIR_POST Register: R22</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_22</div> </td> <td align=center>16'h7ffc</td></tr>
<tr>
<td align=center>0xD348</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL23">TX_COEFF_POSTB_POST_CTRL23</A><br>TX COEFF FIR_POST Register: R23</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_23</div> </td> <td align=center>16'h7ffd</td></tr>
<tr>
<td align=center>0xD349</td><td><A HREF="#TX_COEFF_POSTB_POST_CTRL24">TX_COEFF_POSTB_POST_CTRL24</A><br>TX COEFF FIR_POST Register: R24</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="15"><div class="HT">fir_post_24</div> </td> <td align=center>16'h7fff</td></tr>
<tr>
<td align=center>0xD34A</td><td><A HREF="#TX_COEFF_POSTB_REG_PRE_POST_CTRL">TX_COEFF_POSTB_REG_PRE_POST_CTRL</A><br>TX FIR REG_PRE_POST1PRE_DEFAULT & REG_POST1_POST1PRE_DEFAULT Register</td><td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">post1_post1pre_default</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">pre_post1pre_default</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL15">TX_COEFF_POSTB_POST_CTRL15 - TX COEFF FIR_POST Register: R15</a></b><br>
Address Offset = 32'h0000_d340<br>
Physical Address = 32'h0000_d340<br>
Reset Value = 16'h37f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_15</td>
<td align=left>
tx coeff fir_post_15 <br>
Reset value is 0x37f0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL16">TX_COEFF_POSTB_POST_CTRL16 - TX COEFF FIR_POST Register: R16</a></b><br>
Address Offset = 32'h0000_d341<br>
Physical Address = 32'h0000_d341<br>
Reset Value = 16'h73f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_16</td>
<td align=left>
tx coeff fir_post_16 <br>
Reset value is 0x73f0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL17">TX_COEFF_POSTB_POST_CTRL17 - TX COEFF FIR_POST Register: R17</a></b><br>
Address Offset = 32'h0000_d342<br>
Physical Address = 32'h0000_d342<br>
Reset Value = 16'h77f0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_17</td>
<td align=left>
tx coeff fir_post_17 <br>
Reset value is 0x77f0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL18">TX_COEFF_POSTB_POST_CTRL18 - TX COEFF FIR_POST Register: R18</a></b><br>
Address Offset = 32'h0000_d343<br>
Physical Address = 32'h0000_d343<br>
Reset Value = 16'h7ff0<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_18</td>
<td align=left>
tx coeff fir_post_18 <br>
Reset value is 0x7ff0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL19">TX_COEFF_POSTB_POST_CTRL19 - TX COEFF FIR_POST Register: R19</a></b><br>
Address Offset = 32'h0000_d344<br>
Physical Address = 32'h0000_d344<br>
Reset Value = 16'h7ff1<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_19</td>
<td align=left>
tx coeff fir_post_19 <br>
Reset value is 0x7ff1.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL20">TX_COEFF_POSTB_POST_CTRL20 - TX COEFF FIR_POST Register: R20</a></b><br>
Address Offset = 32'h0000_d345<br>
Physical Address = 32'h0000_d345<br>
Reset Value = 16'h7ff4<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_20</td>
<td align=left>
tx coeff fir_post_20 <br>
Reset value is 0x7ff4.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL21">TX_COEFF_POSTB_POST_CTRL21 - TX COEFF FIR_POST Register: R21</a></b><br>
Address Offset = 32'h0000_d346<br>
Physical Address = 32'h0000_d346<br>
Reset Value = 16'h7ff5<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_21</td>
<td align=left>
tx coeff fir_post_21 <br>
Reset value is 0x7ff5.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL22">TX_COEFF_POSTB_POST_CTRL22 - TX COEFF FIR_POST Register: R22</a></b><br>
Address Offset = 32'h0000_d347<br>
Physical Address = 32'h0000_d347<br>
Reset Value = 16'h7ffc<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_22</td>
<td align=left>
tx coeff fir_post_22 <br>
Reset value is 0x7ffc.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL23">TX_COEFF_POSTB_POST_CTRL23 - TX COEFF FIR_POST Register: R23</a></b><br>
Address Offset = 32'h0000_d348<br>
Physical Address = 32'h0000_d348<br>
Reset Value = 16'h7ffd<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_23</td>
<td align=left>
tx coeff fir_post_23 <br>
Reset value is 0x7ffd.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_POST_CTRL24">TX_COEFF_POSTB_POST_CTRL24 - TX COEFF FIR_POST Register: R24</a></b><br>
Address Offset = 32'h0000_d349<br>
Physical Address = 32'h0000_d349<br>
Reset Value = 16'h7fff<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_post_24</td>
<td align=left>
tx coeff fir_post_24 <br>
Reset value is 0x7fff.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_POSTB_REG_PRE_POST_CTRL">TX_COEFF_POSTB_REG_PRE_POST_CTRL - TX FIR REG_PRE_POST1PRE_DEFAULT & REG_POST1_POST1PRE_DEFAULT Register</a></b><br>
Address Offset = 32'h0000_d34a<br>
Physical Address = 32'h0000_d34a<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:12</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>11:06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>post1_post1pre_default</td>
<td align=left>
tx Register post1_post1pre_default <br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>pre_post1pre_default</td>
<td align=left>
tx Register re_post1pre_default <br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#TX_COEFF_POSTB Registers">Return to TX_COEFF_POSTB: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="TX_COEFF_PRE Registers">TX_COEFF_PRE: per lane register block [One Copy Per Lane] Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xD350</td><td><A HREF="#TX_COEFF_PRE_PRE_EXTENT_CTRL0">TX_COEFF_PRE_PRE_EXTENT_CTRL0</A><br>TX COEFF pre_extent_0</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_extent_0</div> </td> <td align=center>16'h003f</td></tr>
<tr>
<td align=center>0xD351</td><td><A HREF="#TX_COEFF_PRE_PRE_EXTENT_CTRL1">TX_COEFF_PRE_PRE_EXTENT_CTRL1</A><br>TX COEFF pre_extent_1</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_extent_1</div> </td> <td align=center>16'h003f</td></tr>
<tr>
<td align=center>0xD352</td><td><A HREF="#TX_COEFF_PRE_PRE_EXTENT_CTRL2">TX_COEFF_PRE_PRE_EXTENT_CTRL2</A><br>TX COEFF pre_extent_2</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_extent_2</div> </td> <td align=center>16'h003f</td></tr>
<tr>
<td align=center>0xD353</td><td><A HREF="#TX_COEFF_PRE_PRE_EXTENT_CTRL3">TX_COEFF_PRE_PRE_EXTENT_CTRL3</A><br>TX COEFF pre_extent_3</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_extent_3</div> </td> <td align=center>16'h003f</td></tr>
<tr>
<td align=center>0xD354</td><td><A HREF="#TX_COEFF_PRE_PRE_EXTENT_CTRL4">TX_COEFF_PRE_PRE_EXTENT_CTRL4</A><br>TX COEFF pre_extent_4</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_extent_4</div> </td> <td align=center>16'h003f</td></tr>
<tr>
<td align=center>0xD355</td><td><A HREF="#TX_COEFF_PRE_PRE_EXTENT_CTRL5">TX_COEFF_PRE_PRE_EXTENT_CTRL5</A><br>TX COEFF pre_extent_5</td><td bgcolor=#CCCCCC align=center colspan="10"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="6"><div class="HT">fir_pre_extent_5</div> </td> <td align=center>16'h003f</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PRE_PRE_EXTENT_CTRL0">TX_COEFF_PRE_PRE_EXTENT_CTRL0 - TX COEFF pre_extent_0</a></b><br>
Address Offset = 32'h0000_d350<br>
Physical Address = 32'h0000_d350<br>
Reset Value = 16'h003f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_extent_0</td>
<td align=left>
tx coeff fir_pre_extent_0 when pre_coefficient > 10<br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PRE Registers">Return to TX_COEFF_PRE: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PRE_PRE_EXTENT_CTRL1">TX_COEFF_PRE_PRE_EXTENT_CTRL1 - TX COEFF pre_extent_1</a></b><br>
Address Offset = 32'h0000_d351<br>
Physical Address = 32'h0000_d351<br>
Reset Value = 16'h003f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_extent_1</td>
<td align=left>
tx coeff fir_pre_extent_1 when pre_coefficient > 10<br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PRE Registers">Return to TX_COEFF_PRE: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PRE_PRE_EXTENT_CTRL2">TX_COEFF_PRE_PRE_EXTENT_CTRL2 - TX COEFF pre_extent_2</a></b><br>
Address Offset = 32'h0000_d352<br>
Physical Address = 32'h0000_d352<br>
Reset Value = 16'h003f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_extent_2</td>
<td align=left>
tx coeff fir_pre_extent_2 when pre_coefficient > 10<br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PRE Registers">Return to TX_COEFF_PRE: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PRE_PRE_EXTENT_CTRL3">TX_COEFF_PRE_PRE_EXTENT_CTRL3 - TX COEFF pre_extent_3</a></b><br>
Address Offset = 32'h0000_d353<br>
Physical Address = 32'h0000_d353<br>
Reset Value = 16'h003f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_extent_3</td>
<td align=left>
tx coeff fir_pre_extent_3 when pre_coefficient > 10<br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PRE Registers">Return to TX_COEFF_PRE: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PRE_PRE_EXTENT_CTRL4">TX_COEFF_PRE_PRE_EXTENT_CTRL4 - TX COEFF pre_extent_4</a></b><br>
Address Offset = 32'h0000_d354<br>
Physical Address = 32'h0000_d354<br>
Reset Value = 16'h003f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_extent_4</td>
<td align=left>
tx coeff fir_pre_extent_4 when pre_coefficient > 10<br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PRE Registers">Return to TX_COEFF_PRE: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<b><a NAME="TX_COEFF_PRE_PRE_EXTENT_CTRL5">TX_COEFF_PRE_PRE_EXTENT_CTRL5 - TX COEFF pre_extent_5</a></b><br>
Address Offset = 32'h0000_d355<br>
Physical Address = 32'h0000_d355<br>
Reset Value = 16'h003f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:06</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>fir_pre_extent_5</td>
<td align=left>
tx coeff fir_pre_extent_5 when pre_coefficient > 10<br>
Reset value is 0x3f.</td></tr>
</table><p>
<A HREF="#TX_COEFF_PRE Registers">Return to TX_COEFF_PRE: per lane register block [One Copy Per Lane] Table</A><p>
<hr>
<H1><a NAME="MDIO_MMDSEL_AER_COM Registers">MDIO_MMDSEL_AER_COM: common register block for all lanes Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xFFDC</td><td><A HREF="#MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR">MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR</A><br>Broadcast Port Address</td><td bgcolor=#CCCCCC align=center colspan="11"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="5"><div class="HT">mdio_brcst_port_addr</div> </td> <td align=center>16'h001f</td></tr>
<tr>
<td align=center>0xFFDD</td><td><A HREF="#MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT">MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT</A><br>MMD Select</td><td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_multi_prts_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_multi_mmds_en</div> </td> <td bgcolor=#CCCCCC align=center colspan="7"><div class="HT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_dev_pcs_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_dev_dte_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_dev_phy_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_dev_an_en</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_dev_pmd_en</div> </td> <td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center valign=center width=0><div class="VT">mdio_dev_cl22_en</div> </td> <td align=center>16'h404d</td></tr>
<tr>
<td align=center>0xFFDE</td><td><A HREF="#MDIO_MMDSEL_AER_COM_MDIO_AER">MDIO_MMDSEL_AER_COM_MDIO_AER</A><br>AER</td><td bgcolor=#FFFFFF align=center colspan="16"><div class="HT">mdio_aer</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR">MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR - Broadcast Port Address</a></b><br>
Address Offset = 32'h0000_ffdc<br>
Physical Address = 32'h0000_ffdc<br>
Reset Value = 16'h001f<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:05</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_brcst_port_addr</td>
<td align=left>
Braodcast port address that can be used to broadcast mdio commands <br>
to multiple controllers connected to the same mdio station manager <br>
Reset value is 0x1f.</td></tr>
</table><p>
<A HREF="#MDIO_MMDSEL_AER_COM Registers">Return to MDIO_MMDSEL_AER_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT">MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT - MMD Select</a></b><br>
Address Offset = 32'h0000_ffdd<br>
Physical Address = 32'h0000_ffdd<br>
Reset Value = 16'h404d<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_multi_prts_en</td>
<td align=left>
When set enables multiple prtad functionality.&nbsp Each of the lanes' <br>
mmds can be accessed with consecutive PRTADs.&nbsp Lane 0 is accessed <br>
with PRTAD_STRAP, lane 1 with PRTAD_STRAP+1, lane 2 with PRTAD_STRAP+2 <br>
and lane 3 with PRTAD_STRAP+3.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_multi_mmds_en</td>
<td align=left>
When set enables the multiple MMD functionality.&nbsp MD_ST is ignored and <br>
each device can be accessed directly with the appropriate CL22 or CL45 <br>
protocol.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>13:07</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>06</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_dev_pcs_en</td>
<td align=left>
When set and mdio_multi_mmds_en=1 then the PCS device=3 registers can be directly <br>
accessed through the MDIO serial data stream.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>05</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_dev_dte_en</td>
<td align=left>
When set and mdio_multi_mmds_en=1 then the DTE device=5 registers can be directly <br>
accessed through the MDIO serial data stream.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_dev_phy_en</td>
<td align=left>
When set and mdio_multi_mmds_en=1 then the PHY device=4 registers can be directly <br>
accessed through the MDIO serial data stream.<br>
Reset value is 0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_dev_an_en</td>
<td align=left>
When set and mdio_multi_mmds_en=1 then the AN device=7 registers can be directly <br>
accessed through the MDIO serial data stream.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>02</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_dev_pmd_en</td>
<td align=left>
When set and mdio_multi_mmds_en=1 then the PMD device=1 registers can be directly <br>
accessed through the MDIO serial data stream.<br>
Reset value is 1.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>01</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_dev_cl22_en</td>
<td align=left>
When set and mdio_multi_mmds_en=1 then CL22 registers can be directly <br>
accessed through the MDIO serial data stream.<br>
Reset value is 1.</td></tr>
</table><p>
<A HREF="#MDIO_MMDSEL_AER_COM Registers">Return to MDIO_MMDSEL_AER_COM: common register block for all lanes Table</A><p>
<hr>
<b><a NAME="MDIO_MMDSEL_AER_COM_MDIO_AER">MDIO_MMDSEL_AER_COM_MDIO_AER - AER</a></b><br>
Address Offset = 32'h0000_ffde<br>
Physical Address = 32'h0000_ffde<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15:00</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_aer</td>
<td align=left>
Provides upper 16-bits of 32-bit address for mdio transactions<br>
Reset value is 0x0.</td></tr>
</table><p>
<A HREF="#MDIO_MMDSEL_AER_COM Registers">Return to MDIO_MMDSEL_AER_COM: common register block for all lanes Table</A><p>
<hr>
<H1><a NAME="MDIO_BLK_ADDR_COM Registers">MDIO_BLK_ADDR_COM: common register block for all lanes Registers</a></H1>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><td rowspan="2" align=center width=5%><b>Address</b></td><td rowspan="2" align=center width=25%><b>Register Name/Description </b></td><td colspan="16" align=center width=65%><b>Bit Description</b></td><td rowspan="2" align=center width=5%><b>Default</b></td></tr>
<tr bgcolor="#C0CFF0"><td align=center width=2%><b>15</b></td><td align=center width=2%><b>14</b></td><td align=center width=2%><b>13</b></td><td align=center width=2%><b>12</b></td><td align=center width=2%><b>11</b></td><td align=center width=2%><b>10</b></td><td align=center width=2%><b>9</b></td><td align=center width=2%><b>8</b></td><td align=center width=2%><b>7</b></td><td align=center width=2%><b>6</b></td><td align=center width=2%><b>5</b></td><td align=center width=2%><b>4</b></td><td align=center width=2%><b>3</b></td><td align=center width=2%><b>2</b></td><td align=center width=2%><b>1</b></td><td align=center width=2%><b>0</b></td></tr>
<tr>
<td align=center>0xFFDF</td><td><A HREF="#MDIO_BLK_ADDR_COM_BLK_ADDR">MDIO_BLK_ADDR_COM_BLK_ADDR</A><br>BLK_ADDR</td><td bgcolor=#CCCCCC align=center valign=center width=0><div class="VT">reserved</div> </td> <td bgcolor=#FFFFFF align=center colspan="11"><div class="HT">mdio_blk_addr</div> </td> <td bgcolor=#CCCCCC align=center colspan="4"><div class="HT">reserved</div> </td> <td align=center>16'h0000</td></tr>
</table><p>
<A HREF="#pcie_gen3">Return to pcie_gen3: pcie_gen3 Table</A><p>
<hr>
<b><a NAME="MDIO_BLK_ADDR_COM_BLK_ADDR">MDIO_BLK_ADDR_COM_BLK_ADDR - BLK_ADDR</a></b><br>
Address Offset = 32'h0000_ffdf<br>
Physical Address = 32'h0000_ffdf<br>
Reset Value = 16'h0000<br>
Access = RW (16-bit only)<br>
<table border=1 align=center width=100% cellpadding=0>
<tr bgcolor="#C0CFF0"><th align=center width=5%>Bit Field</th><th align=center width=5%>Bit Access </th><th align=center width=25%>Field Name</th><th align=center width=65%>Description</th></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>15</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bit must be written with 0.&nbsp A read returns an unknown value.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>14:04</td>
<td align=left valign=top>RW</td>
<td align=left valign=top>mdio_blk_addr</td>
<td align=left>
Block address (used for clause 22 transactions to get the address bits 14:4)<br>
Reset value is 0x0.</td></tr>
<tr bgcolor=WHITE>
<td bgcolor=WHITE align=center valign=top>03:00</td>
<td align=left valign=top>RSVD</td>
<td align=left valign=top>Reserved</td>
<td align=left>
Reserved bits must be written with 0.&nbsp A read returns an unknown value.</td></tr>
</table><p>
<A HREF="#MDIO_BLK_ADDR_COM Registers">Return to MDIO_BLK_ADDR_COM: common register block for all lanes Table</A><p>
<hr>
</html>
