( Electric VLSI Design System, version 9.07 );
( written on Wed Dec 11, 2019 18:58:46 );
DS 101 1 1;
9 NAND2;
L CWN;
 B 18 19 9 0;
 B 18 19 1 0;
 B 18 19 18 0;
 B 22 19 5 0;
 B 22 19 14 0;
 B 16 16 10 -1;
 B 16 16 9 -1;
 B 16 16 1 -1;
 B 16 16 18 -1;
L CSP;
 B 9 11 9 0;
 B 9 11 1 0;
 B 9 11 18 0;
 B 13 11 5 0;
 B 13 11 14 0;
 B 7 7 10 -1;
 B 7 7 9 -1;
 B 7 7 1 -1;
 B 7 7 18 -1;
L CPG;
 B 2 7 5 -22;
 B 2 7 14 -22;
 B 2 11 5 0;
 B 2 11 14 0;
L CAA;
 B 5 6 9 0;
 B 5 6 1 0;
 B 5 6 18 0;
 B 8 6 5 0;
 B 8 6 14 0;
 B 3 3 10 -1;
 B 3 3 9 -1;
 B 3 3 1 -1;
 B 3 3 18 -1;
L CCC;
 B 2 2 -7 2;
 B 2 2 -7 -23;
L CPG;
 B 5 5 -7 2;
 B 5 5 -7 -23;
 B 2 14 14 -12;
 B 2 14 5 -12;
 B 2 6 14 -28;
 B 24 2 3 -30;
 B 2 6 5 7;
 B 14 2 0 9;
 B 2 8 -7 6;
 B 2 9 -7 -27;
L CCC;
 B 2 2 9 0;
 B 2 2 1 0;
 B 2 2 18 0;
 B 2 2 0 -22;
 B 2 2 19 -22;
L CVA;
 B 2 2 0 -22;
 B 2 2 1 0;
 B 2 2 18 0;
L CAA;
 B 5 5 0 -22;
 B 5 5 19 -22;
 B 8 3 5 -22;
 B 8 3 14 -22;
 B 3 3 9 -22;
 B 4 3 18 -22;
 B 3 3 1 -22;
L CMF;
 B 4 5 9 0;
 B 4 5 1 0;
 B 4 5 18 0;
 B 4 4 0 -22;
 B 4 4 19 -22;
 B 4 4 -7 2;
 B 4 4 -7 -23;
 B 4 4 0 -22;
 B 4 5 1 0;
 B 4 5 18 0;
 B 4 16 9 -7;
 B 4 13 19 -18;
 B 13 4 14 -13;
 B 9 4 -10 -23;
 B 9 4 -9 2;
 B 11 4 22 -13;
 B 3 3 0 -22;
 B 1 3 1 0;
 B 1 3 19 0;
L CMS;
 B 4 4 0 -22;
 B 4 5 1 0;
 B 4 5 18 0;
 B 17 3 -6 -37;
 B 29 3 13 -37;
 B 17 3 -6 14;
 B 20 3 9 14;
 B 11 3 22 14;
 B 3 18 18 6;
 B 3 18 1 6;
 B 3 18 0 -29;
L CWP;
 B 18 18 0 -22;
 B 18 18 19 -22;
 B 22 16 5 -22;
 B 22 16 14 -22;
 B 17 16 9 -22;
 B 17 16 18 -22;
 B 16 16 1 -22;
L CSN;
 B 9 9 0 -22;
 B 9 9 19 -22;
 B 13 7 5 -22;
 B 13 7 14 -22;
 B 8 7 9 -22;
 B 8 7 18 -22;
 B 7 7 1 -22;
DF;
C 101;
E
