===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 41.0115 seconds

  ----Wall Time----  ----Name----
    4.9335 ( 12.0%)  FIR Parser
   20.0154 ( 48.8%)  'firrtl.circuit' Pipeline
    0.6564 (  1.6%)    EmitMetadata
    1.8013 (  4.4%)    'firrtl.module' Pipeline
    1.6310 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1702 (  0.4%)      LowerCHIRRTL
    0.1204 (  0.3%)    InferWidths
    0.8914 (  2.2%)    InferResets
    0.0274 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0503 (  0.1%)    PrefixModules
    0.0243 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.8203 (  2.0%)    LowerFIRRTLTypes
    8.3323 ( 20.3%)    'firrtl.module' Pipeline
    1.0925 (  2.7%)      ExpandWhens
    7.2397 ( 17.7%)      Canonicalizer
    0.5138 (  1.3%)    Inliner
    1.4347 (  3.5%)    IMConstProp
    0.0425 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    5.3943 ( 13.2%)    'firrtl.module' Pipeline
    5.3943 ( 13.2%)      Canonicalizer
    3.0893 (  7.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.9474 ( 21.8%)  'hw.module' Pipeline
    0.1086 (  0.3%)    HWCleanup
    1.3152 (  3.2%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    7.4151 ( 18.1%)    Canonicalizer
    0.1084 (  0.3%)    HWLegalizeModules
    0.4874 (  1.2%)  HWLegalizeNames
    1.1246 (  2.7%)  'hw.module' Pipeline
    1.1246 (  2.7%)    PrettifyVerilog
    2.4116 (  5.9%)  ExportVerilog emission
    0.0022 (  0.0%)  Rest
   41.0115 (100.0%)  Total

{
  totalTime: 41.043,
  maxMemory: 596697088
}
