{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523779204180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523779204180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 16:00:03 2018 " "Processing started: Sun Apr 15 16:00:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523779204180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523779204180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523779204181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523779204817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_top_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_top_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_top_demo " "Found entity 1: ram_top_demo" {  } { { "RAM/ram_top_demo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/ram_top_demo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_control_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_control_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_control_demo " "Found entity 1: ram_control_demo" {  } { { "RAM/ram_control_demo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/ram_control_demo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contr_fifo_send_ram.v(47) " "Verilog HDL information at contr_fifo_send_ram.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523779204896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contr_fifo_send_ram.v(165) " "Verilog HDL information at contr_fifo_send_ram.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523779204896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ti TI contr_fifo_send_ram.v(19) " "Verilog HDL Declaration information at contr_fifo_send_ram.v(19): object \"ti\" differs only in case from object \"TI\" in the same scope" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1523779204896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/contr_fifo_send_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo/contr_fifo_send_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_fifo_send_ram " "Found entity 1: contr_fifo_send_ram" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/uart_top_tf.v 1 1 " "Found 1 design units, including 1 entities, in source file main/uart_top_tf.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top_tf " "Found entity 1: uart_top_tf" {  } { { "main/uart_top_tf.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top_tf.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204901 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contr_fifo_rec_ram.v(133) " "Verilog HDL information at contr_fifo_rec_ram.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523779204904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/contr_fifo_rec_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo/contr_fifo_rec_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 contr_fifo_rec_ram " "Found entity 1: contr_fifo_rec_ram" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/my_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo/my_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_fifo " "Found entity 1: my_fifo" {  } { { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/send.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/send.v" { { "Info" "ISGN_ENTITY_NAME" "1 send " "Found entity 1: send" {  } { { "UART/send.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/UART/send.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rec.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 rec " "Found entity 1: rec" {  } { { "UART/rec.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/UART/rec.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file main/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file main/de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "main/DE2_115.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779204931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779204931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_top " "Elaborating entity \"uart_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523779205240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec rec:uartrec " "Elaborating entity \"rec\" for hierarchy \"rec:uartrec\"" {  } { { "main/uart_top.v" "uartrec" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RI rec.v(9) " "Verilog HDL or VHDL warning at rec.v(9): object \"RI\" assigned a value but never read" {  } { { "UART/rec.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/UART/rec.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523779205281 "|DE2_115|uart_top:uart_top|rec:uartrec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fifo my_fifo:rec_fifo " "Elaborating entity \"my_fifo\" for hierarchy \"my_fifo:rec_fifo\"" {  } { { "main/uart_top.v" "rec_fifo" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo my_fifo:rec_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\"" {  } { { "FIFO/my_fifo.v" "dcfifo_component" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fifo:rec_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\"" {  } { { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fifo:rec_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205383 ""}  } { { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523779205383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lvg1 " "Found entity 1: dcfifo_lvg1" {  } { { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lvg1 my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated " "Elaborating entity \"dcfifo_lvg1\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_lvg1.tdf" "rdptr_g1p" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_lvg1.tdf" "wrptr_g1p" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2t01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2t01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2t01 " "Found entity 1: altsyncram_2t01" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2t01 my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram " "Elaborating entity \"altsyncram_2t01\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\"" {  } { { "db/dcfifo_lvg1.tdf" "fifo_ram" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_v5d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_v5d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_v5d " "Found entity 1: alt_synch_pipe_v5d" {  } { { "db/alt_synch_pipe_v5d.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_v5d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_v5d my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_v5d\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\"" {  } { { "db/dcfifo_lvg1.tdf" "rs_dgwp" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\|dffpipe_uu8:dffpipe12 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_v5d:rs_dgwp\|dffpipe_uu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_v5d.tdf" "dffpipe12" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_v5d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_06d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_06d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_06d " "Found entity 1: alt_synch_pipe_06d" {  } { { "db/alt_synch_pipe_06d.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_06d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_06d my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_06d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_06d\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\"" {  } { { "db/dcfifo_lvg1.tdf" "ws_dgrp" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\|dffpipe_vu8:dffpipe15 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|alt_synch_pipe_06d:ws_dgrp\|dffpipe_vu8:dffpipe15\"" {  } { { "db/alt_synch_pipe_06d.tdf" "dffpipe15" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/alt_synch_pipe_06d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|cmpr_b66:rdempty_eq_comp " "Elaborating entity \"cmpr_b66\" for hierarchy \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|cmpr_b66:rdempty_eq_comp\"" {  } { { "db/dcfifo_lvg1.tdf" "rdempty_eq_comp" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram my_ram:my_ram_rec " "Elaborating entity \"my_ram\" for hierarchy \"my_ram:my_ram_rec\"" {  } { { "main/uart_top.v" "my_ram_rec" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_ram:my_ram_rec\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\"" {  } { { "RAM/my_ram.v" "altsyncram_component" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ram:my_ram_rec\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\"" {  } { { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ram:my_ram_rec\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205872 ""}  } { { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523779205872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75g1 " "Found entity 1: altsyncram_75g1" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523779205947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523779205947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75g1 my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated " "Elaborating entity \"altsyncram_75g1\" for hierarchy \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contr_fifo_rec_ram contr_fifo_rec_ram:contr_fifo_rec_ram " "Elaborating entity \"contr_fifo_rec_ram\" for hierarchy \"contr_fifo_rec_ram:contr_fifo_rec_ram\"" {  } { { "main/uart_top.v" "contr_fifo_rec_ram" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205953 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data contr_fifo_rec_ram.v(133) " "Verilog HDL Always Construct warning at contr_fifo_rec_ram.v(133): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523779205954 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contr_fifo_rec_ram.v(199) " "Verilog HDL assignment warning at contr_fifo_rec_ram.v(199): truncated value with size 32 to match size of target (8)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523779205954 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[0\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779205954 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[1\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779205954 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[2\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779205954 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[3\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779205955 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[4\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779205955 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[5\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779205955 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[6\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779205955 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] contr_fifo_rec_ram.v(133) " "Inferred latch for \"data\[7\]\" at contr_fifo_rec_ram.v(133)" {  } { { "FIFO/contr_fifo_rec_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_rec_ram.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523779205955 "|uart_top|contr_fifo_rec_ram:contr_fifo_rec_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send send:uartsend " "Elaborating entity \"send\" for hierarchy \"send:uartsend\"" {  } { { "main/uart_top.v" "uartsend" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contr_fifo_send_ram contr_fifo_send_ram:contr_fifo_send_ram " "Elaborating entity \"contr_fifo_send_ram\" for hierarchy \"contr_fifo_send_ram:contr_fifo_send_ram\"" {  } { { "main/uart_top.v" "contr_fifo_send_ram" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523779205973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contr_fifo_send_ram.v(65) " "Verilog HDL assignment warning at contr_fifo_send_ram.v(65): truncated value with size 32 to match size of target (8)" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523779205974 "|uart_top|contr_fifo_send_ram:contr_fifo_send_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contr_fifo_send_ram.v(75) " "Verilog HDL assignment warning at contr_fifo_send_ram.v(75): truncated value with size 32 to match size of target (8)" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523779205974 "|uart_top|contr_fifo_send_ram:contr_fifo_send_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contr_fifo_send_ram.v(108) " "Verilog HDL assignment warning at contr_fifo_send_ram.v(108): truncated value with size 32 to match size of target (8)" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523779205974 "|uart_top|contr_fifo_send_ram:contr_fifo_send_ram"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdreq contr_fifo_send_ram.v(23) " "Output port \"rdreq\" at contr_fifo_send_ram.v(23) has no driver" {  } { { "FIFO/contr_fifo_send_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/contr_fifo_send_ram.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523779205974 "|uart_top|contr_fifo_send_ram:contr_fifo_send_ram"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[0\] " "Synthesized away node \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[1\] " "Synthesized away node \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[2\] " "Synthesized away node \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[3\] " "Synthesized away node \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[4\] " "Synthesized away node \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[5\] " "Synthesized away node \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[6\] " "Synthesized away node \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[7\] " "Synthesized away node \"my_ram:my_ram_rec\|altsyncram:altsyncram_component\|altsyncram_75g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_75g1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_75g1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM/my_ram.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/RAM/my_ram.v" 85 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_ram:my_ram_rec|altsyncram:altsyncram_component|altsyncram_75g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[0\] " "Synthesized away node \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 40 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[1\] " "Synthesized away node \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 72 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[2\] " "Synthesized away node \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 104 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[3\] " "Synthesized away node \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 136 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[4\] " "Synthesized away node \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 168 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[5\] " "Synthesized away node \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 200 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[6\] " "Synthesized away node \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 232 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[7\] " "Synthesized away node \"my_fifo:rec_fifo\|dcfifo:dcfifo_component\|dcfifo_lvg1:auto_generated\|altsyncram_2t01:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_2t01.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/altsyncram_2t01.tdf" 264 2 0 } } { "db/dcfifo_lvg1.tdf" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/db/dcfifo_lvg1.tdf" 52 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "FIFO/my_fifo.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/FIFO/my_fifo.v" 86 0 0 } } { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779206106 "|uart_top|my_fifo:rec_fifo|dcfifo:dcfifo_component|dcfifo_lvg1:auto_generated|altsyncram_2t01:fifo_ram|ram_block11a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1523779206106 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1523779206106 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1523779206889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1523779207147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 " "109 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523779207348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523779207452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523779207750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779207750 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD " "No output dependent on input pin \"RXD\"" {  } { { "main/uart_top.v" "" { Text "C:/Users/user/Documents/Fpga/WORKPLACE/DE2_115_RS232FIFO14/main/uart_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523779207895 "|uart_top|RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1523779207895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523779207897 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523779207897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523779207897 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1523779207897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523779207897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523779207981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 16:00:07 2018 " "Processing ended: Sun Apr 15 16:00:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523779207981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523779207981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523779207981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523779207981 ""}
