{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 09:21:21 2018 " "Info: Processing started: Sun Dec 09 09:21:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "D_latch:U2\|Qb " "Warning: Node \"D_latch:U2\|Qb\"" {  } { { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "D_latch:U2\|Qa " "Warning: Node \"D_latch:U2\|Qa\"" {  } { { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "D_latch:U1\|Qa " "Warning: Node \"D_latch:U1\|Qa\"" {  } { { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "D_latch:U1\|Qb " "Warning: Node \"D_latch:U1\|Qb\"" {  } { { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] LEDR\[0\] 8.731 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"LEDR\[0\]\" is 8.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[0\] 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.150 ns) 1.790 ns D_latch:U1\|R 2 COMB LCCOMB_X30_Y35_N26 1 " "Info: 2: + IC(0.661 ns) + CELL(0.150 ns) = 1.790 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 1; COMB Node = 'D_latch:U1\|R'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SW[0] D_latch:U1|R } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 2.431 ns D_latch:U1\|R_g 3 COMB LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(0.248 ns) + CELL(0.393 ns) = 2.431 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; COMB Node = 'D_latch:U1\|R_g'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { D_latch:U1|R D_latch:U1|R_g } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 3.230 ns D_latch:U1\|Qa 4 COMB LOOP LCCOMB_X30_Y35_N6 3 " "Info: 4: + IC(0.000 ns) + CELL(0.799 ns) = 3.230 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 3; COMB LOOP Node = 'D_latch:U1\|Qa'" { { "Info" "ITDB_PART_OF_SCC" "D_latch:U1\|Qa LCCOMB_X30_Y35_N6 " "Info: Loc. = LCCOMB_X30_Y35_N6; Node \"D_latch:U1\|Qa\"" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U1|Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "D_latch:U1\|Qb LCCOMB_X30_Y35_N12 " "Info: Loc. = LCCOMB_X30_Y35_N12; Node \"D_latch:U1\|Qb\"" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U1|Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U1|Qa } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U1|Qb } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { D_latch:U1|R_g D_latch:U1|Qa } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 3.642 ns D_latch:U2\|R 5 COMB LCCOMB_X30_Y35_N8 1 " "Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 3.642 ns; Loc. = LCCOMB_X30_Y35_N8; Fanout = 1; COMB Node = 'D_latch:U2\|R'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { D_latch:U1|Qa D_latch:U2|R } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 4.165 ns D_latch:U2\|R_g 6 COMB LCCOMB_X30_Y35_N24 2 " "Info: 6: + IC(0.248 ns) + CELL(0.275 ns) = 4.165 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 2; COMB Node = 'D_latch:U2\|R_g'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { D_latch:U2|R D_latch:U2|R_g } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.192 ns) 5.357 ns D_latch:U2\|Qa 7 COMB LOOP LCCOMB_X30_Y35_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(1.192 ns) = 5.357 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 2; COMB LOOP Node = 'D_latch:U2\|Qa'" { { "Info" "ITDB_PART_OF_SCC" "D_latch:U2\|Qa LCCOMB_X30_Y35_N0 " "Info: Loc. = LCCOMB_X30_Y35_N0; Node \"D_latch:U2\|Qa\"" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U2|Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "D_latch:U2\|Qb LCCOMB_X30_Y35_N28 " "Info: Loc. = LCCOMB_X30_Y35_N28; Node \"D_latch:U2\|Qb\"" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U2|Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U2|Qa } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 38 -1 0 } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_latch:U2|Qb } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { D_latch:U2|R_g D_latch:U2|Qa } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(2.798 ns) 8.731 ns LEDR\[0\] 8 PIN PIN_B11 0 " "Info: 8: + IC(0.576 ns) + CELL(2.798 ns) = 8.731 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { D_latch:U2|Qa LEDR[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/Programming/VHDL/ED2_labs3/Part3/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.736 ns ( 77.15 % ) " "Info: Total cell delay = 6.736 ns ( 77.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 22.85 % ) " "Info: Total interconnect delay = 1.995 ns ( 22.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { SW[0] D_latch:U1|R D_latch:U1|R_g D_latch:U1|Qa D_latch:U2|R D_latch:U2|R_g D_latch:U2|Qa LEDR[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { SW[0] {} SW[0]~combout {} D_latch:U1|R {} D_latch:U1|R_g {} D_latch:U1|Qa {} D_latch:U2|R {} D_latch:U2|R_g {} D_latch:U2|Qa {} LEDR[0] {} } { 0.000ns 0.000ns 0.661ns 0.248ns 0.000ns 0.262ns 0.248ns 0.000ns 0.576ns } { 0.000ns 0.979ns 0.150ns 0.393ns 0.799ns 0.150ns 0.275ns 1.192ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 09:21:22 2018 " "Info: Processing ended: Sun Dec 09 09:21:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
