<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\SystemVerilog\VGA_driver\VGA_driver\impl\gwsynthesis\VGA_driver.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\SystemVerilog\VGA_driver\VGA_driver\src\VGA_driver.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 13 22:14:53 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>284</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>169</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_divided</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_divided_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>80.690(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_divided</td>
<td>50.000(MHz)</td>
<td>190.564(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_divided</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_divided</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.607</td>
<td>clkgen/X_counter_8_s0/Q</td>
<td>RED_1_s2/SET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.350</td>
</tr>
<tr>
<td>2</td>
<td>8.381</td>
<td>ball/x_pos_3_s0/Q</td>
<td>direction_y_reg_s0/CE</td>
<td>clk_divided:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.888</td>
<td>12.434</td>
</tr>
<tr>
<td>3</td>
<td>9.280</td>
<td>ball/x_pos_3_s0/Q</td>
<td>RED_1_s2/D</td>
<td>clk_divided:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.888</td>
<td>11.179</td>
</tr>
<tr>
<td>4</td>
<td>11.072</td>
<td>n53_s2/I0</td>
<td>clk_divided_s1/D</td>
<td>clk_divided:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-2.332</td>
<td>0.830</td>
</tr>
<tr>
<td>5</td>
<td>11.221</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_9_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.461</td>
</tr>
<tr>
<td>6</td>
<td>11.278</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_8_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.404</td>
</tr>
<tr>
<td>7</td>
<td>11.335</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_7_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.347</td>
</tr>
<tr>
<td>8</td>
<td>11.392</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_6_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.290</td>
</tr>
<tr>
<td>9</td>
<td>11.449</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_5_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.233</td>
</tr>
<tr>
<td>10</td>
<td>11.506</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_4_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.176</td>
</tr>
<tr>
<td>11</td>
<td>11.563</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_3_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.119</td>
</tr>
<tr>
<td>12</td>
<td>11.620</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_2_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.062</td>
</tr>
<tr>
<td>13</td>
<td>11.677</td>
<td>direction_y_reg_s0/Q</td>
<td>ball/y_pos_1_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>7.005</td>
</tr>
<tr>
<td>14</td>
<td>12.582</td>
<td>clkgen/X_counter_1_s0/Q</td>
<td>clkgen/h_signal_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.018</td>
</tr>
<tr>
<td>15</td>
<td>12.755</td>
<td>clkgen/Y_counter_8_s0/Q</td>
<td>clkgen/v_signal_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.845</td>
</tr>
<tr>
<td>16</td>
<td>13.623</td>
<td>direction_x_reg_s0/Q</td>
<td>ball/x_pos_8_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>5.058</td>
</tr>
<tr>
<td>17</td>
<td>13.680</td>
<td>direction_x_reg_s0/Q</td>
<td>ball/x_pos_7_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>5.001</td>
</tr>
<tr>
<td>18</td>
<td>13.692</td>
<td>clkgen/Y_counter_8_s0/Q</td>
<td>clkgen/Y_counter_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.265</td>
</tr>
<tr>
<td>19</td>
<td>13.692</td>
<td>clkgen/Y_counter_8_s0/Q</td>
<td>clkgen/Y_counter_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.265</td>
</tr>
<tr>
<td>20</td>
<td>13.692</td>
<td>clkgen/Y_counter_8_s0/Q</td>
<td>clkgen/Y_counter_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.265</td>
</tr>
<tr>
<td>21</td>
<td>13.692</td>
<td>clkgen/Y_counter_8_s0/Q</td>
<td>clkgen/Y_counter_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.265</td>
</tr>
<tr>
<td>22</td>
<td>13.692</td>
<td>clkgen/Y_counter_8_s0/Q</td>
<td>clkgen/Y_counter_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.265</td>
</tr>
<tr>
<td>23</td>
<td>13.737</td>
<td>direction_x_reg_s0/Q</td>
<td>ball/x_pos_6_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>4.944</td>
</tr>
<tr>
<td>24</td>
<td>13.794</td>
<td>direction_x_reg_s0/Q</td>
<td>ball/x_pos_5_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>4.887</td>
</tr>
<tr>
<td>25</td>
<td>13.851</td>
<td>direction_x_reg_s0/Q</td>
<td>ball/x_pos_4_s0/D</td>
<td>clk:[R]</td>
<td>clk_divided:[R]</td>
<td>20.000</td>
<td>0.888</td>
<td>4.830</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.048</td>
<td>n53_s2/I0</td>
<td>clk_divided_s1/D</td>
<td>clk_divided:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.577</td>
<td>0.558</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>clk_counter_0_s0/Q</td>
<td>clk_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>clkgen/X_counter_0_s0/Q</td>
<td>clkgen/X_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.712</td>
<td>padder/x_pos_5_s1/Q</td>
<td>padder/x_pos_5_s1/D</td>
<td>clk_divided:[R]</td>
<td>clk_divided:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>clk_counter_2_s0/Q</td>
<td>clk_counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>clk_counter_6_s0/Q</td>
<td>clk_counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>clk_counter_8_s0/Q</td>
<td>clk_counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>clk_counter_12_s0/Q</td>
<td>clk_counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>clk_counter_14_s0/Q</td>
<td>clk_counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.731</td>
<td>clkgen/Y_counter_2_s0/Q</td>
<td>clkgen/Y_counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>11</td>
<td>0.731</td>
<td>clkgen/X_counter_2_s0/Q</td>
<td>clkgen/X_counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>12</td>
<td>0.732</td>
<td>clkgen/Y_counter_6_s0/Q</td>
<td>clkgen/Y_counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>13</td>
<td>0.733</td>
<td>clkgen/Y_counter_8_s0/Q</td>
<td>clkgen/Y_counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>14</td>
<td>0.733</td>
<td>clkgen/X_counter_6_s0/Q</td>
<td>clkgen/X_counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>15</td>
<td>0.733</td>
<td>clkgen/X_counter_8_s0/Q</td>
<td>clkgen/X_counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>16</td>
<td>0.853</td>
<td>clk_counter_1_s0/Q</td>
<td>clk_counter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>17</td>
<td>0.856</td>
<td>clkgen/Y_counter_1_s0/Q</td>
<td>clkgen/Y_counter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.856</td>
</tr>
<tr>
<td>18</td>
<td>0.857</td>
<td>clkgen/X_counter_1_s0/Q</td>
<td>clkgen/X_counter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.857</td>
</tr>
<tr>
<td>19</td>
<td>0.896</td>
<td>padder/x_pos_1_s1/Q</td>
<td>padder/x_pos_1_s1/D</td>
<td>clk_divided:[R]</td>
<td>clk_divided:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>20</td>
<td>0.898</td>
<td>padder/x_pos_7_s1/Q</td>
<td>padder/x_pos_7_s1/D</td>
<td>clk_divided:[R]</td>
<td>clk_divided:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.898</td>
</tr>
<tr>
<td>21</td>
<td>0.962</td>
<td>clk_counter_5_s0/Q</td>
<td>clk_counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>22</td>
<td>0.962</td>
<td>clk_counter_7_s0/Q</td>
<td>clk_counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>23</td>
<td>0.965</td>
<td>clk_counter_17_s0/Q</td>
<td>clk_counter_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>24</td>
<td>0.965</td>
<td>clk_counter_9_s0/Q</td>
<td>clk_counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>25</td>
<td>0.965</td>
<td>clk_counter_10_s0/Q</td>
<td>clk_counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>padder/x_pos_6_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>padder/x_pos_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>ball/x_pos_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>ball/x_pos_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>ball/x_pos_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>ball/y_pos_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>ball/x_pos_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>ball/x_pos_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>ball/x_pos_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_divided</td>
<td>ball/x_pos_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/X_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[1][A]</td>
<td>clkgen/X_counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C13[1][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_8_s0/Q</td>
</tr>
<tr>
<td>6.385</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C37[1][A]</td>
<td>n187_s29/I0</td>
</tr>
<tr>
<td>7.343</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" background: #97FFFF;">n187_s29/COUT</td>
</tr>
<tr>
<td>9.359</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td>n201_s10/I0</td>
</tr>
<tr>
<td>10.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[3][B]</td>
<td style=" background: #97FFFF;">n201_s10/F</td>
</tr>
<tr>
<td>11.156</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>n201_s4/I0</td>
</tr>
<tr>
<td>11.782</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">n201_s4/F</td>
</tr>
<tr>
<td>12.917</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td>n201_s0/I3</td>
</tr>
<tr>
<td>13.978</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C25[3][A]</td>
<td style=" background: #97FFFF;">n201_s0/F</td>
</tr>
<tr>
<td>14.682</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">RED_1_s2/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>RED_1_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>RED_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.467, 28.074%; route: 8.424, 68.215%; tC2Q: 0.458, 3.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>ball/x_pos_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_divided:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>ball/x_pos_3_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R21C13[1][A]</td>
<td style=" font-weight:bold;">ball/x_pos_3_s0/Q</td>
</tr>
<tr>
<td>4.352</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>n155_s26/I2</td>
</tr>
<tr>
<td>5.384</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">n155_s26/F</td>
</tr>
<tr>
<td>7.018</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td>n155_s16/I1</td>
</tr>
<tr>
<td>8.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td style=" background: #97FFFF;">n155_s16/F</td>
</tr>
<tr>
<td>8.938</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td>n155_s5/I3</td>
</tr>
<tr>
<td>9.970</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td style=" background: #97FFFF;">n155_s5/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td>n155_s1/I0</td>
</tr>
<tr>
<td>11.007</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][B]</td>
<td style=" background: #97FFFF;">n155_s1/F</td>
</tr>
<tr>
<td>12.467</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>n155_s0/I0</td>
</tr>
<tr>
<td>13.092</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">n155_s0/F</td>
</tr>
<tr>
<td>13.878</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>22.302</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td>22.259</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.820, 38.763%; route: 7.156, 57.551%; tC2Q: 0.458, 3.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>ball/x_pos_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RED_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_divided:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td>ball/x_pos_3_s0/CLK</td>
</tr>
<tr>
<td>1.902</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R21C13[1][A]</td>
<td style=" font-weight:bold;">ball/x_pos_3_s0/Q</td>
</tr>
<tr>
<td>4.352</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>n155_s26/I2</td>
</tr>
<tr>
<td>5.384</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C26[1][A]</td>
<td style=" background: #97FFFF;">n155_s26/F</td>
</tr>
<tr>
<td>6.695</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td>n228_s29/I3</td>
</tr>
<tr>
<td>7.721</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">n228_s29/F</td>
</tr>
<tr>
<td>8.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td>n228_s13/I0</td>
</tr>
<tr>
<td>9.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">n228_s13/F</td>
</tr>
<tr>
<td>10.043</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td>n228_s3/I1</td>
</tr>
<tr>
<td>11.104</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td style=" background: #97FFFF;">n228_s3/F</td>
</tr>
<tr>
<td>11.523</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>n228_s0/I2</td>
</tr>
<tr>
<td>12.622</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" background: #97FFFF;">n228_s0/F</td>
</tr>
<tr>
<td>12.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">RED_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>RED_1_s2/CLK</td>
</tr>
<tr>
<td>22.302</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RED_1_s2</td>
</tr>
<tr>
<td>21.902</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>RED_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.317, 47.563%; route: 5.403, 48.337%; tC2Q: 0.458, 4.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>n53_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_divided_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_divided:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>10.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" font-weight:bold;">n53_s2/I0</td>
</tr>
<tr>
<td>10.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>10.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" font-weight:bold;">clk_divided_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/CLK</td>
</tr>
<tr>
<td>22.302</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_divided_s1</td>
</tr>
<tr>
<td>21.902</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 99.013%; route: 0.000, 0.000%; tC2Q: 0.008, 0.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td>ball/n139_1_s/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">ball/n139_1_s/COUT</td>
</tr>
<tr>
<td>8.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][B]</td>
<td>ball/n138_1_s/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">ball/n138_1_s/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][A]</td>
<td>ball/n137_1_s/CIN</td>
</tr>
<tr>
<td>9.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">ball/n137_1_s/COUT</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][B]</td>
<td>ball/n136_1_s/CIN</td>
</tr>
<tr>
<td>9.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" background: #97FFFF;">ball/n136_1_s/COUT</td>
</tr>
<tr>
<td>9.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[0][A]</td>
<td>ball/n135_1_s/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">ball/n135_1_s/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[0][B]</td>
<td>ball/n134_1_s/CIN</td>
</tr>
<tr>
<td>9.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">ball/n134_1_s/COUT</td>
</tr>
<tr>
<td>9.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[1][A]</td>
<td>ball/n133_1_s/CIN</td>
</tr>
<tr>
<td>9.230</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">ball/n133_1_s/COUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[1][B]</td>
<td>ball/n132_1_s/CIN</td>
</tr>
<tr>
<td>9.793</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][B]</td>
<td style=" background: #97FFFF;">ball/n132_1_s/SUM</td>
</tr>
<tr>
<td>9.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][B]</td>
<td style=" font-weight:bold;">ball/y_pos_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][B]</td>
<td>ball/y_pos_9_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_9_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[1][B]</td>
<td>ball/y_pos_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 27.410%; route: 4.957, 66.446%; tC2Q: 0.458, 6.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td>ball/n139_1_s/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">ball/n139_1_s/COUT</td>
</tr>
<tr>
<td>8.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][B]</td>
<td>ball/n138_1_s/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">ball/n138_1_s/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][A]</td>
<td>ball/n137_1_s/CIN</td>
</tr>
<tr>
<td>9.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">ball/n137_1_s/COUT</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][B]</td>
<td>ball/n136_1_s/CIN</td>
</tr>
<tr>
<td>9.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" background: #97FFFF;">ball/n136_1_s/COUT</td>
</tr>
<tr>
<td>9.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[0][A]</td>
<td>ball/n135_1_s/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">ball/n135_1_s/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[0][B]</td>
<td>ball/n134_1_s/CIN</td>
</tr>
<tr>
<td>9.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">ball/n134_1_s/COUT</td>
</tr>
<tr>
<td>9.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[1][A]</td>
<td>ball/n133_1_s/CIN</td>
</tr>
<tr>
<td>9.736</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">ball/n133_1_s/SUM</td>
</tr>
<tr>
<td>9.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td style=" font-weight:bold;">ball/y_pos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>ball/y_pos_8_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_8_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>ball/y_pos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.988, 26.852%; route: 4.957, 66.958%; tC2Q: 0.458, 6.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td>ball/n139_1_s/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">ball/n139_1_s/COUT</td>
</tr>
<tr>
<td>8.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][B]</td>
<td>ball/n138_1_s/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">ball/n138_1_s/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][A]</td>
<td>ball/n137_1_s/CIN</td>
</tr>
<tr>
<td>9.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">ball/n137_1_s/COUT</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][B]</td>
<td>ball/n136_1_s/CIN</td>
</tr>
<tr>
<td>9.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" background: #97FFFF;">ball/n136_1_s/COUT</td>
</tr>
<tr>
<td>9.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[0][A]</td>
<td>ball/n135_1_s/CIN</td>
</tr>
<tr>
<td>9.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">ball/n135_1_s/COUT</td>
</tr>
<tr>
<td>9.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[0][B]</td>
<td>ball/n134_1_s/CIN</td>
</tr>
<tr>
<td>9.679</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">ball/n134_1_s/SUM</td>
</tr>
<tr>
<td>9.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" font-weight:bold;">ball/y_pos_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>ball/y_pos_7_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_7_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>ball/y_pos_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.931, 26.284%; route: 4.957, 67.477%; tC2Q: 0.458, 6.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td>ball/n139_1_s/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">ball/n139_1_s/COUT</td>
</tr>
<tr>
<td>8.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][B]</td>
<td>ball/n138_1_s/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">ball/n138_1_s/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][A]</td>
<td>ball/n137_1_s/CIN</td>
</tr>
<tr>
<td>9.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">ball/n137_1_s/COUT</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][B]</td>
<td>ball/n136_1_s/CIN</td>
</tr>
<tr>
<td>9.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" background: #97FFFF;">ball/n136_1_s/COUT</td>
</tr>
<tr>
<td>9.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C9[0][A]</td>
<td>ball/n135_1_s/CIN</td>
</tr>
<tr>
<td>9.622</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">ball/n135_1_s/SUM</td>
</tr>
<tr>
<td>9.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" font-weight:bold;">ball/y_pos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>ball/y_pos_6_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_6_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>ball/y_pos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.874, 25.708%; route: 4.957, 68.005%; tC2Q: 0.458, 6.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td>ball/n139_1_s/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">ball/n139_1_s/COUT</td>
</tr>
<tr>
<td>8.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][B]</td>
<td>ball/n138_1_s/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">ball/n138_1_s/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][A]</td>
<td>ball/n137_1_s/CIN</td>
</tr>
<tr>
<td>9.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">ball/n137_1_s/COUT</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][B]</td>
<td>ball/n136_1_s/CIN</td>
</tr>
<tr>
<td>9.565</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" background: #97FFFF;">ball/n136_1_s/SUM</td>
</tr>
<tr>
<td>9.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" font-weight:bold;">ball/y_pos_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td>ball/y_pos_5_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_5_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[2][B]</td>
<td>ball/y_pos_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.817, 25.122%; route: 4.957, 68.541%; tC2Q: 0.458, 6.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td>ball/n139_1_s/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">ball/n139_1_s/COUT</td>
</tr>
<tr>
<td>8.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][B]</td>
<td>ball/n138_1_s/CIN</td>
</tr>
<tr>
<td>8.945</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">ball/n138_1_s/COUT</td>
</tr>
<tr>
<td>8.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[2][A]</td>
<td>ball/n137_1_s/CIN</td>
</tr>
<tr>
<td>9.508</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">ball/n137_1_s/SUM</td>
</tr>
<tr>
<td>9.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td style=" font-weight:bold;">ball/y_pos_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>ball/y_pos_4_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_4_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>ball/y_pos_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.760, 24.527%; route: 4.957, 69.085%; tC2Q: 0.458, 6.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td>ball/n139_1_s/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">ball/n139_1_s/COUT</td>
</tr>
<tr>
<td>8.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][B]</td>
<td>ball/n138_1_s/CIN</td>
</tr>
<tr>
<td>9.451</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" background: #97FFFF;">ball/n138_1_s/SUM</td>
</tr>
<tr>
<td>9.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" font-weight:bold;">ball/y_pos_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>ball/y_pos_3_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_3_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>ball/y_pos_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.703, 23.923%; route: 4.957, 69.639%; tC2Q: 0.458, 6.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/COUT</td>
</tr>
<tr>
<td>8.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td>ball/n139_1_s/CIN</td>
</tr>
<tr>
<td>9.394</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">ball/n139_1_s/SUM</td>
</tr>
<tr>
<td>9.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" font-weight:bold;">ball/y_pos_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>ball/y_pos_2_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_2_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>ball/y_pos_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.646, 23.309%; route: 4.957, 70.201%; tC2Q: 0.458, 6.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_y_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/y_pos_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>direction_y_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">direction_y_reg_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>3.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>direction_y_reg_3_s1/I0</td>
</tr>
<tr>
<td>7.397</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">direction_y_reg_3_s1/F</td>
</tr>
<tr>
<td>8.774</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C8[0][B]</td>
<td>ball/n140_1_s/CIN</td>
</tr>
<tr>
<td>9.337</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" background: #97FFFF;">ball/n140_1_s/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" font-weight:bold;">ball/y_pos_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>ball/y_pos_1_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/y_pos_1_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>ball/y_pos_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.589, 22.685%; route: 4.957, 70.772%; tC2Q: 0.458, 6.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/X_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/h_signal_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>clkgen/X_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C12[0][B]</td>
<td style=" font-weight:bold;">clkgen/X_counter_1_s0/Q</td>
</tr>
<tr>
<td>3.299</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][A]</td>
<td>clkgen/n100_s4/I1</td>
</tr>
<tr>
<td>4.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][A]</td>
<td style=" background: #97FFFF;">clkgen/n100_s4/F</td>
</tr>
<tr>
<td>4.404</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][B]</td>
<td>clkgen/n100_s3/I0</td>
</tr>
<tr>
<td>5.226</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n100_s3/F</td>
</tr>
<tr>
<td>5.231</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>clkgen/n100_s1/I3</td>
</tr>
<tr>
<td>6.263</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">clkgen/n100_s1/F</td>
</tr>
<tr>
<td>9.350</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB33[B]</td>
<td style=" font-weight:bold;">clkgen/h_signal_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[B]</td>
<td>clkgen/h_signal_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[B]</td>
<td>clkgen/h_signal_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 42.078%; route: 3.607, 51.391%; tC2Q: 0.458, 6.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/v_signal_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.595</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td>clkgen/n48_s8/I2</td>
</tr>
<tr>
<td>5.621</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C17[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s8/F</td>
</tr>
<tr>
<td>6.042</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[3][B]</td>
<td>clkgen/n104_s1/I3</td>
</tr>
<tr>
<td>7.074</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n104_s1/F</td>
</tr>
<tr>
<td>9.177</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">clkgen/v_signal_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clkgen/v_signal_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>clkgen/v_signal_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 30.067%; route: 4.328, 63.237%; tC2Q: 0.458, 6.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_x_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/x_pos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>direction_x_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C15[2][A]</td>
<td style=" font-weight:bold;">direction_x_reg_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td>direction_x_reg_3_s1/I0</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td style=" background: #97FFFF;">direction_x_reg_3_s1/F</td>
</tr>
<tr>
<td>6.428</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][A]</td>
<td>ball/n75_1_s/CIN</td>
</tr>
<tr>
<td>6.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">ball/n75_1_s/COUT</td>
</tr>
<tr>
<td>6.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][B]</td>
<td>ball/n74_1_s/CIN</td>
</tr>
<tr>
<td>6.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">ball/n74_1_s/COUT</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][A]</td>
<td>ball/n73_1_s/CIN</td>
</tr>
<tr>
<td>6.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" background: #97FFFF;">ball/n73_1_s/COUT</td>
</tr>
<tr>
<td>6.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][B]</td>
<td>ball/n72_1_s/CIN</td>
</tr>
<tr>
<td>6.656</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td style=" background: #97FFFF;">ball/n72_1_s/COUT</td>
</tr>
<tr>
<td>6.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[2][A]</td>
<td>ball/n71_1_s/CIN</td>
</tr>
<tr>
<td>6.713</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" background: #97FFFF;">ball/n71_1_s/COUT</td>
</tr>
<tr>
<td>6.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[2][B]</td>
<td>ball/n70_1_s/CIN</td>
</tr>
<tr>
<td>6.770</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" background: #97FFFF;">ball/n70_1_s/COUT</td>
</tr>
<tr>
<td>6.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][A]</td>
<td>ball/n69_1_s/CIN</td>
</tr>
<tr>
<td>6.827</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">ball/n69_1_s/COUT</td>
</tr>
<tr>
<td>6.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td>ball/n68_1_s/CIN</td>
</tr>
<tr>
<td>7.390</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">ball/n68_1_s/SUM</td>
</tr>
<tr>
<td>7.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" font-weight:bold;">ball/x_pos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>ball/x_pos_8_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/x_pos_8_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>ball/x_pos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.994, 39.421%; route: 2.606, 51.518%; tC2Q: 0.458, 9.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_x_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/x_pos_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>direction_x_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C15[2][A]</td>
<td style=" font-weight:bold;">direction_x_reg_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td>direction_x_reg_3_s1/I0</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td style=" background: #97FFFF;">direction_x_reg_3_s1/F</td>
</tr>
<tr>
<td>6.428</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][A]</td>
<td>ball/n75_1_s/CIN</td>
</tr>
<tr>
<td>6.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">ball/n75_1_s/COUT</td>
</tr>
<tr>
<td>6.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][B]</td>
<td>ball/n74_1_s/CIN</td>
</tr>
<tr>
<td>6.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">ball/n74_1_s/COUT</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][A]</td>
<td>ball/n73_1_s/CIN</td>
</tr>
<tr>
<td>6.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" background: #97FFFF;">ball/n73_1_s/COUT</td>
</tr>
<tr>
<td>6.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][B]</td>
<td>ball/n72_1_s/CIN</td>
</tr>
<tr>
<td>6.656</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td style=" background: #97FFFF;">ball/n72_1_s/COUT</td>
</tr>
<tr>
<td>6.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[2][A]</td>
<td>ball/n71_1_s/CIN</td>
</tr>
<tr>
<td>6.713</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" background: #97FFFF;">ball/n71_1_s/COUT</td>
</tr>
<tr>
<td>6.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[2][B]</td>
<td>ball/n70_1_s/CIN</td>
</tr>
<tr>
<td>6.770</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" background: #97FFFF;">ball/n70_1_s/COUT</td>
</tr>
<tr>
<td>6.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][A]</td>
<td>ball/n69_1_s/CIN</td>
</tr>
<tr>
<td>7.333</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">ball/n69_1_s/SUM</td>
</tr>
<tr>
<td>7.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" font-weight:bold;">ball/x_pos_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>ball/x_pos_7_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/x_pos_7_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>ball/x_pos_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 38.731%; route: 2.606, 52.105%; tC2Q: 0.458, 9.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.595</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td>clkgen/n48_s8/I2</td>
</tr>
<tr>
<td>5.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C17[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s8/F</td>
</tr>
<tr>
<td>6.437</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>clkgen/n48_s5/I3</td>
</tr>
<tr>
<td>7.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s5/F</td>
</tr>
<tr>
<td>8.597</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>clkgen/Y_counter_1_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>clkgen/Y_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 26.449%; route: 4.149, 66.235%; tC2Q: 0.458, 7.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.595</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td>clkgen/n48_s8/I2</td>
</tr>
<tr>
<td>5.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C17[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s8/F</td>
</tr>
<tr>
<td>6.437</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>clkgen/n48_s5/I3</td>
</tr>
<tr>
<td>7.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s5/F</td>
</tr>
<tr>
<td>8.597</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>clkgen/Y_counter_2_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>clkgen/Y_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 26.449%; route: 4.149, 66.235%; tC2Q: 0.458, 7.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.595</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td>clkgen/n48_s8/I2</td>
</tr>
<tr>
<td>5.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C17[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s8/F</td>
</tr>
<tr>
<td>6.437</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>clkgen/n48_s5/I3</td>
</tr>
<tr>
<td>7.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s5/F</td>
</tr>
<tr>
<td>8.597</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>clkgen/Y_counter_3_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>clkgen/Y_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 26.449%; route: 4.149, 66.235%; tC2Q: 0.458, 7.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.595</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td>clkgen/n48_s8/I2</td>
</tr>
<tr>
<td>5.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C17[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s8/F</td>
</tr>
<tr>
<td>6.437</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>clkgen/n48_s5/I3</td>
</tr>
<tr>
<td>7.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s5/F</td>
</tr>
<tr>
<td>8.597</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>clkgen/Y_counter_4_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>clkgen/Y_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 26.449%; route: 4.149, 66.235%; tC2Q: 0.458, 7.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_8_s0/Q</td>
</tr>
<tr>
<td>4.595</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td>clkgen/n48_s8/I2</td>
</tr>
<tr>
<td>5.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C17[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s8/F</td>
</tr>
<tr>
<td>6.437</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[3][B]</td>
<td>clkgen/n48_s5/I3</td>
</tr>
<tr>
<td>7.062</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R22C14[3][B]</td>
<td style=" background: #97FFFF;">clkgen/n48_s5/F</td>
</tr>
<tr>
<td>8.597</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>clkgen/Y_counter_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>clkgen/Y_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 26.449%; route: 4.149, 66.235%; tC2Q: 0.458, 7.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_x_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/x_pos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>direction_x_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C15[2][A]</td>
<td style=" font-weight:bold;">direction_x_reg_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td>direction_x_reg_3_s1/I0</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td style=" background: #97FFFF;">direction_x_reg_3_s1/F</td>
</tr>
<tr>
<td>6.428</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][A]</td>
<td>ball/n75_1_s/CIN</td>
</tr>
<tr>
<td>6.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">ball/n75_1_s/COUT</td>
</tr>
<tr>
<td>6.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][B]</td>
<td>ball/n74_1_s/CIN</td>
</tr>
<tr>
<td>6.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">ball/n74_1_s/COUT</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][A]</td>
<td>ball/n73_1_s/CIN</td>
</tr>
<tr>
<td>6.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" background: #97FFFF;">ball/n73_1_s/COUT</td>
</tr>
<tr>
<td>6.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][B]</td>
<td>ball/n72_1_s/CIN</td>
</tr>
<tr>
<td>6.656</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td style=" background: #97FFFF;">ball/n72_1_s/COUT</td>
</tr>
<tr>
<td>6.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[2][A]</td>
<td>ball/n71_1_s/CIN</td>
</tr>
<tr>
<td>6.713</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" background: #97FFFF;">ball/n71_1_s/COUT</td>
</tr>
<tr>
<td>6.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[2][B]</td>
<td>ball/n70_1_s/CIN</td>
</tr>
<tr>
<td>7.276</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" background: #97FFFF;">ball/n70_1_s/SUM</td>
</tr>
<tr>
<td>7.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td style=" font-weight:bold;">ball/x_pos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[2][B]</td>
<td>ball/x_pos_6_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/x_pos_6_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[2][B]</td>
<td>ball/x_pos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.880, 38.024%; route: 2.606, 52.706%; tC2Q: 0.458, 9.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_x_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/x_pos_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>direction_x_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C15[2][A]</td>
<td style=" font-weight:bold;">direction_x_reg_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td>direction_x_reg_3_s1/I0</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td style=" background: #97FFFF;">direction_x_reg_3_s1/F</td>
</tr>
<tr>
<td>6.428</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][A]</td>
<td>ball/n75_1_s/CIN</td>
</tr>
<tr>
<td>6.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">ball/n75_1_s/COUT</td>
</tr>
<tr>
<td>6.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][B]</td>
<td>ball/n74_1_s/CIN</td>
</tr>
<tr>
<td>6.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">ball/n74_1_s/COUT</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][A]</td>
<td>ball/n73_1_s/CIN</td>
</tr>
<tr>
<td>6.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" background: #97FFFF;">ball/n73_1_s/COUT</td>
</tr>
<tr>
<td>6.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][B]</td>
<td>ball/n72_1_s/CIN</td>
</tr>
<tr>
<td>6.656</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td style=" background: #97FFFF;">ball/n72_1_s/COUT</td>
</tr>
<tr>
<td>6.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[2][A]</td>
<td>ball/n71_1_s/CIN</td>
</tr>
<tr>
<td>7.219</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" background: #97FFFF;">ball/n71_1_s/SUM</td>
</tr>
<tr>
<td>7.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td style=" font-weight:bold;">ball/x_pos_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>ball/x_pos_5_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/x_pos_5_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[2][A]</td>
<td>ball/x_pos_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.823, 37.301%; route: 2.606, 53.320%; tC2Q: 0.458, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>direction_x_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ball/x_pos_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>direction_x_reg_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R22C15[2][A]</td>
<td style=" font-weight:bold;">direction_x_reg_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td>direction_x_reg_3_s1/I0</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td style=" background: #97FFFF;">direction_x_reg_3_s1/F</td>
</tr>
<tr>
<td>6.428</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][A]</td>
<td>ball/n75_1_s/CIN</td>
</tr>
<tr>
<td>6.485</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">ball/n75_1_s/COUT</td>
</tr>
<tr>
<td>6.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[0][B]</td>
<td>ball/n74_1_s/CIN</td>
</tr>
<tr>
<td>6.542</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">ball/n74_1_s/COUT</td>
</tr>
<tr>
<td>6.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][A]</td>
<td>ball/n73_1_s/CIN</td>
</tr>
<tr>
<td>6.599</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][A]</td>
<td style=" background: #97FFFF;">ball/n73_1_s/COUT</td>
</tr>
<tr>
<td>6.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C13[1][B]</td>
<td>ball/n72_1_s/CIN</td>
</tr>
<tr>
<td>7.162</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td style=" background: #97FFFF;">ball/n72_1_s/SUM</td>
</tr>
<tr>
<td>7.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td style=" font-weight:bold;">ball/x_pos_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td>ball/x_pos_4_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ball/x_pos_4_s0</td>
</tr>
<tr>
<td>21.014</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[1][B]</td>
<td>ball/x_pos_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.766, 36.562%; route: 2.606, 53.950%; tC2Q: 0.458, 9.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>n53_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_divided_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_divided:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" font-weight:bold;">n53_s2/I0</td>
</tr>
<tr>
<td>0.558</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>0.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" font-weight:bold;">clk_divided_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_divided_s1</td>
</tr>
<tr>
<td>1.607</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 99.577%; route: 0.000, 0.000%; tC2Q: 0.002, 0.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>n34_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">n34_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" font-weight:bold;">clk_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>clk_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>clk_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/X_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/X_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>clkgen/X_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>clkgen/n21_s2/I0</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">clkgen/n21_s2/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>clkgen/X_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>clkgen/X_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>padder/x_pos_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>padder/x_pos_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_divided:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>padder/x_pos_5_s1/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">padder/x_pos_5_s1/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>padder/n122_s0/I3</td>
</tr>
<tr>
<td>1.727</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" background: #97FFFF;">padder/n122_s0/F</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td style=" font-weight:bold;">padder/x_pos_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>padder/x_pos_5_s1/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[1][A]</td>
<td>padder/x_pos_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>clk_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">clk_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C33[1][A]</td>
<td>n32_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" background: #97FFFF;">n32_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">clk_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>clk_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>clk_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">clk_counter_6_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[0][A]</td>
<td>n28_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">clk_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>clk_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>clk_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>clk_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">clk_counter_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[1][A]</td>
<td>n26_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">n26_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">clk_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>clk_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>clk_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>clk_counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">clk_counter_12_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C35[0][A]</td>
<td>n22_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" font-weight:bold;">clk_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>clk_counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>clk_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>clk_counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">clk_counter_14_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td>n20_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">n20_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">clk_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>clk_counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>clk_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>clkgen/Y_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C14[1][A]</td>
<td>clkgen/n63_s/I1</td>
</tr>
<tr>
<td>2.307</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">clkgen/n63_s/SUM</td>
</tr>
<tr>
<td>2.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>clkgen/Y_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>clkgen/Y_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/X_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/X_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>clkgen/X_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R22C12[1][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C12[1][A]</td>
<td>clkgen/n19_s/I1</td>
</tr>
<tr>
<td>2.307</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td style=" background: #97FFFF;">clkgen/n19_s/SUM</td>
</tr>
<tr>
<td>2.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>clkgen/X_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C12[1][A]</td>
<td>clkgen/X_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>clkgen/Y_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R22C15[0][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_6_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C15[0][A]</td>
<td>clkgen/n59_s/I1</td>
</tr>
<tr>
<td>2.309</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td style=" background: #97FFFF;">clkgen/n59_s/SUM</td>
</tr>
<tr>
<td>2.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>clkgen/Y_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C15[0][A]</td>
<td>clkgen/Y_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_8_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C15[1][A]</td>
<td>clkgen/n57_s/I1</td>
</tr>
<tr>
<td>2.310</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" background: #97FFFF;">clkgen/n57_s/SUM</td>
</tr>
<tr>
<td>2.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C15[1][A]</td>
<td>clkgen/Y_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/X_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/X_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>clkgen/X_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R22C13[0][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_6_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C13[0][A]</td>
<td>clkgen/n15_s/I1</td>
</tr>
<tr>
<td>2.310</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td style=" background: #97FFFF;">clkgen/n15_s/SUM</td>
</tr>
<tr>
<td>2.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>clkgen/X_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>clkgen/X_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/X_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/X_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[1][A]</td>
<td>clkgen/X_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R22C13[1][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_8_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C13[1][A]</td>
<td>clkgen/n13_s/I1</td>
</tr>
<tr>
<td>2.310</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C13[1][A]</td>
<td style=" background: #97FFFF;">clkgen/n13_s/SUM</td>
</tr>
<tr>
<td>2.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[1][A]</td>
<td style=" font-weight:bold;">clkgen/X_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[1][A]</td>
<td>clkgen/X_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C13[1][A]</td>
<td>clkgen/X_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>clk_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td style=" font-weight:bold;">clk_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C33[0][B]</td>
<td>n33_s/I0</td>
</tr>
<tr>
<td>2.429</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>2.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" font-weight:bold;">clk_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>clk_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>clk_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/Y_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/Y_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>clkgen/Y_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C14[0][B]</td>
<td>clkgen/n64_s/I0</td>
</tr>
<tr>
<td>2.433</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">clkgen/n64_s/SUM</td>
</tr>
<tr>
<td>2.433</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">clkgen/Y_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>clkgen/Y_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>clkgen/Y_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.381%; route: 0.006, 0.689%; tC2Q: 0.333, 38.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkgen/X_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkgen/X_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>clkgen/X_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R22C12[0][B]</td>
<td style=" font-weight:bold;">clkgen/X_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C12[0][B]</td>
<td>clkgen/n20_s/I0</td>
</tr>
<tr>
<td>2.434</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" background: #97FFFF;">clkgen/n20_s/SUM</td>
</tr>
<tr>
<td>2.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td style=" font-weight:bold;">clkgen/X_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>clkgen/X_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C12[0][B]</td>
<td>clkgen/X_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.297%; route: 0.007, 0.826%; tC2Q: 0.333, 38.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>padder/x_pos_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>padder/x_pos_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_divided:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>padder/x_pos_1_s1/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">padder/x_pos_1_s1/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>padder/n126_s2/I0</td>
</tr>
<tr>
<td>1.911</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">padder/n126_s2/F</td>
</tr>
<tr>
<td>1.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">padder/x_pos_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>padder/x_pos_1_s1/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>padder/x_pos_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>padder/x_pos_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>padder/x_pos_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_divided:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_divided:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>padder/x_pos_7_s1/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C31[2][A]</td>
<td style=" font-weight:bold;">padder/x_pos_7_s1/Q</td>
</tr>
<tr>
<td>1.356</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>padder/n120_s0/I2</td>
</tr>
<tr>
<td>1.912</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" background: #97FFFF;">padder/n120_s0/F</td>
</tr>
<tr>
<td>1.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" font-weight:bold;">padder/x_pos_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R22C39[2][A]</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>padder/x_pos_7_s1/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>padder/x_pos_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 61.943%; route: 0.008, 0.921%; tC2Q: 0.333, 37.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>clk_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">clk_counter_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C33[2][B]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>2.538</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>2.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">clk_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>clk_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>clk_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>clk_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">clk_counter_7_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C34[0][B]</td>
<td>n27_s/I1</td>
</tr>
<tr>
<td>2.538</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>2.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td style=" font-weight:bold;">clk_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>clk_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][B]</td>
<td>clk_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>clk_counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">clk_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C35[2][B]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>2.541</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>2.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td style=" font-weight:bold;">clk_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>clk_counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>clk_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>clk_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td style=" font-weight:bold;">clk_counter_9_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>2.541</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>2.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td style=" font-weight:bold;">clk_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>clk_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>clk_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>clk_counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">clk_counter_10_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td>n24_s/I1</td>
</tr>
<tr>
<td>2.541</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" background: #97FFFF;">n24_s/SUM</td>
</tr>
<tr>
<td>2.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">clk_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>clk_counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>clk_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>padder/x_pos_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>padder/x_pos_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>padder/x_pos_6_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>padder/x_pos_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>padder/x_pos_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>padder/x_pos_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ball/x_pos_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>ball/x_pos_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>ball/x_pos_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ball/x_pos_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>ball/x_pos_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>ball/x_pos_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ball/x_pos_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>ball/x_pos_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>ball/x_pos_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ball/y_pos_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>ball/y_pos_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>ball/y_pos_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ball/x_pos_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>ball/x_pos_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>ball/x_pos_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ball/x_pos_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>ball/x_pos_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>ball/x_pos_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ball/x_pos_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>ball/x_pos_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>ball/x_pos_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_divided</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ball/x_pos_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>ball/x_pos_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_divided</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_divided_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>ball/x_pos_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>46</td>
<td>clk_d</td>
<td>7.607</td>
<td>0.262</td>
</tr>
<tr>
<td>26</td>
<td>clk_divided</td>
<td>8.381</td>
<td>2.048</td>
</tr>
<tr>
<td>20</td>
<td>n10_8</td>
<td>15.527</td>
<td>0.998</td>
</tr>
<tr>
<td>19</td>
<td>n14_4</td>
<td>14.433</td>
<td>1.476</td>
</tr>
<tr>
<td>17</td>
<td>i_reset</td>
<td>17.365</td>
<td>1.491</td>
</tr>
<tr>
<td>16</td>
<td>ball_x[5]</td>
<td>10.904</td>
<td>2.797</td>
</tr>
<tr>
<td>15</td>
<td>pad_x[3]</td>
<td>10.535</td>
<td>1.648</td>
</tr>
<tr>
<td>14</td>
<td>pad_x[4]</td>
<td>10.155</td>
<td>1.997</td>
</tr>
<tr>
<td>13</td>
<td>ball_x[6]</td>
<td>10.910</td>
<td>2.804</td>
</tr>
<tr>
<td>12</td>
<td>ball_x[1]</td>
<td>8.459</td>
<td>4.052</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C13</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C34</td>
<td>80.56%</td>
</tr>
<tr>
<td>R22C35</td>
<td>79.17%</td>
</tr>
<tr>
<td>R22C13</td>
<td>77.78%</td>
</tr>
<tr>
<td>R22C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R22C12</td>
<td>75.00%</td>
</tr>
<tr>
<td>R22C14</td>
<td>75.00%</td>
</tr>
<tr>
<td>R21C31</td>
<td>75.00%</td>
</tr>
<tr>
<td>R22C8</td>
<td>69.44%</td>
</tr>
<tr>
<td>R22C9</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
