Analysis & Synthesis report for central
Thu Jul 28 21:14:46 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |central|slave:slv|w_state
 10. State Machine - |central|master:MASTERA|w_state
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for master:MASTERA
 18. Source assignments for slave:slv
 19. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "slave:slv|SER2PAR:S2P"
 22. Port Connectivity Checks: "DETECTOR:DETECT"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 28 21:14:46 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; central                                     ;
; Top-level Entity Name              ; central                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 66                                          ;
;     Total combinational functions  ; 53                                          ;
;     Dedicated logic registers      ; 39                                          ;
; Total registers                    ; 39                                          ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; central            ; central            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; slave.vhd                        ; yes             ; User VHDL File               ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd          ;         ;
; SETE_SEGMENTOS.vhd               ; yes             ; User VHDL File               ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd ;         ;
; SER2PAR.vhd                      ; yes             ; User VHDL File               ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SER2PAR.vhd        ;         ;
; Pa2Se.vhd                        ; yes             ; User VHDL File               ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd          ;         ;
; MASTER.vhd                       ; yes             ; User VHDL File               ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/MASTER.vhd         ;         ;
; detector.vhd                     ; yes             ; User VHDL File               ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/detector.vhd       ;         ;
; counter.vhd                      ; yes             ; User VHDL File               ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/counter.vhd        ;         ;
; PLL.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd            ;         ;
; central.vhd                      ; yes             ; Auto-Found VHDL File         ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf                  ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal211.inc              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc             ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc           ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc           ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/db/pll_altpll.v    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 66          ;
;                                             ;             ;
; Total combinational functions               ; 53          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 24          ;
;     -- 3 input functions                    ; 18          ;
;     -- <=2 input functions                  ; 11          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 53          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 39          ;
;     -- Dedicated logic registers            ; 39          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 14          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_RST~input ;
; Maximum fan-out                             ; 42          ;
; Total fan-out                               ; 324         ;
; Average fan-out                             ; 2.68        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                     ; Entity Name    ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------+----------------+--------------+
; |central                             ; 53 (1)              ; 39 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 14   ; 0            ; 0          ; |central                                                                ; central        ; work         ;
;    |COUNTER:COUNTERA|                ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|COUNTER:COUNTERA                                               ; COUNTER        ; work         ;
;    |DETECTOR:DETECT|                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|DETECTOR:DETECT                                                ; DETECTOR       ; work         ;
;    |PLL:PLL_inst|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|PLL:PLL_inst                                                   ; PLL            ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|PLL:PLL_inst|altpll:altpll_component                           ; altpll         ; work         ;
;          |PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated ; PLL_altpll     ; work         ;
;    |Pa2Se:P2S|                       ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|Pa2Se:P2S                                                      ; Pa2Se          ; work         ;
;    |master:MASTERA|                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|master:MASTERA                                                 ; master         ; work         ;
;    |slave:slv|                       ; 28 (13)             ; 14 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|slave:slv                                                      ; slave          ; work         ;
;       |SER2PAR:S2P|                  ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|slave:slv|SER2PAR:S2P                                          ; SER2PAR        ; work         ;
;       |SETE_SEGMENTOS:DISPLAY|       ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |central|slave:slv|SETE_SEGMENTOS:DISPLAY                               ; SETE_SEGMENTOS ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |central|PLL:PLL_inst ; PLL.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------+
; State Machine - |central|slave:slv|w_state                             ;
+--------------------+--------------------+---------------+--------------+
; Name               ; w_state.escrevendo ; w_state.lendo ; w_state.idle ;
+--------------------+--------------------+---------------+--------------+
; w_state.idle       ; 0                  ; 0             ; 0            ;
; w_state.lendo      ; 0                  ; 1             ; 1            ;
; w_state.escrevendo ; 1                  ; 0             ; 1            ;
+--------------------+--------------------+---------------+--------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------+
; State Machine - |central|master:MASTERA|w_state ;
+------------------+------------------------------+
; Name             ; w_state.enviando             ;
+------------------+------------------------------+
; w_state.idle     ; 0                            ;
; w_state.enviando ; 1                            ;
+------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; slave:slv|w_state.escrevendo             ; no                                                               ; yes                                        ;
; slave:slv|w_state.lendo                  ; no                                                               ; yes                                        ;
; slave:slv|w_state.idle                   ; no                                                               ; yes                                        ;
; master:MASTERA|w_state.enviando          ; no                                                               ; yes                                        ;
; Total number of protected registers is 4 ;                                                                  ;                                            ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                   ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------------+------------------------+
; slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[0]      ; slave:slv|SETE_SEGMENTOS:DISPLAY|Mux7 ; yes                    ;
; slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[1]      ; slave:slv|SETE_SEGMENTOS:DISPLAY|Mux7 ; yes                    ;
; slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[2]      ; slave:slv|SETE_SEGMENTOS:DISPLAY|Mux7 ; yes                    ;
; slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[3]      ; slave:slv|SETE_SEGMENTOS:DISPLAY|Mux7 ; yes                    ;
; slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[4]      ; slave:slv|SETE_SEGMENTOS:DISPLAY|Mux7 ; yes                    ;
; slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[5]      ; slave:slv|SETE_SEGMENTOS:DISPLAY|Mux7 ; yes                    ;
; slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[6]      ; slave:slv|SETE_SEGMENTOS:DISPLAY|Mux7 ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                                       ;                        ;
+----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Pa2Se:P2S|data_fpga[4..7]             ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 39    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Pa2Se:P2S|o_TX                         ; 2       ;
; Pa2Se:P2S|data_fpga[3]                 ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |central|Pa2Se:P2S|w_DATA[7]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |central|Pa2Se:P2S|w_DATA[3]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |central|master:MASTERA|w_state ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+---------------------------------------------+
; Source assignments for master:MASTERA       ;
+--------------------+-------+------+---------+
; Assignment         ; Value ; From ; To      ;
+--------------------+-------+------+---------+
; SAFE_STATE_MACHINE ; on    ; -    ; w_state ;
+--------------------+-------+------+---------+


+---------------------------------------------+
; Source assignments for slave:slv            ;
+--------------------+-------+------+---------+
; Assignment         ; Value ; From ; To      ;
+--------------------+-------+------+---------+
; SAFE_STATE_MACHINE ; on    ; -    ; w_state ;
+--------------------+-------+------+---------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 500                   ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave:slv|SER2PAR:S2P"                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_data[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DETECTOR:DETECT"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_edge_down ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 39                          ;
;     CLR               ; 10                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 17                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 53                          ;
;     normal            ; 53                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 24                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Jul 28 21:14:35 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off central -c central
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file slave.vhd
    Info (12022): Found design unit 1: slave-behavioral File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 19
    Info (12023): Found entity 1: slave File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sete_segmentos.vhd
    Info (12022): Found design unit 1: SETE_SEGMENTOS-Behavioral File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 16
    Info (12023): Found entity 1: SETE_SEGMENTOS File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ser2par.vhd
    Info (12022): Found design unit 1: SER2PAR-Behavioral File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SER2PAR.vhd Line: 34
    Info (12023): Found entity 1: SER2PAR File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SER2PAR.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file pa2se.vhd
    Info (12022): Found design unit 1: Pa2Se-behavioral File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd Line: 22
    Info (12023): Found entity 1: Pa2Se File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file master.vhd
    Info (12022): Found design unit 1: master-behavioral File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/MASTER.vhd Line: 22
    Info (12023): Found entity 1: master File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/MASTER.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file detector.vhd
    Info (12022): Found design unit 1: DETECTOR-Behavioral File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/detector.vhd Line: 47
    Info (12023): Found entity 1: DETECTOR File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/detector.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: COUNTER-Behavioral File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/counter.vhd Line: 29
    Info (12023): Found entity 1: COUNTER File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/counter.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd Line: 54
    Info (12023): Found entity 1: PLL File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd Line: 43
Warning (12125): Using design file central.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: central-behavioral File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 19
    Info (12023): Found entity 1: central File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 6
Info (12127): Elaborating entity "central" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at central.vhd(103): object "w_EDGE_DOWN" assigned a value but never read File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 103
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 112
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd Line: 144
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd Line: 144
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/PLL.vhd Line: 144
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Pa2Se" for hierarchy "Pa2Se:P2S" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at Pa2Se.vhd(25): object "w_ND" assigned a value but never read File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd Line: 25
Info (12128): Elaborating entity "COUNTER" for hierarchy "COUNTER:COUNTERA" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 139
Info (12128): Elaborating entity "DETECTOR" for hierarchy "DETECTOR:DETECT" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 148
Info (12128): Elaborating entity "master" for hierarchy "master:MASTERA" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 158
Info (12128): Elaborating entity "slave" for hierarchy "slave:slv" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/central.vhd Line: 171
Info (12128): Elaborating entity "SER2PAR" for hierarchy "slave:slv|SER2PAR:S2P" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 56
Info (12128): Elaborating entity "SETE_SEGMENTOS" for hierarchy "slave:slv|SETE_SEGMENTOS:DISPLAY" File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at SETE_SEGMENTOS.vhd(18): used explicit default value for signal "w_ON" because signal was never assigned a value File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at SETE_SEGMENTOS.vhd(19): used explicit default value for signal "w_OFF" because signal was never assigned a value File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 19
Warning (10492): VHDL Process Statement warning at SETE_SEGMENTOS.vhd(35): signal "i_NUMERO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 35
Warning (10631): VHDL Process Statement warning at SETE_SEGMENTOS.vhd(24): inferring latch(es) for signal or variable "o_DISPLAY", which holds its previous value in one or more paths through the process File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
Info (10041): Inferred latch for "o_DISPLAY[0]" at SETE_SEGMENTOS.vhd(24) File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
Info (10041): Inferred latch for "o_DISPLAY[1]" at SETE_SEGMENTOS.vhd(24) File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
Info (10041): Inferred latch for "o_DISPLAY[2]" at SETE_SEGMENTOS.vhd(24) File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
Info (10041): Inferred latch for "o_DISPLAY[3]" at SETE_SEGMENTOS.vhd(24) File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
Info (10041): Inferred latch for "o_DISPLAY[4]" at SETE_SEGMENTOS.vhd(24) File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
Info (10041): Inferred latch for "o_DISPLAY[5]" at SETE_SEGMENTOS.vhd(24) File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
Info (10041): Inferred latch for "o_DISPLAY[6]" at SETE_SEGMENTOS.vhd(24) File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
Info (284007): State machine "|central|slave:slv|w_state" will be implemented as a safe state machine. File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 26
Info (284007): State machine "|central|master:MASTERA|w_state" will be implemented as a safe state machine. File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/MASTER.vhd Line: 28
Warning (13012): Latch slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[0] has unsafe behavior File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave:slv|w_number_to_display[1] File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 76
Warning (13012): Latch slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[1] has unsafe behavior File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave:slv|w_number_to_display[2] File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 76
Warning (13012): Latch slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[2] has unsafe behavior File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave:slv|w_number_to_display[2] File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 76
Warning (13012): Latch slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[3] has unsafe behavior File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave:slv|w_number_to_display[1] File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 76
Warning (13012): Latch slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[4] has unsafe behavior File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave:slv|w_number_to_display[2] File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 76
Warning (13012): Latch slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[5] has unsafe behavior File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave:slv|w_number_to_display[1] File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 76
Warning (13012): Latch slave:slv|SETE_SEGMENTOS:DISPLAY|o_DISPLAY[6] has unsafe behavior File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/SETE_SEGMENTOS.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal slave:slv|w_number_to_display[1] File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/slave.vhd Line: 76
Info (13000): Registers with preset signals will power-up high File: C:/Users/Saint/OneDrive/Documentos/I2C_FPGA/central/Pa2Se.vhd Line: 14
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 82 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 67 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4819 megabytes
    Info: Processing ended: Thu Jul 28 21:14:46 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


