
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003289                       # Number of seconds simulated
sim_ticks                                  3289122945                       # Number of ticks simulated
final_tick                               574792046064                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 366965                       # Simulator instruction rate (inst/s)
host_op_rate                                   471972                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280842                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931320                       # Number of bytes of host memory used
host_seconds                                 11711.64                       # Real time elapsed on the host
sim_insts                                  4297756713                       # Number of instructions simulated
sim_ops                                    5527564339                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       154752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       167680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        49792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        79488                       # Number of bytes read from this memory
system.physmem.bytes_read::total               459136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       190080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            190080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1209                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1310                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          389                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          621                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3587                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1485                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1485                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       622658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47049625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       505910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50980156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       622658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15138382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       505910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     24166929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139592228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       622658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       505910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       622658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       505910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2257137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57790482                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57790482                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57790482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       622658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47049625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       505910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50980156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       622658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15138382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       505910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     24166929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              197382710                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7887586                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874249                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510293                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185703                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1409358                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373737                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207910                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5818                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15982992                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874249                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581647                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291199                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909796                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        378574                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668806                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74468                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7777488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.367943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4486289     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163968      2.11%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297882      3.83%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281228      3.62%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457259      5.88%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476172      6.12%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114247      1.47%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85692      1.10%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414751     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7777488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364402                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026348                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493629                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       366040                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182641                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12827                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722341                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313587                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17888046                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722341                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3642432                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         122614                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42391                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045056                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202645                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17404992                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         68859                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81886                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23124692                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79237129                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79237129                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8211642                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2044                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           546554                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582558                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9580                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196482                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16454975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842741                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18557                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5029707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13789426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7777488                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779847                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840575                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2713564     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448279     18.62%     53.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256183     16.15%     69.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773145      9.94%     79.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806861     10.37%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473876      6.09%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211408      2.72%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55987      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38185      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7777488                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54820     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17756     21.48%     87.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10102     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863251     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109581      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2373854     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495055      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842741                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.755003                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82678                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005973                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35564204                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21486733                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925419                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34435                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782681                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143617                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722341                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          64677                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5698                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16456980                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667635                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582558                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3116                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208384                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13578020                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279719                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264720                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762440                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048405                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482721                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.721442                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13396957                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381329                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218110                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20096838                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696505                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408926                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5085273                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185995                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7055147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3258790     46.19%     46.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494005     21.18%     67.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834064     11.82%     79.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284173      4.03%     83.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272137      3.86%     87.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113733      1.61%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298734      4.23%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88579      1.26%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410932      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7055147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410932                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23101266                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33637083                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 110098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.788758                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.788758                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.267815                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.267815                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62783335                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17551394                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18408333                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7887586                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2855184                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2323324                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196323                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1174058                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1105590                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          299716                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8386                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2860066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15833905                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2855184                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1405306                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3477794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1049074                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        579726                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1399282                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7766044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4288250     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          306138      3.94%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          246388      3.17%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          597791      7.70%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160230      2.06%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          208273      2.68%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152876      1.97%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83875      1.08%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1722223     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7766044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361985                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007446                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2992867                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       563290                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3342749                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23069                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        844064                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       485513                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4439                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18914715                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10586                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        844064                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3213073                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         123950                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       114980                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3140421                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329551                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18243138                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2709                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135829                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102719                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          240                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25552242                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85138893                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85138893                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15619805                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9932407                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3755                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2140                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           907944                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1701717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       865139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13821                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       256977                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17240272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13676643                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27699                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5975259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18271864                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          607                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7766044                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761082                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888996                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2701520     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1676412     21.59%     56.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1082920     13.94%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       809088     10.42%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       699813      9.01%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       360026      4.64%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       312223      4.02%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57929      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66113      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7766044                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          80268     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16391     14.49%     85.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16432     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11395206     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193997      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1513      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1357769      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       728158      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13676643                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733945                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113093                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008269                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35260121                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23219231                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13325523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13789736                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50845                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       673706                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222284                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        844064                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53740                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7512                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17243908                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1701717                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       865139                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227146                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13457859                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1273618                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       218783                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1982309                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1899060                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            708691                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706208                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13334468                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13325523                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8680599                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24509529                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.689430                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354172                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9150405                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11237573                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6006415                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       196204                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6921979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140026                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2691162     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1919303     27.73%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       780179     11.27%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       439310      6.35%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357434      5.16%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145094      2.10%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172270      2.49%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86660      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       330567      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6921979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9150405                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11237573                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1670866                       # Number of memory references committed
system.switch_cpus1.commit.loads              1028011                       # Number of loads committed
system.switch_cpus1.commit.membars               1514                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1614615                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10125469                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       330567                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23835400                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35332629                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 121542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9150405                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11237573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9150405                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861993                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861993                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.160102                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.160102                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60535081                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18422924                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17461773                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3028                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7887586                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2975504                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2429556                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       199946                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1247775                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1168539                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          305371                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8822                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3075154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16154049                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2975504                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1473910                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3500096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1039711                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        445428                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1497433                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        77923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7858822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.541245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.340300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4358726     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          286402      3.64%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          431236      5.49%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          297089      3.78%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          208828      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          202648      2.58%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          122615      1.56%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          263414      3.35%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1687864     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7858822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377239                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048035                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3164148                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       467414                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3340263                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49057                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        837927                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       498967                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19334717                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        837927                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3343089                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47706                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       163879                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3206708                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       259502                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18748469                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        107491                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        88940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26307578                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87250271                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87250271                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16142773                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10164805                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3368                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1609                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           781027                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1718367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       875243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10477                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       204727                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17463820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3213                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13937410                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27911                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5849146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17870896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7858822                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773473                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.921834                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2819197     35.87%     35.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1589217     20.22%     56.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1102172     14.02%     70.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       749845      9.54%     79.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       771273      9.81%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       364054      4.63%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       326421      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62718      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73925      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7858822                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75600     70.57%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14998     14.00%     84.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16528     15.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11656350     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       175714      1.26%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1604      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1369681      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       734061      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13937410                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767006                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             107126                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007686                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35868679                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23316214                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13547316                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14044536                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43909                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       669396                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          588                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208079                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        837927                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25160                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4683                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17467035                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1718367                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       875243                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1609                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230470                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13678098                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1279737                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       259312                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1995405                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1943909                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            715668                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734130                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13553372                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13547316                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8770745                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24915594                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717549                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352018                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9385646                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11569223                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5897828                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201353                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7020895                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.647827                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176400                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2689581     38.31%     38.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2011084     28.64%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       761175     10.84%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425337      6.06%     83.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       355499      5.06%     88.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159670      2.27%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       151888      2.16%     93.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105184      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361477      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7020895                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9385646                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11569223                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1716135                       # Number of memory references committed
system.switch_cpus2.commit.loads              1048971                       # Number of loads committed
system.switch_cpus2.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1678484                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10415392                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239305                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361477                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24126469                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35772600                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9385646                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11569223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9385646                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840388                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840388                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189926                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189926                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61430797                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18844534                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17779057                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3208                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7887586                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2891178                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2352946                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194105                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1227463                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1135446                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          296856                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8597                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3190852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15784362                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2891178                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1432302                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3314513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         995033                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        484711                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1559249                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7787734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4473221     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178935      2.30%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231873      2.98%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          351213      4.51%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          339943      4.37%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          259243      3.33%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151756      1.95%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          230744      2.96%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1570806     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7787734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366548                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.001165                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3296633                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       474404                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3194001                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25243                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        797451                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       489070                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18880786                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        797451                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3472723                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          94823                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       123968                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3039095                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259672                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18324790                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111758                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25537708                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85330110                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85330110                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15837923                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9699735                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3856                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2175                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           738138                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1698276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       897876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17726                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       322787                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17026598                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3670                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13694583                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25256                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5559403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16923601                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          574                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7787734                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758481                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895159                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2693907     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1716368     22.04%     56.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1116553     14.34%     70.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       751833      9.65%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       705021      9.05%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375592      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       276674      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82766      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69020      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7787734                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66778     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13783     14.31%     83.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15765     16.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11398426     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193470      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1547      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1351400      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       749740      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13694583                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736220                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96326                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007034                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35298481                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22589754                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13308357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13790909                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46575                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       653173                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          191                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       228056                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        797451                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          55270                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9124                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17030268                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       115009                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1698276                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       897876                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2122                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227568                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13430915                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1271570                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       263667                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2005085                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1881758                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            733515                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702792                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13311990                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13308357                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8547244                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24001442                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687253                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356114                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9275647                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11400268                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5630026                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197082                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6990283                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630874                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150705                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2684975     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2016425     28.85%     67.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       739368     10.58%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       423863      6.06%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       354458      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       179294      2.56%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       170990      2.45%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74004      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       346906      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6990283                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9275647                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11400268                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1714923                       # Number of memory references committed
system.switch_cpus3.commit.loads              1045103                       # Number of loads committed
system.switch_cpus3.commit.membars               1548                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1635145                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10275740                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232634                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       346906                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23673671                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34858517                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  99852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9275647                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11400268                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9275647                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850354                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850354                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175980                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175980                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60433964                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18384538                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17434395                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3096                       # number of misc regfile writes
system.l2.replacements                           3587                       # number of replacements
system.l2.tagsinuse                      65535.933114                       # Cycle average of tags in use
system.l2.total_refs                          1549714                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69123                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.419658                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4106.169222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.914767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    627.165892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.968207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    658.465112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.569890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    188.248719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970318                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    323.998310                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          20213.132911                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          15941.386588                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8930.280510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          14488.662667                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.062655                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.009570                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.010047                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.004944                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.308428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.243246                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.136265                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.221079                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3825                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5374                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2723                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4217                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16139                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6458                       # number of Writeback hits
system.l2.Writeback_hits::total                  6458                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5374                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2723                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4217                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16139                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3825                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5374                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2723                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4217                       # number of overall hits
system.l2.overall_hits::total                   16139                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1209                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1310                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          389                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          621                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3587                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1209                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1310                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          621                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3587                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1209                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1310                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          389                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          621                       # number of overall misses
system.l2.overall_misses::total                  3587                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1016180                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     73983954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       731924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     75986877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       825384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     25512936                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       819865                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     37027186                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       215904306                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1016180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     73983954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       731924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     75986877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       825384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     25512936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       819865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     37027186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        215904306                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1016180                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     73983954                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       731924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     75986877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       825384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     25512936                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       819865                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     37027186                       # number of overall miss cycles
system.l2.overall_miss_latency::total       215904306                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19726                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6458                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6458                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5034                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6684                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19726                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5034                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6684                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19726                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.240167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.195990                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.125000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.128359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181841                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.240167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.195990                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.128359                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181841                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.240167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.195990                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.128359                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181841                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 63511.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61194.337469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 56301.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58005.249618                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51586.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 65585.953728                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 63066.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 59625.098229                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60190.773906                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 63511.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61194.337469                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 56301.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58005.249618                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51586.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 65585.953728                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 63066.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 59625.098229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60190.773906                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 63511.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61194.337469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 56301.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58005.249618                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51586.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 65585.953728                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 63066.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 59625.098229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60190.773906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1485                       # number of writebacks
system.l2.writebacks::total                      1485                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1209                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1310                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          389                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          621                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3587                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3587                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       925692                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     66976856                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       657047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     68393995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       734113                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     23264058                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       744678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     33426091                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    195122530                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       925692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     66976856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       657047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     68393995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       734113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     23264058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       744678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     33426091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    195122530                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       925692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     66976856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       657047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     68393995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       734113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     23264058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       744678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     33426091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    195122530                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.240167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.195990                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.125000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181841                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.195990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.125000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.128359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.195990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.125000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.128359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181841                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57855.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55398.557486                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50542.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52209.156489                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45882.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 59804.776350                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 57282.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 53826.233494                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54397.136883                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 57855.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55398.557486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 50542.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 52209.156489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45882.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 59804.776350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 57282.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 53826.233494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54397.136883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 57855.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55398.557486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 50542.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 52209.156489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45882.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 59804.776350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 57282.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 53826.233494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54397.136883                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.914738                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700899                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844753.036832                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.914738                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025504                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870056                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668785                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668785                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668785                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668785                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668785                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668785                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1283974                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1283974                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1283974                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1283974                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1283974                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1283974                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668806                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668806                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668806                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668806                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668806                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 61141.619048                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61141.619048                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 61141.619048                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61141.619048                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 61141.619048                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61141.619048                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1036388                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1036388                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1036388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1036388                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1036388                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1036388                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64774.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64774.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 64774.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64774.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 64774.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64774.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5034                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936229                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5290                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42331.990359                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.003567                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.996433                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777358                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222642                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067871                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067871                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504811                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504811                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504811                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504811                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15368                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15368                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15368                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    640796565                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    640796565                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    640796565                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    640796565                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    640796565                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    640796565                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520179                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520179                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520179                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520179                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007377                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007377                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006098                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006098                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006098                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006098                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41696.809279                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41696.809279                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41696.809279                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41696.809279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41696.809279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41696.809279                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1281                       # number of writebacks
system.cpu0.dcache.writebacks::total             1281                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10334                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10334                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10334                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5034                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5034                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5034                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    106204817                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    106204817                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    106204817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    106204817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    106204817                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    106204817                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21097.500397                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21097.500397                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21097.500397                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21097.500397                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21097.500397                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21097.500397                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.968180                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088372680                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194299.758065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.968180                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020782                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794821                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1399266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1399266                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1399266                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1399266                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1399266                       # number of overall hits
system.cpu1.icache.overall_hits::total        1399266                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       933358                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       933358                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       933358                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       933358                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       933358                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       933358                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1399282                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1399282                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1399282                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1399282                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1399282                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1399282                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58334.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58334.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58334.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58334.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58334.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58334.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       762614                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       762614                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       762614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       762614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       762614                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       762614                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58662.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58662.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58662.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58662.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58662.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58662.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6684                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177811777                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6940                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25621.293516                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.132209                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.867791                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867704                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132296                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       967746                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         967746                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       639828                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        639828                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2005                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2005                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1514                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1514                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1607574                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1607574                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1607574                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1607574                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14433                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14433                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14433                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14433                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14433                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14433                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    460474622                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    460474622                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    460474622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    460474622                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    460474622                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    460474622                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       982179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       982179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       639828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       639828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1514                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1514                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1622007                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1622007                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1622007                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1622007                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014695                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008898                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008898                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008898                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008898                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31904.290307                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31904.290307                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31904.290307                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31904.290307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31904.290307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31904.290307                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2057                       # number of writebacks
system.cpu1.dcache.writebacks::total             2057                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7749                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7749                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7749                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7749                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7749                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6684                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6684                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6684                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    126467631                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    126467631                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    126467631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    126467631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    126467631                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    126467631                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006805                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006805                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004121                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18920.950180                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18920.950180                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18920.950180                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18920.950180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18920.950180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18920.950180                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.569857                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089438701                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358092.426407                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.569857                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024952                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739695                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1497414                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1497414                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1497414                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1497414                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1497414                       # number of overall hits
system.cpu2.icache.overall_hits::total        1497414                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1085332                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1085332                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1085332                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1085332                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1085332                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1085332                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1497433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1497433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1497433                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1497433                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1497433                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1497433                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 57122.736842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57122.736842                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 57122.736842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57122.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 57122.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57122.736842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       864233                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       864233                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       864233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       864233                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       864233                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       864233                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54014.562500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54014.562500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54014.562500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54014.562500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54014.562500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54014.562500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3112                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161226972                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3368                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47870.241093                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.691206                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.308794                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830825                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169175                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       974135                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         974135                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       663956                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        663956                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1608                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1608                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1604                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1638091                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1638091                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1638091                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1638091                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6382                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6382                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6382                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6382                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6382                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6382                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    176855534                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    176855534                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    176855534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    176855534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    176855534                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    176855534                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       980517                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       980517                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       663956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       663956                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1644473                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1644473                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1644473                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1644473                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006509                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006509                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003881                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003881                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003881                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003881                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27711.616108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27711.616108                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27711.616108                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27711.616108                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27711.616108                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27711.616108                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          808                       # number of writebacks
system.cpu2.dcache.writebacks::total              808                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3270                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3270                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3270                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3270                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3270                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3270                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3112                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3112                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3112                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3112                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3112                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3112                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     50403724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     50403724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     50403724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     50403724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     50403724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     50403724                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16196.569409                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16196.569409                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16196.569409                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16196.569409                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16196.569409                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16196.569409                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970295                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086612425                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190750.856855                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970295                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1559230                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1559230                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1559230                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1559230                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1559230                       # number of overall hits
system.cpu3.icache.overall_hits::total        1559230                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1178727                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1178727                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1178727                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1178727                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1178727                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1178727                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1559249                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1559249                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1559249                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1559249                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1559249                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1559249                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 62038.263158                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62038.263158                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 62038.263158                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62038.263158                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 62038.263158                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62038.263158                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       843236                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       843236                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       843236                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       843236                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       843236                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       843236                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 64864.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64864.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 64864.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64864.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 64864.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64864.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4838                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170717878                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5094                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33513.521398                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.384238                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.615762                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884313                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115687                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       967167                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         967167                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       666352                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        666352                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1632                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1632                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1548                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1548                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1633519                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1633519                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1633519                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1633519                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12346                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12346                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          287                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          287                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12633                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12633                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12633                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12633                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    390774550                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    390774550                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     17636429                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17636429                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    408410979                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    408410979                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    408410979                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    408410979                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       979513                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       979513                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       666639                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       666639                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1646152                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1646152                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1646152                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1646152                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012604                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012604                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000431                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000431                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007674                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007674                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007674                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007674                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31651.915600                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31651.915600                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61450.972125                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61450.972125                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32328.898836                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32328.898836                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32328.898836                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32328.898836                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        99522                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        49761                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2312                       # number of writebacks
system.cpu3.dcache.writebacks::total             2312                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7508                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7508                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          287                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          287                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7795                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7795                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7795                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7795                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4838                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4838                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4838                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4838                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4838                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4838                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     76506909                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     76506909                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     76506909                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     76506909                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     76506909                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     76506909                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15813.747210                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15813.747210                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15813.747210                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15813.747210                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15813.747210                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15813.747210                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
