// Seed: 1245212054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial assert (id_5) while (1) id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  uwire id_3;
  assign id_3 = id_1;
  reg id_4;
  always id_4 <= id_2;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  wire id_5;
  wire id_6;
  assign id_3 = id_3 == 1;
  wire id_7;
endmodule
