- name: PMCCFILTR_EL0
  long_name: "Performance Monitors Cycle Count Filter Register"
  purpose: |
       "
       Determines the modes in which the Cycle Counter, PMCCNTR_EL0,
       increments.
       "
  size: 64
  arch: armv8-a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x3
        op2: 0x7
        crm: 0xf
        crn: 0xe
        operand_mnemonic: PMCCFILTR_EL0

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x3
        op2: 0x7
        crm: 0xf
        crn: 0xe
        operand_mnemonic: PMCCFILTR_EL0

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: 0
            lsb: 0
            msb: 23
            reserved0: True

          - name: 0
            lsb: 24
            msb: 24
            reserved0: True

          - name: SH
            lsb: 24
            msb: 24

          - name: 0
            lsb: 25
            msb: 25
            reserved0: True

          - name: M
            lsb: 26
            msb: 26

          - name: NSH
            lsb: 27
            msb: 27

          - name: NSU
            lsb: 28
            msb: 28

          - name: NSK
            lsb: 29
            msb: 29

          - name: U
            lsb: 30
            msb: 30

          - name: P
            lsb: 31
            msb: 31

          - name: 0
            lsb: 32
            msb: 63
            reserved0: True
