{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621858518405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621858518406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 00:15:18 2021 " "Processing started: Tue May 25 00:15:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621858518406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621858518406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaTest -c vgaTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621858518406 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../MiniprojectResources/altpll0.qip " "Tcl Script File ../MiniprojectResources/altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip " "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1621858518533 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1621858518533 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621858518686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behaviour " "Found design unit 1: LFSR-behaviour" {  } { { "LFSR.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/LFSR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519088 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/LFSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameover-loser " "Found design unit 1: gameover-loser" {  } { { "game_over.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_over.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519090 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "game_over.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_over.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519093 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-main " "Found design unit 1: menu-main" {  } { { "menu.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/menu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519095 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/menu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_fsm-fsm " "Found design unit 1: game_fsm-fsm" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519097 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_fsm " "Found entity 1: game_fsm" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519099 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519101 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519103 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519105 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/bouncy_ball.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519107 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/bouncy_ball.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/altpll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519110 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vgaTest " "Found entity 1: vgaTest" {  } { { "vgaTest.bdf" "" { Schematic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vgaTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pause_screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pause_screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pause_screen-behaviour " "Found design unit 1: pause_screen-behaviour" {  } { { "pause_screen.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pause_screen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519114 ""} { "Info" "ISGN_ENTITY_NAME" "1 pause_screen " "Found entity 1: pause_screen" {  } { { "pause_screen.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pause_screen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gifts.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gifts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gifts-behaviour " "Found design unit 1: gifts-behaviour" {  } { { "gifts.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/gifts.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519116 ""} { "Info" "ISGN_ENTITY_NAME" "1 gifts " "Found entity 1: gifts" {  } { { "gifts.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/gifts.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgaTest " "Elaborating entity \"vgaTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621858519167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst3 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst3\"" {  } { { "vgaTest.bdf" "inst3" { Schematic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vgaTest.bdf" { { 328 1016 1240 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst\"" {  } { { "vgaTest.bdf" "inst" { Schematic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vgaTest.bdf" { { 32 304 656 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/altpll1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll1:inst\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/altpll1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll1:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519207 ""}  } { { "altpll1.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/altpll1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621858519207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst4 " "Elaborating entity \"display\" for hierarchy \"display:inst4\"" {  } { { "vgaTest.bdf" "inst4" { Schematic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vgaTest.bdf" { { 344 688 896 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519270 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(87) " "VHDL Process Statement warning at display.vhd(87): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(87) " "VHDL Process Statement warning at display.vhd(87): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(88) " "VHDL Process Statement warning at display.vhd(88): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(88) " "VHDL Process Statement warning at display.vhd(88): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_screen_on display.vhd(93) " "VHDL Process Statement warning at display.vhd(93): signal \"over_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_text_on display.vhd(94) " "VHDL Process Statement warning at display.vhd(94): signal \"over_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_screen_on display.vhd(95) " "VHDL Process Statement warning at display.vhd(95): signal \"over_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_text_on display.vhd(95) " "VHDL Process Statement warning at display.vhd(95): signal \"over_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_text_on display.vhd(99) " "VHDL Process Statement warning at display.vhd(99): signal \"bird_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(99) " "VHDL Process Statement warning at display.vhd(99): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_text_on display.vhd(100) " "VHDL Process Statement warning at display.vhd(100): signal \"bird_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(100) " "VHDL Process Statement warning at display.vhd(100): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_pipe_on display.vhd(100) " "VHDL Process Statement warning at display.vhd(100): signal \"bird_pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(101) " "VHDL Process Statement warning at display.vhd(101): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519272 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_hit display.vhd(102) " "VHDL Process Statement warning at display.vhd(102): signal \"player_hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_screen_on display.vhd(105) " "VHDL Process Statement warning at display.vhd(105): signal \"pause_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_text_on display.vhd(106) " "VHDL Process Statement warning at display.vhd(106): signal \"pause_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_screen_on display.vhd(107) " "VHDL Process Statement warning at display.vhd(107): signal \"pause_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause_text_on display.vhd(107) " "VHDL Process Statement warning at display.vhd(107): signal \"pause_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red display.vhd(81) " "VHDL Process Statement warning at display.vhd(81): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green display.vhd(81) " "VHDL Process Statement warning at display.vhd(81): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue display.vhd(81) " "VHDL Process Statement warning at display.vhd(81): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hit display.vhd(81) " "VHDL Process Statement warning at display.vhd(81): inferring latch(es) for signal or variable \"hit\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit display.vhd(81) " "Inferred latch for \"hit\" at display.vhd(81)" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue display.vhd(81) " "Inferred latch for \"blue\" at display.vhd(81)" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green display.vhd(81) " "Inferred latch for \"green\" at display.vhd(81)" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red display.vhd(81) " "Inferred latch for \"red\" at display.vhd(81)" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519273 "|vgaTest|display:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball display:inst4\|bouncy_ball:bird " "Elaborating entity \"bouncy_ball\" for hierarchy \"display:inst4\|bouncy_ball:bird\"" {  } { { "display.vhd" "bird" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom display:inst4\|bouncy_ball:bird\|char_rom:textscore " "Elaborating entity \"char_rom\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\"" {  } { { "bouncy_ball.vhd" "textscore" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/bouncy_ball.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Instantiated megafunction \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519308 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621858519308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621858519360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621858519360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes display:inst4\|bouncy_ball:bird\|pipes:pipe " "Elaborating entity \"pipes\" for hierarchy \"display:inst4\|bouncy_ball:bird\|pipes:pipe\"" {  } { { "bouncy_ball.vhd" "pipe" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/bouncy_ball.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519383 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gap pipes.vhd(35) " "VHDL Signal Declaration warning at pipes.vhd(35): used explicit default value for signal \"gap\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621858519385 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_width pipes.vhd(37) " "VHDL Signal Declaration warning at pipes.vhd(37): used explicit default value for signal \"pipe_width\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621858519385 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height1_1 pipes.vhd(43) " "VHDL Signal Declaration warning at pipes.vhd(43): used explicit default value for signal \"height1_1\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621858519385 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height2_1 pipes.vhd(44) " "VHDL Signal Declaration warning at pipes.vhd(44): used explicit default value for signal \"height2_1\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621858519385 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height1_2 pipes.vhd(45) " "VHDL Signal Declaration warning at pipes.vhd(45): used explicit default value for signal \"height1_2\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621858519385 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height2_2 pipes.vhd(46) " "VHDL Signal Declaration warning at pipes.vhd(46): used explicit default value for signal \"height2_2\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621858519386 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_y_pos pipes.vhd(48) " "VHDL Signal Declaration warning at pipes.vhd(48): used explicit default value for signal \"pipe_y_pos\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621858519386 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_reset pipes.vhd(55) " "VHDL Signal Declaration warning at pipes.vhd(55): used explicit default value for signal \"LFSR_reset\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1621858519386 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit_temp pipes.vhd(95) " "VHDL Process Statement warning at pipes.vhd(95): signal \"hit_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519386 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pipes.vhd(99) " "VHDL Process Statement warning at pipes.vhd(99): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519386 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR display:inst4\|bouncy_ball:bird\|pipes:pipe\|LFSR:rand " "Elaborating entity \"LFSR\" for hierarchy \"display:inst4\|bouncy_ball:bird\|pipes:pipe\|LFSR:rand\"" {  } { { "pipes.vhd" "rand" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu display:inst4\|menu:menu_screen " "Elaborating entity \"menu\" for hierarchy \"display:inst4\|menu:menu_screen\"" {  } { { "display.vhd" "menu_screen" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover display:inst4\|gameover:game_over_screen " "Elaborating entity \"gameover\" for hierarchy \"display:inst4\|gameover:game_over_screen\"" {  } { { "display.vhd" "game_over_screen" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause_screen display:inst4\|pause_screen:paused_screen " "Elaborating entity \"pause_screen\" for hierarchy \"display:inst4\|pause_screen:paused_screen\"" {  } { { "display.vhd" "paused_screen" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst2\"" {  } { { "vgaTest.bdf" "inst2" { Schematic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vgaTest.bdf" { { 72 992 1256 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519453 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621858519455 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519455 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519455 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519456 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519456 "|vgaTest|MOUSE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_fsm game_fsm:inst5 " "Elaborating entity \"game_fsm\" for hierarchy \"game_fsm:inst5\"" {  } { { "vgaTest.bdf" "inst5" { Schematic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vgaTest.bdf" { { 352 208 440 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621858519457 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(52) " "VHDL Process Statement warning at game_fsm.vhd(52): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(64) " "VHDL Process Statement warning at game_fsm.vhd(64): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(74) " "VHDL Process Statement warning at game_fsm.vhd(74): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_state game_fsm.vhd(82) " "VHDL Process Statement warning at game_fsm.vhd(82): signal \"prev_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_state game_fsm.vhd(37) " "VHDL Process Statement warning at game_fsm.vhd(37): inferring latch(es) for signal or variable \"prev_state\", which holds its previous value in one or more paths through the process" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.s_pause game_fsm.vhd(37) " "Inferred latch for \"prev_state.s_pause\" at game_fsm.vhd(37)" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.s_over game_fsm.vhd(37) " "Inferred latch for \"prev_state.s_over\" at game_fsm.vhd(37)" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.s_training game_fsm.vhd(37) " "Inferred latch for \"prev_state.s_training\" at game_fsm.vhd(37)" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.s_regular game_fsm.vhd(37) " "Inferred latch for \"prev_state.s_regular\" at game_fsm.vhd(37)" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.s_menu game_fsm.vhd(37) " "Inferred latch for \"prev_state.s_menu\" at game_fsm.vhd(37)" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621858519458 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:inst4\|red " "LATCH primitive \"display:inst4\|red\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621858520174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:inst4\|green " "LATCH primitive \"display:inst4\|green\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621858520174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:inst4\|blue " "LATCH primitive \"display:inst4\|blue\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/display.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1621858520174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_fsm:inst5\|prev_state.s_regular_238 " "Latch game_fsm:inst5\|prev_state.s_regular_238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.s_regular " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.s_regular" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621858520520 ""}  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621858520520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_fsm:inst5\|prev_state.s_training_216 " "Latch game_fsm:inst5\|prev_state.s_training_216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_fsm:inst5\|state.s_regular " "Ports D and ENA on the latch are fed by the same signal game_fsm:inst5\|state.s_regular" {  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621858520520 ""}  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621858520520 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pipes.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/pipes.vhd" 85 -1 0 } } { "bouncy_ball.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/bouncy_ball.vhd" 147 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 37 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1621858520524 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1621858520524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621858521026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621858521861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621858521861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1051 " "Implemented 1051 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621858521955 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621858521955 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1621858521955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "974 " "Implemented 974 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621858521955 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621858521955 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1621858521955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621858521955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621858521986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 00:15:21 2021 " "Processing ended: Tue May 25 00:15:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621858521986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621858521986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621858521986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621858521986 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../MiniprojectResources/altpll0.qip " "Tcl Script File ../MiniprojectResources/altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip " "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1621858522916 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1621858522916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621858522917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621858522917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 00:15:22 2021 " "Processing started: Tue May 25 00:15:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621858522917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621858522917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgaTest -c vgaTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621858522918 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621858522986 ""}
{ "Info" "0" "" "Project  = vgaTest" {  } {  } 0 0 "Project  = vgaTest" 0 0 "Fitter" 0 0 1621858522986 ""}
{ "Info" "0" "" "Revision = vgaTest" {  } {  } 0 0 "Revision = vgaTest" 0 0 "Fitter" 0 0 1621858522986 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1621858523039 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgaTest EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"vgaTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621858523050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621858523081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621858523081 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1621858523129 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1621858523129 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621858523161 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621858523168 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621858523361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621858523361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621858523361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621858523361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 2742 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621858523363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 2744 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621858523363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 2746 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621858523363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 2748 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621858523363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 2750 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621858523363 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621858523363 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621858523365 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1621858523367 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1621858524019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaTest.sdc " "Synopsys Design Constraints File file not found: 'vgaTest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621858524020 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621858524021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621858524024 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621858524030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621858524030 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621858524031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621858524066 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/db/altpll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621858524066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst3\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst3\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621858524067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "vgaTest.bdf" "" { Schematic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vgaTest.bdf" { { 416 1408 1609 432 "vert_sync_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 2730 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621858524067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621858524067 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/vga_sync.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst3|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621858524067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst2\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst2\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621858524067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~1" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 1845 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621858524067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~2" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 1846 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621858524067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~3" {  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 1847 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621858524067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621858524067 ""}  } { { "mouse.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621858524067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game_fsm:inst5\|Selector8~0  " "Automatically promoted node game_fsm:inst5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621858524067 ""}  } { { "game_fsm.vhd" "" { Text "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/game_fsm.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { game_fsm:inst5|Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 0 { 0 ""} 0 1479 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621858524067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621858524275 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621858524276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621858524276 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621858524278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621858524279 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621858524280 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621858524280 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621858524281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621858524316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1621858524318 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621858524318 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb0 " "Node \"pb0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[0\] " "Node \"seg0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[1\] " "Node \"seg0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[2\] " "Node \"seg0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[3\] " "Node \"seg0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[4\] " "Node \"seg0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[5\] " "Node \"seg0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[6\] " "Node \"seg0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0_dec " "Node \"seg0_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1_dec " "Node \"seg1_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw0 " "Node \"sw0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw1 " "Node \"sw1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw2 " "Node \"sw2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw4 " "Node \"sw4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw5 " "Node \"sw5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw6 " "Node \"sw6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw8 " "Node \"sw8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw9 " "Node \"sw9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621858524349 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1621858524349 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621858524351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621858525118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621858525407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621858525417 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621858526426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621858526426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621858526699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1621858527743 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621858527743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621858529236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1621858529238 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621858529238 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1621858529264 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621858529293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621858529589 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621858529618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621858529787 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621858530296 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1621858530730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/output_files/vgaTest.fit.smsg " "Generated suppressed messages file C:/Users/skwe9/Documents/GitHub/compsys-305/Final Version/305 -APA/output_files/vgaTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621858530838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621858531220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 00:15:31 2021 " "Processing ended: Tue May 25 00:15:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621858531220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621858531220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621858531220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621858531220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621858532052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621858532052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 00:15:31 2021 " "Processing started: Tue May 25 00:15:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621858532052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621858532052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgaTest -c vgaTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621858532052 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1621858532695 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621858532721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621858533000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 00:15:32 2021 " "Processing ended: Tue May 25 00:15:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621858533000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621858533000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621858533000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621858533000 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621858533586 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../MiniprojectResources/altpll0.qip " "Tcl Script File ../MiniprojectResources/altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip " "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1621858533947 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1621858533947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621858533948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621858533948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 00:15:33 2021 " "Processing started: Tue May 25 00:15:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621858533948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621858533948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgaTest -c vgaTest " "Command: quartus_sta vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621858533948 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1621858534018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621858534162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1621858534198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1621858534198 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1621858534324 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaTest.sdc " "Synopsys Design Constraints File file not found: 'vgaTest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1621858534364 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1621858534365 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534367 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534367 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1621858534367 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst3\|vert_sync_out VGA_SYNC:inst3\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst3\|vert_sync_out VGA_SYNC:inst3\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game_fsm:inst5\|state.s_over game_fsm:inst5\|state.s_over " "create_clock -period 1.000 -name game_fsm:inst5\|state.s_over game_fsm:inst5\|state.s_over" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW_pause SW_pause " "create_clock -period 1.000 -name SW_pause SW_pause" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst2\|MOUSE_CLK_FILTER MOUSE:inst2\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst2\|MOUSE_CLK_FILTER MOUSE:inst2\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534368 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534368 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1621858534460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534461 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1621858534462 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1621858534472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621858534509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621858534509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.613 " "Worst-case setup slack is -6.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.613       -53.091 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.613       -53.091 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.249      -340.263 VGA_SYNC:inst3\|vert_sync_out  " "   -4.249      -340.263 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.643        -1.643 game_fsm:inst5\|state.s_over  " "   -1.643        -1.643 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279       -38.973 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.279       -38.973 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209        -0.396 SW_pause  " "   -0.209        -0.396 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858534511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.694 " "Worst-case hold slack is -0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694        -1.375 SW_pause  " "   -0.694        -1.375 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491        -1.050 VGA_SYNC:inst3\|vert_sync_out  " "   -0.491        -1.050 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183        -0.353 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.183        -0.353 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118        -0.119 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.118        -0.119 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.485         0.000 game_fsm:inst5\|state.s_over  " "    1.485         0.000 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858534519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.179 " "Worst-case recovery slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179       -37.171 VGA_SYNC:inst3\|vert_sync_out  " "   -1.179       -37.171 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.051         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858534525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.833 " "Worst-case removal slack is -0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833       -17.410 VGA_SYNC:inst3\|vert_sync_out  " "   -0.833       -17.410 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128        -1.513 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.128        -1.513 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858534550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 SW_pause  " "   -3.000        -3.000 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -114.000 VGA_SYNC:inst3\|vert_sync_out  " "   -1.000      -114.000 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 game_fsm:inst5\|state.s_over  " "    0.416         0.000 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk  " "    9.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.734         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858534556 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1621858534777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1621858534797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1621858535165 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621858535269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621858535269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.688 " "Worst-case setup slack is -5.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.688       -44.790 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.688       -44.790 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.703      -295.826 VGA_SYNC:inst3\|vert_sync_out  " "   -3.703      -295.826 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368        -1.368 game_fsm:inst5\|state.s_over  " "   -1.368        -1.368 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.045       -31.629 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.045       -31.629 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196        -0.369 SW_pause  " "   -0.196        -0.369 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.425 " "Worst-case hold slack is -0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425        -0.837 SW_pause  " "   -0.425        -0.837 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331        -0.608 VGA_SYNC:inst3\|vert_sync_out  " "   -0.331        -0.608 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289        -0.565 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.289        -0.565 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.111         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.339         0.000 game_fsm:inst5\|state.s_over  " "    1.339         0.000 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.938 " "Worst-case recovery slack is -0.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.938       -32.126 VGA_SYNC:inst3\|vert_sync_out  " "   -0.938       -32.126 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030        -0.150 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.030        -0.150 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.633 " "Worst-case removal slack is -0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633       -12.925 VGA_SYNC:inst3\|vert_sync_out  " "   -0.633       -12.925 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.100         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 SW_pause  " "   -3.000        -3.000 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -114.000 VGA_SYNC:inst3\|vert_sync_out  " "   -1.000      -114.000 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 game_fsm:inst5\|state.s_over  " "    0.426         0.000 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.740         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.740         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535300 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1621858535596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1621858535686 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1621858535686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.434 " "Worst-case setup slack is -3.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.434       -27.255 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.434       -27.255 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002      -148.990 VGA_SYNC:inst3\|vert_sync_out  " "   -2.002      -148.990 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512        -0.512 game_fsm:inst5\|state.s_over  " "   -0.512        -0.512 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269        -6.144 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.269        -6.144 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 SW_pause  " "    0.201         0.000 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.554 " "Worst-case hold slack is -0.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.554        -1.102 SW_pause  " "   -0.554        -1.102 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391        -1.480 VGA_SYNC:inst3\|vert_sync_out  " "   -0.391        -1.480 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135        -0.257 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.135        -0.257 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112        -1.339 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.112        -1.339 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851         0.000 game_fsm:inst5\|state.s_over  " "    0.851         0.000 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.260 " "Worst-case recovery slack is -0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260        -4.664 VGA_SYNC:inst3\|vert_sync_out  " "   -0.260        -4.664 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.229         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.586 " "Worst-case removal slack is -0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586       -18.715 VGA_SYNC:inst3\|vert_sync_out  " "   -0.586       -18.715 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.017         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.220 SW_pause  " "   -3.000        -3.220 SW_pause " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -114.000 VGA_SYNC:inst3\|vert_sync_out  " "   -1.000      -114.000 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456         0.000 game_fsm:inst5\|state.s_over  " "    0.456         0.000 game_fsm:inst5\|state.s_over " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk  " "    9.585         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.746         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1621858535727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1621858536102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1621858536102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621858536221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 00:15:36 2021 " "Processing ended: Tue May 25 00:15:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621858536221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621858536221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621858536221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621858536221 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 96 s " "Quartus II Full Compilation was successful. 0 errors, 96 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621858536916 ""}
