<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <export preferredWidth="214" />
   <name preferredWidth="222" />
   <description preferredWidth="228" />
   <inputclock preferredWidth="112" />
   <baseaddress preferredWidth="187" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/Serial,Library/Basic Functions,Library/Memory Interfaces and Controllers/Flash,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/DSP/Error Detection and Correction,Library/Interface Protocols/Ethernet/Reference Design Components,Library/Processors and Peripherals,Library/Interface Protocols/Ethernet,Library/Interface Protocols/PCI Express/Example Design Components,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/Processors and Peripherals/Co-Processors,Library/Qsys Interconnect,Library/University Program/Audio &amp; Video,Library/Interface Protocols/Ethernet/1G Multi-rate Ethernet,Library/Tri-State Components,Library,Library/University Program,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/University Program/Audio &amp; Video/Video,Library/Interface Protocols/Ethernet/10G to 1G Multi-rate Ethernet,Library/Processors and Peripherals/Hard Processor Systems,Library/Basic Functions/DMA/mSGDMA Sub-core,Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals/Hard Processor Components,Library/Interface Protocols/Audio &amp; Video,Library/Basic Functions/DMA,Library/Interface Protocols,Library/Basic Functions/Configuration and Programming,Library/Basic Functions/Bridges and Adaptors,Library/Interface Protocols/PCI Express,Library/Basic Functions/On Chip Memory,Library/Memory Interfaces and Controllers,Library/Processors and Peripherals/Co-Processors/Nios II Custom Instructions,Library/DSP,Library/Interface Protocols/Transceiver PHY,Library/Qsys Interconnect/Memory-Mapped,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Memory Interfaces and Controllers/Memory Interfaces with ALTMEMPHY,Library/Basic Functions/Simulation; Debug and Verification/Verification,Project,Library/DSP/Video and Image Processing" />
 <window width="1293" height="743" x="67" y="25" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
