#ifndef __MEMCTL_INITS_553_H__
#define __MEMCTL_INITS_553_H__

#ifdef CONFIG_LPDDR2S4_4GB_X32_1066

// ********************************************************************
// Option: IP    : IP Mode                       = CTL
// Option: BL    : Burst Length                  = 8
// Option: CL    : CAS Latency                   = 8,4
// Option: MHZ   : Simulation MHz                = 533,266
// Option: AP    : Auto Precharge Mode     (0/1) = 0
// Option: DLLBP : DLL Bypass Mode         (0/1) = 0
// Option: HALF  : Half-Memory Support     (0/1) = 0
// Option: RDIMM : Registered Dimm Support (0/1) = 0
// Option: AL    : Additive Latency              = 0
// Option: RSV3  : Reserved                  (0) = 0
// Option: TCK   : Simulation period in ns       = 
// Option: SOMA  : Memory-SOMA file(s)           = ./ddr_spec/jedec_lpddr2s4_4gb_x32_1066.xml
// ********************************************************************
// Memory: ./ddr_spec/jedec_lpddr2s4_4gb_x32_1066.xml
// ********************************************************************


#define               DENALI_CTL_00_DATA 0x00000500 // VERSION:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x05 START:RW:0:1:=0x00
#define               DENALI_CTL_01_DATA 0x00000000 // READ_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:2:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
#define               DENALI_CTL_02_DATA 0x00000000 // ASYNC_CDC_STAGES:RD:24:8:=0x00 WRITE_DATA_FIFO_PTR_WIDTH:RD:16:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:8:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
#define               DENALI_CTL_03_DATA 0x00000000 // AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_WRFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI0_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define               DENALI_CTL_04_DATA 0x00000036 // TINIT_F0:RW:0:24:=0x000036
#define               DENALI_CTL_05_DATA 0x00019f8f // TINIT3_F0:RW:0:24:=0x019f8f
#define               DENALI_CTL_06_DATA 0x00000214 // TINIT4_F0:RW:0:24:=0x000214
#define               DENALI_CTL_07_DATA 0x000014c8 // TINIT5_F0:RW:0:24:=0x0014c8
#define               DENALI_CTL_08_DATA 0x0000001b // TINIT_F1:RW:0:24:=0x00001b
#define               DENALI_CTL_09_DATA 0x0000d056 // TINIT3_F1:RW:0:24:=0x00d056
#define               DENALI_CTL_10_DATA 0x0000010b // TINIT4_F1:RW:0:24:=0x00010b
#define               DENALI_CTL_11_DATA 0x01000a6b // NO_AUTO_MRR_INIT:RW:24:1:=0x01 TINIT5_F1:RW:0:24:=0x000a6b
#define               DENALI_CTL_12_DATA 0x0000006b // TRST_PWRON:RW:0:32:=0x0000006b
#define               DENALI_CTL_13_DATA 0x0000010a // CKE_INACTIVE:RW:0:32:=0x0000010a
#define               DENALI_CTL_14_DATA 0x04100000 // WRLAT_F0:RW:24:5:=0x04 CASLAT_LIN_F0:RW:16:6:=0x10 TDLL:RW:0:16:=0x0000
#define               DENALI_CTL_15_DATA 0x00020800 // ADDITIVE_LAT_F1:RW:24:5:=0x00 WRLAT_F1:RW:16:5:=0x02 CASLAT_LIN_F1:RW:8:6:=0x08 ADDITIVE_LAT_F0:RW:0:5:=0x00
#define               DENALI_CTL_16_DATA 0x22060202 // TRC_F0:RW:24:8:=0x22 TRRD_F0:RW:16:8:=0x06 TCCD:RW:8:5:=0x02 TBST_INT_INTERVAL:RW:0:3:=0x02
#define               DENALI_CTL_17_DATA 0x1b0a0417 // TFAW_F0:RW:24:6:=0x1b TRP_F0:RW:16:5:=0x0a TWTR_F0:RW:8:6:=0x04 TRAS_MIN_F0:RW:0:8:=0x17
#define               DENALI_CTL_18_DATA 0x020c1103 // TWTR_F1:RW:24:6:=0x02 TRAS_MIN_F1:RW:16:8:=0x0c TRC_F1:RW:8:8:=0x11 TRRD_F1:RW:0:8:=0x03
#define               DENALI_CTL_19_DATA 0x05040e05 // TMRD_F0:RW:24:5:=0x05 TRTP_F0:RW:16:4:=0x04 TFAW_F1:RW:8:6:=0x0e TRP_F1:RW:0:5:=0x05
#define               DENALI_CTL_20_DATA 0x00917205 // TRAS_MAX_F0:RW:8:17:=0x009172 TMOD_F0:RW:0:8:=0x05
#define               DENALI_CTL_21_DATA 0x05020803 // TMRD_F1:RW:24:5:=0x05 TRTP_F1:RW:16:4:=0x02 TCKESR_F0:RW:8:8:=0x08 TCKE_F0:RW:0:4:=0x03
#define               DENALI_CTL_22_DATA 0x0048ea05 // TRAS_MAX_F1:RW:8:17:=0x0048ea TMOD_F1:RW:0:8:=0x05
#define               DENALI_CTL_23_DATA 0x0a000403 // TRCD_F0:RW:24:8:=0x0a WRITEINTERP:RW:16:1:=0x00 TCKESR_F1:RW:8:8:=0x04 TCKE_F1:RW:0:4:=0x03
#define               DENALI_CTL_24_DATA 0x02040508 // TMRR:RW:24:4:=0x02 TWR_F1:RW:16:6:=0x04 TRCD_F1:RW:8:8:=0x05 TWR_F0:RW:0:6:=0x08
#define               DENALI_CTL_25_DATA 0x0a140a0a // TCAEXT:RW:24:5:=0x0a TCAMRD:RW:16:6:=0x14 TCAENT:RW:8:5:=0x0a TCACKEL:RW:0:5:=0x0a
#define               DENALI_CTL_26_DATA 0x0000000a // AP:RW:24:1:=0x00 TMRZ_F1:RW:16:5:=0x00 TMRZ_F0:RW:8:5:=0x00 TCACKEH:RW:0:5:=0x0a
#define               DENALI_CTL_27_DATA 0x09120101 // TDAL_F1:RW:24:6:=0x09 TDAL_F0:RW:16:6:=0x12 TRAS_LOCKOUT:RW:8:1:=0x01 CONCURRENTAP:RW:0:1:=0x01
#define               DENALI_CTL_28_DATA 0x00060c03 // REG_DIMM_ENABLE:RW:24:1:=0x00 TRP_AB_F1:RW:16:5:=0x06 TRP_AB_F0:RW:8:5:=0x0c BSTLEN:RW_D:0:3:=0x03
#define               DENALI_CTL_29_DATA 0x01000000 // TREF_ENABLE:RW:24:1:=0x01 RESERVED:RW:16:1:=0x00 AREFRESH:WR:8:1:=0x00 ADDRESS_MIRRORING:RW:0:2:=0x00
#define               DENALI_CTL_30_DATA 0x08120046 // TREF_F0:RW:16:16:=0x0812 TRFC_F0:RW:0:10:=0x0046
#define               DENALI_CTL_31_DATA 0x04080023 // TREF_F1:RW:16:16:=0x0408 TRFC_F1:RW:0:10:=0x0023
#define               DENALI_CTL_32_DATA 0x00000005 // TREF_INTERVAL:RW:0:16:=0x0005
#define               DENALI_CTL_33_DATA 0x00020004 // TPDEX_F1:RW:16:16:=0x0002 TPDEX_F0:RW:0:16:=0x0004
#define               DENALI_CTL_34_DATA 0x000a000d // TXPDLL_F1:RW:16:16:=0x000a TXPDLL_F0:RW:0:16:=0x000d
#define               DENALI_CTL_35_DATA 0x004b0000 // TXSR_F0:RW:16:16:=0x004b TMRRI_F1:RW:8:8:=0x00 TMRRI_F0:RW:0:8:=0x00
#define               DENALI_CTL_36_DATA 0x0026004b // TXSR_F1:RW:16:16:=0x0026 TXSNR_F0:RW:0:16:=0x004b
#define               DENALI_CTL_37_DATA 0x00000026 // SREFRESH_EXIT_NO_REFRESH:RW:24:1:=0x00 PWRUP_SREFRESH_EXIT:RW:16:1:=0x00 TXSNR_F1:RW:0:16:=0x0026
#define               DENALI_CTL_38_DATA 0x02000001 // CKSRE_F0:RW:24:8:=0x02 LOWPOWER_REFRESH_ENABLE:RW:16:2:=0x00 CKE_DELAY:RW:8:3:=0x00 ENABLE_QUICK_SREFRESH:RW:0:1:=0x01
#define               DENALI_CTL_39_DATA 0x00020202 // LP_CMD:WR:24:8:=0x00 CKSRX_F1:RW:16:8:=0x02 CKSRE_F1:RW:8:8:=0x02 CKSRX_F0:RW:0:8:=0x02
#define               DENALI_CTL_40_DATA 0x04030500 // LPI_TIMER_WAKEUP_F0:RW:24:4:=0x04 LPI_SR_MCCLK_GATE_WAKEUP_F0:RW:16:4:=0x03 LPI_SR_WAKEUP_F0:RW:8:4:=0x05 LPI_PD_WAKEUP_F0:RW:0:4:=0x00
#define               DENALI_CTL_41_DATA 0x04030500 // LPI_TIMER_WAKEUP_F1:RW:24:4:=0x04 LPI_SR_MCCLK_GATE_WAKEUP_F1:RW:16:4:=0x03 LPI_SR_WAKEUP_F1:RW:8:4:=0x05 LPI_PD_WAKEUP_F1:RW:0:4:=0x00
#define               DENALI_CTL_42_DATA 0x0000031f // LPI_TIMER_COUNT:RW:8:12:=0x0003 LPI_WAKEUP_EN:RW:0:5:=0x1f
#define               DENALI_CTL_43_DATA 0x00070004 // LP_STATE:RD:24:6:=0x00 TDFI_LP_RESP:RW:16:3:=0x07 LPI_WAKEUP_TIMEOUT:RW:0:12:=0x0004
#define               DENALI_CTL_44_DATA 0x00000000 // LP_AUTO_MEM_GATE_EN:RW:24:2:=0x00 LP_AUTO_EXIT_EN:RW:16:3:=0x00 LP_AUTO_ENTRY_EN:RW:8:3:=0x00 LP_ARB_STATE:RD:0:4:=0x00
#define               DENALI_CTL_45_DATA 0x00000000 // LP_AUTO_SR_MC_GATE_IDLE:RW:24:8:=0x00 LP_AUTO_SR_IDLE:RW:16:8:=0x00 LP_AUTO_PD_IDLE:RW:0:12:=0x0000
#define               DENALI_CTL_46_DATA 0x10000100 // TDFI_INIT_START_F0:RW:24:8:=0x10 FREQ_CHANGE_DLL_OFF:RW:16:2:=0x00 FREQ_CHANGE_ENABLE:RW:8:1:=0x01 RESERVED:RW:0:7:=0x00
#define               DENALI_CTL_47_DATA 0x00100400 // TDFI_INIT_START_F1:RW:16:8:=0x10 TDFI_INIT_COMPLETE_F0:RW:0:16:=0x0400
#define               DENALI_CTL_48_DATA 0x01000400 // DFS_PHY_REG_WRITE_EN:RW:24:1:=0x01 CURRENT_REG_COPY:RD:16:1:=0x00 TDFI_INIT_COMPLETE_F1:RW:0:16:=0x0400
#define               DENALI_CTL_49_DATA 0x000001a0 // DFS_PHY_REG_WRITE_ADDR:RW:0:32:=0x000001a0
#define               DENALI_CTL_50_DATA 0x00000000 // DFS_PHY_REG_WRITE_DATA_F0:RW:0:32:=0x00000000
#define               DENALI_CTL_51_DATA 0x00000001 // DFS_PHY_REG_WRITE_DATA_F1:RW:0:32:=0x00000001
#define               DENALI_CTL_52_DATA 0x00000000 // DFS_PHY_REG_WRITE_MASK:RW:0:4:=0x00
#define               DENALI_CTL_53_DATA 0x00000000 // WRITE_MODEREG:RW+:0:26:=0x00000000
#define               DENALI_CTL_54_DATA 0x00000000 // READ_MODEREG:RW+:8:17:=0x000000 MRW_STATUS:RD:0:8:=0x00
#define               DENALI_CTL_55_DATA 0x00000000 // PERIPHERAL_MRR_DATA:RD:0:40:=0x00000000
#define               DENALI_CTL_56_DATA 0x00000000 // AUTO_TEMPCHK_VAL_0:RD:8:16:=0x0000 PERIPHERAL_MRR_DATA:RD:0:40:=0x00

#define               DENALI_CTL_57_DATA 0x00000000 // REFRESH_PER_AUTO_TEMPCHK:RW:16:16:=0x0002 AUTO_TEMPCHK_VAL_1:RD:0:16:=0x0000
#define               DENALI_CTL_58_DATA 0x00c30000 // MR1_DATA_F0_0:RW:16:16:=0x00c3 MR0_DATA_F0_0:RW:0:16:=0x0000
#define               DENALI_CTL_59_DATA 0x00000006 // MR0_DATA_F1_0:RW:16:16:=0x0000 MR2_DATA_F0_0:RW:0:16:=0x0006
#define               DENALI_CTL_60_DATA 0x00020043 // MR2_DATA_F1_0:RW:16:16:=0x0002 MR1_DATA_F1_0:RW:0:16:=0x0043
#define               DENALI_CTL_61_DATA 0x00010000 // MR3_DATA_F0_0:RW:16:16:=0x0001 MRSINGLE_DATA_0:RW:0:16:=0x0000
#define               DENALI_CTL_62_DATA 0x00000001 // MR11_DATA_0:RW:24:8:=0x00 MR8_DATA_0:RD:16:8:=0x00 MR3_DATA_F1_0:RW:0:16:=0x0001
#define               DENALI_CTL_63_DATA 0x00000000 // MR0_DATA_F0_1:RW:16:16:=0x0000 MR17_DATA_0:RW:8:8:=0x00 MR16_DATA_0:RW:0:8:=0x00
#define               DENALI_CTL_64_DATA 0x000600c3 // MR2_DATA_F0_1:RW:16:16:=0x0006 MR1_DATA_F0_1:RW:0:16:=0x00c3
#define               DENALI_CTL_65_DATA 0x00430000 // MR1_DATA_F1_1:RW:16:16:=0x0043 MR0_DATA_F1_1:RW:0:16:=0x0000
#define               DENALI_CTL_66_DATA 0x00000002 // MRSINGLE_DATA_1:RW:16:16:=0x0000 MR2_DATA_F1_1:RW:0:16:=0x0002
#define               DENALI_CTL_67_DATA 0x00010001 // MR3_DATA_F1_1:RW:16:16:=0x0001 MR3_DATA_F0_1:RW:0:16:=0x0001
#define               DENALI_CTL_68_DATA 0x00000000 // MR17_DATA_1:RW:24:8:=0x00 MR16_DATA_1:RW:16:8:=0x00 MR11_DATA_1:RW:8:8:=0x00 MR8_DATA_1:RD:0:8:=0x00
#define               DENALI_CTL_69_DATA 0x00000000 // ADDR_SPACE:RW:24:6:=0x00 BIST_RESULT:RD:16:2:=0x00 BIST_GO:WR:8:1:=0x00 RL3_SUPPORT_EN:RD:0:2:=0x00
#define               DENALI_CTL_70_DATA 0x00000101 // BIST_ADDR_CHECK:RW:8:1:=0x01 BIST_DATA_CHECK:RW:0:1:=0x01
#define               DENALI_CTL_71_DATA 0x00000000 // BIST_START_ADDRESS:RW:0:33:=0x00000000
#define               DENALI_CTL_72_DATA 0x00000000 // BIST_START_ADDRESS:RW:0:33:=0x00
#define               DENALI_CTL_73_DATA 0x00000000 // BIST_DATA_MASK:RW:0:64:=0x00000000
#define               DENALI_CTL_74_DATA 0x00000000 // BIST_DATA_MASK:RW:0:64:=0x00000000
#define               DENALI_CTL_75_DATA 0x00021400 // ZQINIT_F0:RW_D:8:12:=0x0214 LONG_COUNT_MASK:RW:0:5:=0x00
#define               DENALI_CTL_76_DATA 0x003000c0 // ZQCS_F0:RW:16:12:=0x0030 ZQCL_F0:RW:0:12:=0x00c0
#define               DENALI_CTL_77_DATA 0x0060010b // ZQCL_F1:RW:16:12:=0x0060 ZQINIT_F1:RW_D:0:12:=0x010b
#define               DENALI_CTL_78_DATA 0x00000018 // ZQ_ON_SREF_EXIT:RW:24:4:=0x02 ZQ_REQ:WR:16:4:=0x00 ZQCS_F1:RW:0:12:=0x0018

//mod
//#define               DENALI_CTL_79_DATA 0x00000040 // ZQ_INTERVAL:RW:0:32:=0x00000040
#define               DENALI_CTL_79_DATA 0x00001000 // ZQ_INTERVAL:RW:0:32:=0x00000040

#define               DENALI_CTL_80_DATA 0x00001b00 // ZQRESET_F0:RW:8:12:=0x001b ZQ_IN_PROGRESS:RD:0:1:=0x00
#define               DENALI_CTL_81_DATA 0x0100000e // ZQCS_ROTATE:RW:24:1:=0x01 NO_ZQ_INIT:RW:16:1:=0x00 ZQRESET_F1:RW:0:12:=0x000e
#define               DENALI_CTL_82_DATA 0x0a010200 // APREBIT:RW_D:24:4:=0x0a COL_DIFF:RW:16:4:=0x01 ROW_DIFF:RW:8:3:=0x02 BANK_DIFF:RW:0:2:=0x00
#define               DENALI_CTL_83_DATA 0x01010180 // ADDR_COLLISION_MPM_DIS:RW:24:1:=0x01 ADDR_CMP_EN:RW:16:1:=0x01 COMMAND_AGE_COUNT:RW:8:8:=0xff AGE_COUNT:RW:0:8:=0xff
#define               DENALI_CTL_84_DATA 0x01010101 // RW_SAME_EN:RW:24:1:=0x01 PRIORITY_EN:RW:16:1:=0x01 PLACEMENT_EN:RW:8:1:=0x01 BANK_SPLIT_EN:RW:0:1:=0x01
#define               DENALI_CTL_85_DATA 0x01010101 // DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:24:2:=0x01 W2R_SPLIT_EN:RW:16:1:=0x01 CS_SAME_EN:RW:8:1:=0x01 RW_SAME_PAGE_EN:RW:0:1:=0x01
#define               DENALI_CTL_86_DATA 0x0000010b // INHIBIT_DRAM_CMD:RW:24:2:=0x00 DISABLE_RD_INTERLEAVE:RW:16:1:=0x00 SWAP_EN:RW:8:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:0:4:=0x0b

/*2 CS signal for 1 chanel*/
#if defined(CONFIG_DDR_2CS_SIGNAL)
#define               DENALI_CTL_87_DATA 0x01000c03 // LPDDR2_S4:RW:24:1:=0x01 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c CS_MAP:RW:0:2:=0x03
#else  /*1 CS signal for 1 chanel*/
#define               DENALI_CTL_87_DATA 0x01000c01 // LPDDR2_S4:RW:24:1:=0x01 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c CS_MAP:RW:0:2:=0x03
#endif

//mod almost_full threshold
//#define               DENALI_CTL_88_DATA 0x00000000 // IN_ORDER_ACCEPT:RW:24:1:=0x00 Q_FULLNESS:RW:16:4:=0x00 MEMDATA_RATIO_1:RW:8:3:=0x00 MEMDATA_RATIO_0:RW:0:3:=0x00
#define               DENALI_CTL_88_DATA 0x000f0000 // IN_ORDER_ACCEPT:RW:24:1:=0x00 Q_FULLNESS:RW:16:4:=0x00 MEMDATA_RATIO_1:RW:8:3:=0x00 MEMDATA_RATIO_0:RW:0:3:=0x00
#define               DENALI_CTL_89_DATA 0x00010000 // DFI_ERROR:RD:24:5:=0x00 CTRLUPD_REQ_PER_AREF_EN:RW:16:1:=0x01 CTRLUPD_REQ:WR:8:1:=0x00 CONTROLLER_BUSY:RD:0:1:=0x00
#define               DENALI_CTL_90_DATA 0x00000000 // DFI_ERROR_INFO:RD:0:20:=0x000000
#define               DENALI_CTL_91_DATA 0x00000000 // INT_STATUS:RD:0:29:=0x00000000
#define               DENALI_CTL_92_DATA 0x00000000 // INT_ACK:WR:0:28:=0x00000000
#define               DENALI_CTL_93_DATA 0x00000000 // INT_MASK:RW:0:29:=0x00000000
#define               DENALI_CTL_94_DATA 0x00000000 // OUT_OF_RANGE_ADDR:RD:0:33:=0x00000000
#define               DENALI_CTL_95_DATA 0x00000000 // OUT_OF_RANGE_TYPE:RD:16:6:=0x00 OUT_OF_RANGE_LENGTH:RD:8:8:=0x00 OUT_OF_RANGE_ADDR:RD:0:33:=0x00
#define               DENALI_CTL_96_DATA 0x00000000 // OUT_OF_RANGE_SOURCE_ID:RD:0:20:=0x000000
#define               DENALI_CTL_97_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_98_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define               DENALI_CTL_99_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_100_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_101_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_102_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_103_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_104_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define              DENALI_CTL_105_DATA 0x00000000 // BIST_FAIL_ADDR:RD:0:33:=0x00000000
#define              DENALI_CTL_106_DATA 0x00000000 // BIST_FAIL_ADDR:RD:0:33:=0x00
#define              DENALI_CTL_107_DATA 0x00000000 // PORT_CMD_ERROR_ADDR:RD:0:33:=0x00000000
#define              DENALI_CTL_108_DATA 0x00000000 // PORT_CMD_ERROR_ID:RD:8:20:=0x000000 PORT_CMD_ERROR_ADDR:RD:0:33:=0x00
#define              DENALI_CTL_109_DATA 0x02010100 // ODT_RD_MAP_CS1:RW:24:2:=0x02 ODT_WR_MAP_CS0:RW:16:2:=0x01 ODT_RD_MAP_CS0:RW:8:2:=0x01 PORT_CMD_ERROR_TYPE:RD:0:2:=0x00
#define              DENALI_CTL_110_DATA 0x00000002 // TODTH_WR:RW:24:4:=0x00 TODTL_2CMD_F1:RW:16:5:=0x00 TODTL_2CMD_F0:RW:8:5:=0x00 ODT_WR_MAP_CS1:RW:0:2:=0x02
#define              DENALI_CTL_111_DATA 0x00000000 // TODTOFF_MAX:RW:24:8:=0x00 EN_ODT_ASSERT_EXCEPT_RD:RW:16:1:=0x00 ODT_EN:RW:8:1:=0x00 TODTH_RD:RW:0:4:=0x00
#define              DENALI_CTL_112_DATA 0x00020400 // ADD_ODT_CLK_R2W_SAMECS:RW:24:4:=0x00 RD_TO_ODTH_F1:RW:16:5:=0x02 RD_TO_ODTH_F0:RW:8:5:=0x04 RESERVED:RW:0:5:=0x00
#define              DENALI_CTL_113_DATA 0x01000200 // R2R_DIFFCS_DLY_F0:RW_D:24:3:=0x01 ADD_ODT_CLK_SAMETYPE_DIFFCS:RW:16:4:=0x00 ADD_ODT_CLK_DIFFTYPE_DIFFCS:RW:8:6:=0x02 ADD_ODT_CLK_W2R_SAMECS:RW:0:4:=0x00
#define              DENALI_CTL_114_DATA 0x02010201 // W2R_DIFFCS_DLY_F1:RW_D:24:3:=0x02 W2R_DIFFCS_DLY_F0:RW_D:16:3:=0x01 R2W_DIFFCS_DLY:RW_D:8:3:=0x02 R2R_DIFFCS_DLY_F1:RW_D:0:3:=0x01
#define              DENALI_CTL_115_DATA 0x00020001 // W2R_SAMECS_DLY:RW:24:3:=0x00 R2W_SAMECS_DLY:RW_D:16:3:=0x02 R2R_SAMECS_DLY:RW:8:3:=0x00 W2W_DIFFCS_DLY:RW_D:0:3:=0x01
#define              DENALI_CTL_116_DATA 0x02020300 // TDQSCK_MAX_F1:RW:24:4:=0x02 TDQSCK_MIN_F0:RW:16:2:=0x02 TDQSCK_MAX_F0:RW:8:4:=0x03 W2W_SAMECS_DLY:RW:0:3:=0x00
#define              DENALI_CTL_117_DATA 0x00000001 // SWLVL_START:WR:24:1:=0x00 SWLVL_LOAD:WR:16:1:=0x00 SW_LEVELING_MODE:RW:8:2:=0x00 TDQSCK_MIN_F1:RW:0:2:=0x01
#define              DENALI_CTL_118_DATA 0x00000000 // SWLVL_RESP_1:RD:24:1:=0x00 SWLVL_RESP_0:RD:16:1:=0x00 SWLVL_OP_DONE:RD:8:1:=0x00 SWLVL_EXIT:WR:0:1:=0x00
#define              DENALI_CTL_119_DATA 0x00000000 // WRLVL_CS:RW:24:1:=0x00 WRLVL_REQ:WR:16:1:=0x00 SWLVL_RESP_3:RD:8:1:=0x00 SWLVL_RESP_2:RD:0:1:=0x00
#define              DENALI_CTL_120_DATA 0x0000280d // WRLVL_EN:RW:16:1:=0x00 WLMRD:RW:8:6:=0x28 WLDQSEN:RW:0:6:=0x0d
#define              DENALI_CTL_121_DATA 0x00010000 // WRLVL_PERIODIC:RW:24:1:=0x00 DFI_PHY_WRLVL_MODE:RW:16:1:=0x01 WRLVL_INTERVAL:RW:0:16:=0x0000
#define              DENALI_CTL_122_DATA 0x00010000 // WRLVL_ROTATE:RW:24:1:=0x00 WRLVL_AREF_EN:RW:16:1:=0x01 WRLVL_RESP_MASK:RW:8:4:=0x00 WRLVL_ON_SREF_EXIT:RW:0:1:=0x00
#define              DENALI_CTL_123_DATA 0x00000003 // RDLVL_GATE_REQ:WR:24:1:=0x00 RDLVL_REQ:WR:16:1:=0x00 WRLVL_ERROR_STATUS:RD:8:2:=0x00 WRLVL_CS_MAP:RW:0:2:=0x03
#define              DENALI_CTL_124_DATA 0x01000000 // DFI_PHY_RDLVL_MODE:RW:24:1:=0x01 RDLVL_GATE_SEQ_EN:RW:16:2:=0x00 RDLVL_SEQ_EN:RW:8:2:=0x00 RDLVL_CS:RW:0:1:=0x00
#define              DENALI_CTL_125_DATA 0x00000001 // RDLVL_GATE_PERIODIC:RW:24:1:=0x00 RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 RDLVL_PERIODIC:RW:8:1:=0x00 DFI_PHY_RDLVL_GATE_MODE:RW:0:1:=0x01
#define              DENALI_CTL_126_DATA 0x00000100 // RDLVL_ROTATE:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 RDLVL_AREF_EN:RW:8:1:=0x01 RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
#define              DENALI_CTL_127_DATA 0x00030300 // CALVL_REQ:WR:24:1:=0x00 RDLVL_GATE_CS_MAP:RW:16:2:=0x03 RDLVL_CS_MAP:RW:8:2:=0x03 RDLVL_GATE_ROTATE:RW:0:1:=0x00
#define              DENALI_CTL_128_DATA 0x0556AA00 // CALVL_PAT_0:RW:8:20:=0x0556AA CALVL_CS:RW:0:1:=0x00
#define              DENALI_CTL_129_DATA 0x000aa955 // CALVL_BG_PAT_0:RW:0:20:=0x0aa955
#define              DENALI_CTL_130_DATA 0x000aa955 // CALVL_PAT_1:RW:0:20:=0x0aa955
#define              DENALI_CTL_131_DATA 0x000556aa // CALVL_BG_PAT_1:RW:0:20:=0x0556aa
#define              DENALI_CTL_132_DATA 0x000556aa // CALVL_PAT_2:RW:0:20:=0x0556aa
#define              DENALI_CTL_133_DATA 0x000aa955 // CALVL_BG_PAT_2:RW:0:20:=0x0aa955
#define              DENALI_CTL_134_DATA 0x000aa955 // CALVL_PAT_3:RW:0:20:=0x0aa955
#define              DENALI_CTL_135_DATA 0x000556aa // RESERVED:RW:24:1:=0x00 CALVL_BG_PAT_3:RW:0:20:=0x0556aa
#define              DENALI_CTL_136_DATA 0x00010300 // CALVL_PERIODIC:RW:24:1:=0x00 DFI_PHY_CALVL_MODE:RW:16:1:=0x01 CALVL_SEQ_EN:RW:8:2:=0x03 RESERVED:RW:0:4:=0x00
#define              DENALI_CTL_137_DATA 0x03000100 // CALVL_CS_MAP:RW:24:2:=0x03 CALVL_ROTATE:RW:16:1:=0x00 CALVL_AREF_EN:RW:8:1:=0x01 CALVL_ON_SREF_EXIT:RW:0:1:=0x00
//mod axi fifo type
#define              DENALI_CTL_138_DATA 0x03080800 // AXI0_FIFO_TYPE_REG:RW:24:2:=0x00 AXI0_W_PRIORITY:RW:16:4:=0x08 AXI0_R_PRIORITY:RW:8:4:=0x08 AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define              DENALI_CTL_139_DATA 0x00000000 // DLL_RST_DELAY:RW:16:16:=0x0000 MEM_RST_VALID:RD:8:1:=0x00 CKE_STATUS:RD:0:2:=0x00
#define              DENALI_CTL_140_DATA 0x17000000 // TDFI_PHY_RDLAT_F0:RW_D:24:6:=0x17 UPDATE_ERROR_STATUS:RD:16:7:=0x00 TDFI_PHY_WRLAT:RD:8:6:=0x00 DLL_RST_ADJ_DLY:RW:0:8:=0x00
#define              DENALI_CTL_141_DATA 0x00000012 // TDFI_CTRLUPD_MIN:RD:24:4:=0x00 DRAM_CLK_DISABLE:RW:16:2:=0x00 TDFI_RDDATA_EN:RD:8:6:=0x00 TDFI_PHY_RDLAT_F1:RW_D:0:6:=0x12
#define              DENALI_CTL_142_DATA 0x02000040 // TDFI_PHYUPD_TYPE0_F0:RW:16:16:=0x0200 TDFI_CTRLUPD_MAX_F0:RW:0:16:=0x1024
#define              DENALI_CTL_143_DATA 0x02000200 // TDFI_PHYUPD_TYPE2_F0:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE1_F0:RW:0:16:=0x0200
#define              DENALI_CTL_144_DATA 0x10240200 // TDFI_PHYUPD_RESP_F0:RW:16:16:=0x1024 TDFI_PHYUPD_TYPE3_F0:RW:0:16:=0x0200
#define              DENALI_CTL_145_DATA 0x000050b4 // TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x000050b4
#define              DENALI_CTL_146_DATA 0x00200403 // TDFI_CTRLUPD_MAX_F1:RW:16:16:=0x0810 WRLAT_ADJ_F0:RW:8:6:=0x04 RDLAT_ADJ_F0:RW:0:6:=0x03
#define              DENALI_CTL_147_DATA 0x02000200 // TDFI_PHYUPD_TYPE1_F1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0_F1:RW:0:16:=0x0200
#define              DENALI_CTL_148_DATA 0x02000200 // TDFI_PHYUPD_TYPE3_F1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2_F1:RW:0:16:=0x0200
#define              DENALI_CTL_149_DATA 0x00000810 // TDFI_PHYUPD_RESP_F1:RW:0:16:=0x0810
#define              DENALI_CTL_150_DATA 0x00002850 // TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x00002850
#define              DENALI_CTL_151_DATA 0x02020203 // TDFI_CTRL_DELAY_F1:RW_D:24:4:=0x02 TDFI_CTRL_DELAY_F0:RW_D:16:4:=0x02 WRLAT_ADJ_F1:RW:8:6:=0x02 RDLAT_ADJ_F1:RW:0:6:=0x03
#define              DENALI_CTL_152_DATA 0x000a0301 // TDFI_WRLVL_EN:RW:16:8:=0x0a TDFI_DRAM_CLK_ENABLE:RW:8:4:=0x03 TDFI_DRAM_CLK_DISABLE:RW:0:4:=0x01
#define              DENALI_CTL_153_DATA 0x00000019 // TDFI_WRLVL_WW:RW:0:10:=0x0019
#define              DENALI_CTL_154_DATA 0x00000000 // TDFI_WRLVL_RESP:RW:0:32:=0x00000000
#define              DENALI_CTL_155_DATA 0x00000000 // TDFI_WRLVL_MAX:RW:0:32:=0x00000000
#define              DENALI_CTL_156_DATA 0x0000190a // TDFI_RDLVL_RR:RW:8:10:=0x0019 TDFI_RDLVL_EN:RW:0:8:=0x0a
#define              DENALI_CTL_157_DATA 0x00000000 // TDFI_RDLVL_RESP:RW:0:32:=0x00000000
#define              DENALI_CTL_158_DATA 0x00000000 // RDLVL_GATE_EN:RW:16:1:=0x00 RDLVL_EN:RW:8:1:=0x00 RDLVL_RESP_MASK:RW:0:4:=0x00
#define              DENALI_CTL_159_DATA 0x00000000 // TDFI_RDLVL_MAX:RW:0:32:=0x00000000
#define              DENALI_CTL_160_DATA 0x00000000 // RDLVL_ERROR_STATUS:RD:0:18:=0x000000
#define              DENALI_CTL_161_DATA 0x00000000 // RDLVL_GATE_INTERVAL:RW:16:16:=0x0000 RDLVL_INTERVAL:RW:0:16:=0x0000
#define              DENALI_CTL_162_DATA 0x00000d03 // TDFI_CALVL_CC_F0:RW:8:10:=0x000d TDFI_CALVL_EN:RW:0:8:=0x03
#define              DENALI_CTL_163_DATA 0x000d0003 // TDFI_CALVL_CC_F1:RW:16:10:=0x000d TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0003
#define              DENALI_CTL_164_DATA 0x00000003 // TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0003
#define              DENALI_CTL_165_DATA 0x00000000 // TDFI_CALVL_RESP:RW:0:32:=0x00000000
#define              DENALI_CTL_166_DATA 0x00000000 // TDFI_CALVL_MAX:RW:0:32:=0x00000000
#define              DENALI_CTL_167_DATA 0x00000000 // CALVL_ERROR_STATUS:RD:16:2:=0x00 CALVL_EN:RW:8:1:=0x00 CALVL_RESP_MASK:RW:0:1:=0x00
#define              DENALI_CTL_168_DATA 0x07010000 // TDFI_RDCSLAT_F0:RW:24:4:=0x07 TDFI_PHY_WRDATA:RW:16:3:=0x01 CALVL_INTERVAL:RW:0:16:=0x0000
#define              DENALI_CTL_169_DATA 0x01030303 // EN_1T_TIMING:RW:24:1:=0x01 TDFI_WRCSLAT_F1:RW:16:4:=0x03 TDFI_RDCSLAT_F1:RW:8:4:=0x03 TDFI_WRCSLAT_F0:RW:0:4:=0x03


// ********************************************************************
// Option: IP    : IP Mode                       = PHY
// Option: BL    : Burst Length                  = 8
// Option: CL    : CAS Latency                   = 8,4
// Option: MHZ   : Simulation MHz                = 533,266
// Option: AP    : Auto Precharge Mode     (0/1) = 0
// Option: DLLBP : DLL Bypass Mode         (0/1) = 0
// Option: HALF  : Half-Memory Support     (0/1) = 0
// Option: RDIMM : Registered Dimm Support (0/1) = 0
// Option: AL    : Additive Latency              = 0
// Option: RSV3  : Reserved                  (0) = 0
// Option: TCK   : Simulation period in ns       = 
// Option: SOMA  : Memory-SOMA file(s)           = ./ddr_spec/jedec_lpddr2s4_4gb_x32_1066.xml
// ********************************************************************
// Memory: ./ddr_spec/jedec_lpddr2s4_4gb_x32_1066.xml
// ********************************************************************


#define               DENALI_PHY_00_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_0:RW:0:32:=0x04120412
#define               DENALI_PHY_01_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_0:RW:0:32:=0x04140414
#define               DENALI_PHY_02_DATA 0x80110092 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_0:RW:0:32:=0x80110092
#define               DENALI_PHY_03_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_0:RW:0:32:=0x00000066
//mod
#define               DENALI_PHY_04_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_0:RW:0:32:=0x0e12001b
#define               DENALI_PHY_05_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_0:RW+:0:32:=0x00004040
#define               DENALI_PHY_06_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_0:RW:0:32:=0x01041045
#define               DENALI_PHY_07_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_0:RW:0:32:=0x04120412
#define               DENALI_PHY_08_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_0:RW:0:32:=0x04140414
#define               DENALI_PHY_09_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_0:RW:0:32:=0x80090091
#define               DENALI_PHY_10_DATA 0x00000044 // DEN_PHY_READ_CTRL_REG_F1_0:RW:0:32:=0x00000044
//mod
#define               DENALI_PHY_11_DATA 0x0a510036 // PHY_DLL_MASTER_CTRL_REG_F1_0:RW:0:32:=0x0a120036
#define               DENALI_PHY_12_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_0:RW+:0:32:=0x00004040
#define               DENALI_PHY_13_DATA 0x01041041 // DEN_PHY_IE_TIMING_REG_F1_0:RW:0:32:=0x01041041
#define               DENALI_PHY_14_DATA 0x00000000 // DEN_PHY_OBS_REG_0_0:RD:0:32:=0x00000000
#define               DENALI_PHY_15_DATA 0x00000000 // PHY_DLL_OBS_REG_0_0:RD:0:32:=0x00000000
#define               DENALI_PHY_16_DATA 0x00000000 // PHY_DLL_OBS_REG_1_0:RD:0:32:=0x00000000
#define               DENALI_PHY_17_DATA 0x00000000 // PHY_DLL_OBS_REG_2_0:RD:0:32:=0x00000000
#define               DENALI_PHY_18_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_0:WR:0:32:=0x00000000
#define               DENALI_PHY_19_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_0:RW:0:32:=0x0000818a
#define               DENALI_PHY_20_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_0:RW:0:32:=0x0000818a
#define               DENALI_PHY_21_DATA 0x00000000 // PHY_GTLVL_OBS_REG_0:RD:0:32:=0x00000000
#define               DENALI_PHY_22_DATA 0x00000000 // PHY_RDLVL_OBS_REG_0:RD:0:32:=0x00000000
#define               DENALI_PHY_23_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_0:RW:0:32:=0x4240f000
#define               DENALI_PHY_24_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_0:RW:0:32:=0x4240f000
#define               DENALI_PHY_25_DATA 0x00000000 // PHY_WRLVL_OBS_REG_0:RD:0:32:=0x00000000
#define               DENALI_PHY_26_DATA 0x00000000 //
#define               DENALI_PHY_27_DATA 0x00000000 //
#define               DENALI_PHY_28_DATA 0x00000000 //
#define               DENALI_PHY_29_DATA 0x00000000 //
#define               DENALI_PHY_30_DATA 0x00000000 //
#define               DENALI_PHY_31_DATA 0x00000000 //
#define               DENALI_PHY_32_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_1:RW:0:32:=0x04120412
#define               DENALI_PHY_33_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_1:RW:0:32:=0x04140414
#define               DENALI_PHY_34_DATA 0x80110092 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_1:RW:0:32:=0x80110092
#define               DENALI_PHY_35_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_1:RW:0:32:=0x00000066
//mod
#define               DENALI_PHY_36_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_1:RW:0:32:=0x0e12001b
#define               DENALI_PHY_37_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_1:RW+:0:32:=0x00004040
#define               DENALI_PHY_38_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_1:RW:0:32:=0x01041045
#define               DENALI_PHY_39_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_1:RW:0:32:=0x04120412
#define               DENALI_PHY_40_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_1:RW:0:32:=0x04140414
#define               DENALI_PHY_41_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_1:RW:0:32:=0x80090091
#define               DENALI_PHY_42_DATA 0x00000044 // DEN_PHY_READ_CTRL_REG_F1_1:RW:0:32:=0x00000044
//mod
#define               DENALI_PHY_43_DATA 0x0a510036 // PHY_DLL_MASTER_CTRL_REG_F1_1:RW:0:32:=0x0a120036
#define               DENALI_PHY_44_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_1:RW+:0:32:=0x00004040
#define               DENALI_PHY_45_DATA 0x01041041 // DEN_PHY_IE_TIMING_REG_F1_1:RW:0:32:=0x01041041
#define               DENALI_PHY_46_DATA 0x00000000 // DEN_PHY_OBS_REG_0_1:RD:0:32:=0x00000000
#define               DENALI_PHY_47_DATA 0x00000000 // PHY_DLL_OBS_REG_0_1:RD:0:32:=0x00000000
#define               DENALI_PHY_48_DATA 0x00000000 // PHY_DLL_OBS_REG_1_1:RD:0:32:=0x00000000
#define               DENALI_PHY_49_DATA 0x00000000 // PHY_DLL_OBS_REG_2_1:RD:0:32:=0x00000000
#define               DENALI_PHY_50_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_1:WR:0:32:=0x00000000
#define               DENALI_PHY_51_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_1:RW:0:32:=0x0000818a
#define               DENALI_PHY_52_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_1:RW:0:32:=0x0000818a
#define               DENALI_PHY_53_DATA 0x00000000 // PHY_GTLVL_OBS_REG_1:RD:0:32:=0x00000000
#define               DENALI_PHY_54_DATA 0x00000000 // PHY_RDLVL_OBS_REG_1:RD:0:32:=0x00000000
#define               DENALI_PHY_55_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_1:RW:0:32:=0x4240f000
#define               DENALI_PHY_56_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_1:RW:0:32:=0x4240f000
#define               DENALI_PHY_57_DATA 0x00000000 // PHY_WRLVL_OBS_REG_1:RD:0:32:=0x00000000
#define               DENALI_PHY_58_DATA 0x00000000 //
#define               DENALI_PHY_59_DATA 0x00000000 //
#define               DENALI_PHY_60_DATA 0x00000000 //
#define               DENALI_PHY_61_DATA 0x00000000 //
#define               DENALI_PHY_62_DATA 0x00000000 //
#define               DENALI_PHY_63_DATA 0x00000000 //
#define               DENALI_PHY_64_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_2:RW:0:32:=0x04120412
#define               DENALI_PHY_65_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_2:RW:0:32:=0x04140414
#define               DENALI_PHY_66_DATA 0x80110092 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_2:RW:0:32:=0x80110092
#define               DENALI_PHY_67_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_2:RW:0:32:=0x00000066
//mod
#define               DENALI_PHY_68_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_2:RW:0:32:=0x0e12001b
#define               DENALI_PHY_69_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_2:RW+:0:32:=0x00004040
#define               DENALI_PHY_70_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_2:RW:0:32:=0x01041045
#define               DENALI_PHY_71_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_2:RW:0:32:=0x04120412
#define               DENALI_PHY_72_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_2:RW:0:32:=0x04140414
#define               DENALI_PHY_73_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_2:RW:0:32:=0x80090091
#define               DENALI_PHY_74_DATA 0x00000044 // DEN_PHY_READ_CTRL_REG_F1_2:RW:0:32:=0x00000044
//mod
#define               DENALI_PHY_75_DATA 0x0a510036 // PHY_DLL_MASTER_CTRL_REG_F1_2:RW:0:32:=0x0a120036
#define               DENALI_PHY_76_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_2:RW+:0:32:=0x00004040
#define               DENALI_PHY_77_DATA 0x01041041 // DEN_PHY_IE_TIMING_REG_F1_2:RW:0:32:=0x01041041
#define               DENALI_PHY_78_DATA 0x00000000 // DEN_PHY_OBS_REG_0_2:RD:0:32:=0x00000000
#define               DENALI_PHY_79_DATA 0x00000000 // PHY_DLL_OBS_REG_0_2:RD:0:32:=0x00000000
#define               DENALI_PHY_80_DATA 0x00000000 // PHY_DLL_OBS_REG_1_2:RD:0:32:=0x00000000
#define               DENALI_PHY_81_DATA 0x00000000 // PHY_DLL_OBS_REG_2_2:RD:0:32:=0x00000000
#define               DENALI_PHY_82_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_2:WR:0:32:=0x00000000
#define               DENALI_PHY_83_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_2:RW:0:32:=0x0000818a
#define               DENALI_PHY_84_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_2:RW:0:32:=0x0000818a
#define               DENALI_PHY_85_DATA 0x00000000 // PHY_GTLVL_OBS_REG_2:RD:0:32:=0x00000000
#define               DENALI_PHY_86_DATA 0x00000000 // PHY_RDLVL_OBS_REG_2:RD:0:32:=0x00000000
#define               DENALI_PHY_87_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_2:RW:0:32:=0x4240f000
#define               DENALI_PHY_88_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_2:RW:0:32:=0x4240f000
#define               DENALI_PHY_89_DATA 0x00000000 // PHY_WRLVL_OBS_REG_2:RD:0:32:=0x00000000
#define               DENALI_PHY_90_DATA 0x00000000 //
#define               DENALI_PHY_91_DATA 0x00000000 //
#define               DENALI_PHY_92_DATA 0x00000000 //
#define               DENALI_PHY_93_DATA 0x00000000 //
#define               DENALI_PHY_94_DATA 0x00000000 //
#define               DENALI_PHY_95_DATA 0x00000000 //
#define               DENALI_PHY_96_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_3:RW:0:32:=0x04120412
#define               DENALI_PHY_97_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_3:RW:0:32:=0x04140414
#define               DENALI_PHY_98_DATA 0x80110092 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_3:RW:0:32:=0x80110092
#define               DENALI_PHY_99_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_3:RW:0:32:=0x00000066
//mod
#define              DENALI_PHY_100_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_3:RW:0:32:=0x0e12001b
#define              DENALI_PHY_101_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_3:RW+:0:32:=0x00004040
#define              DENALI_PHY_102_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_3:RW:0:32:=0x01041045
#define              DENALI_PHY_103_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_3:RW:0:32:=0x04120412
#define              DENALI_PHY_104_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_3:RW:0:32:=0x04140414
#define              DENALI_PHY_105_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_3:RW:0:32:=0x80090091
#define              DENALI_PHY_106_DATA 0x00000044 // DEN_PHY_READ_CTRL_REG_F1_3:RW:0:32:=0x00000044
//mod
#define              DENALI_PHY_107_DATA 0x0a510036 // PHY_DLL_MASTER_CTRL_REG_F1_3:RW:0:32:=0x0a120036
#define              DENALI_PHY_108_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_3:RW+:0:32:=0x00004040
#define              DENALI_PHY_109_DATA 0x01041041 // DEN_PHY_IE_TIMING_REG_F1_3:RW:0:32:=0x01041041
#define              DENALI_PHY_110_DATA 0x00000000 // DEN_PHY_OBS_REG_0_3:RD:0:32:=0x00000000
#define              DENALI_PHY_111_DATA 0x00000000 // PHY_DLL_OBS_REG_0_3:RD:0:32:=0x00000000
#define              DENALI_PHY_112_DATA 0x00000000 // PHY_DLL_OBS_REG_1_3:RD:0:32:=0x00000000
#define              DENALI_PHY_113_DATA 0x00000000 // PHY_DLL_OBS_REG_2_3:RD:0:32:=0x00000000
#define              DENALI_PHY_114_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_3:WR:0:32:=0x00000000
#define              DENALI_PHY_115_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_3:RW:0:32:=0x0000818a
#define              DENALI_PHY_116_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_3:RW:0:32:=0x0000818a
#define              DENALI_PHY_117_DATA 0x00000000 // PHY_GTLVL_OBS_REG_3:RD:0:32:=0x00000000
#define              DENALI_PHY_118_DATA 0x00000000 // PHY_RDLVL_OBS_REG_3:RD:0:32:=0x00000000
#define              DENALI_PHY_119_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_3:RW:0:32:=0x4240f000
#define              DENALI_PHY_120_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_3:RW:0:32:=0x4240f000
#define              DENALI_PHY_121_DATA 0x00000000 // PHY_WRLVL_OBS_REG_3:RD:0:32:=0x00000000
#define              DENALI_PHY_122_DATA 0x00000000 //
#define              DENALI_PHY_123_DATA 0x00000000 //
#define              DENALI_PHY_124_DATA 0x00000000 //
#define              DENALI_PHY_125_DATA 0x00000000 //
#define              DENALI_PHY_126_DATA 0x00000000 //
#define              DENALI_PHY_127_DATA 0x00000000 //
#define              DENALI_PHY_128_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_4:RW:0:32:=0x04120412
#define              DENALI_PHY_129_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_4:RW:0:32:=0x04140414
#define              DENALI_PHY_130_DATA 0x80110092 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_4:RW:0:32:=0x80110092
#define              DENALI_PHY_131_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_4:RW:0:32:=0x00000066
//mod
#define              DENALI_PHY_132_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_4:RW:0:32:=0x0e12001b
#define              DENALI_PHY_133_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_4:RW+:0:32:=0x00004040
#define              DENALI_PHY_134_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_4:RW:0:32:=0x01041045
#define              DENALI_PHY_135_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_4:RW:0:32:=0x04120412
#define              DENALI_PHY_136_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_4:RW:0:32:=0x04140414
#define              DENALI_PHY_137_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_4:RW:0:32:=0x80090091
#define              DENALI_PHY_138_DATA 0x00000044 // DEN_PHY_READ_CTRL_REG_F1_4:RW:0:32:=0x00000044
//mod
#define              DENALI_PHY_139_DATA 0x0a510036 // PHY_DLL_MASTER_CTRL_REG_F1_4:RW:0:32:=0x0a120036
#define              DENALI_PHY_140_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_4:RW+:0:32:=0x00004040
#define              DENALI_PHY_141_DATA 0x01041041 // DEN_PHY_IE_TIMING_REG_F1_4:RW:0:32:=0x01041041
#define              DENALI_PHY_142_DATA 0x00000000 // DEN_PHY_OBS_REG_0_4:RD:0:32:=0x00000000
#define              DENALI_PHY_143_DATA 0x00000000 // PHY_DLL_OBS_REG_0_4:RD:0:32:=0x00000000
#define              DENALI_PHY_144_DATA 0x00000000 // PHY_DLL_OBS_REG_1_4:RD:0:32:=0x00000000
#define              DENALI_PHY_145_DATA 0x00000000 // PHY_DLL_OBS_REG_2_4:RD:0:32:=0x00000000
#define              DENALI_PHY_146_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_4:WR:0:32:=0x00000000
#define              DENALI_PHY_147_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_4:RW:0:32:=0x0000818a
#define              DENALI_PHY_148_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_4:RW:0:32:=0x0000818a
#define              DENALI_PHY_149_DATA 0x00000000 // PHY_GTLVL_OBS_REG_4:RD:0:32:=0x00000000
#define              DENALI_PHY_150_DATA 0x00000000 // PHY_RDLVL_OBS_REG_4:RD:0:32:=0x00000000
#define              DENALI_PHY_151_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_4:RW:0:32:=0x4240f000
#define              DENALI_PHY_152_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_4:RW:0:32:=0x4240f000
#define              DENALI_PHY_153_DATA 0x00000000 // PHY_WRLVL_OBS_REG_4:RD:0:32:=0x00000000
#define              DENALI_PHY_154_DATA 0x00000000 //
#define              DENALI_PHY_155_DATA 0x00000000 //
#define              DENALI_PHY_156_DATA 0x00000000 //
#define              DENALI_PHY_157_DATA 0x00000000 //
#define              DENALI_PHY_158_DATA 0x00000000 //
#define              DENALI_PHY_159_DATA 0x00000000 //
#define              DENALI_PHY_160_DATA 0x00000000 // PHY_FREQ_SEL:RW:0:1:=0x00
#define              DENALI_PHY_161_DATA 0x00056928 // DEN_PHY_CTRL_REG_F0:RW:0:32:=0x00056928
#define              DENALI_PHY_162_DATA 0x00064320 // DEN_PHY_DESKEW_CTRL_REG_F0:RW:0:32:=0x00064322
#define              DENALI_PHY_163_DATA 0x00016926 // DEN_PHY_CTRL_REG_F1:RW:0:32:=0x00016926
#define              DENALI_PHY_164_DATA 0x00064520 // DEN_PHY_DESKEW_CTRL_REG_F1:RW:0:32:=0x00064522
//mod 
#define              DENALI_PHY_165_DATA 0x00000001 // DEN_PHY_DESKEW_BYPASS_REG:RW+:0:32:=0x00000000
#define              DENALI_PHY_166_DATA 0x00000000 // DEN_PHY_CALVL_DEBUG_STEP_REG:WR:16:1:=0x00 DEN_PHY_DESKEW_OBS_REG:RD:0:16:=0x0000
#define              DENALI_PHY_167_DATA 0x02401338 // DEN_PHY_CALVL_CTRL_REG:RW:0:32:=0x02401338
#define              DENALI_PHY_168_DATA 0x00000000 // DEN_PHY_CALVL_OBS_REG:RD:0:32:=0x00000000
#define              DENALI_PHY_169_DATA 0x00000000 // DEN_PHY_LP_WAKEUP_REG:RW:0:32:=0x00000000
//mod
//#define              DENALI_PHY_170_DATA 0x04310C43 // DEN_PHY_PAD_TSEL_REG:RW:0:32:=0x04310C43
#define              DENALI_PHY_170_DATA 0x39ce739c // DEN_PHY_PAD_TSEL_REG:RW:0:32:=0x39ce739c	40ohm, ODT disable
#define              DENALI_PHY_171_DATA 0x00ee00ee // PHY_PAD_DRIVE_REG_0:RW:0:32:=0x20110011
#define              DENALI_PHY_172_DATA 0x00ee00ff // PHY_PAD_DRIVE_REG_1:RW_D+:0:32:=0x20110011
#define              DENALI_PHY_173_DATA 0x00ee00ee // PHY_PAD_DRIVE_REG_2:RW:0:32:=0x20110011
#define              DENALI_PHY_174_DATA 0x01010100 // PHY_PAD_TERM_REG_0:RW+:0:32:=0x01010100
//mod disable periodic calibrarion
#define              DENALI_PHY_175_DATA 0x00050820 // PHY_PAD_CAL_CTRL_REG_0:RW:0:32:=0x80050820
#define              DENALI_PHY_176_DATA 0x00000000 // PHY_PAD_CAL_OBS_REG_0:RD:0:32:=0x00000000
//mod vref
#define              DENALI_PHY_177_DATA 0x0000010f // PHY_PAD_ATB_CTRL_REG_AC:RW:16:16:=0x0000 PHY_PAD_VREF_CTRL_REG_AC:RW:0:10:=0x0100
#define              DENALI_PHY_178_DATA 0x00002710 // PHY_CDN_CAL_INTERVAL_REG_AC_0:RW:0:32:=0x00002710
#define              DENALI_PHY_179_DATA 0x00000000 // PHY_CDN_CAL_INTERVAL_REG_AC_1:RW:0:18:=0x000000


#else /*Default jedec_lpddr3_4gb_x32_1333*/


// ********************************************************************
// Option: IP    : IP Mode                       = CTL
// Option: BL    : Burst Length                  = 8
// Option: CL    : CAS Latency                   = 8,8
// Option: MHZ   : Simulation MHz                = 533,533
// Option: AP    : Auto Precharge Mode     (0/1) = 1
// Option: DLLBP : DLL Bypass Mode         (0/1) = 0
// Option: HALF  : Half-Memory Support     (0/1) = 0
// Option: RDIMM : Registered Dimm Support (0/1) = 0
// Option: AL    : Additive Latency              = 0
// Option: RSV3  : Reserved                  (0) = 0
// Option: TCK   : Simulation period in ns       = 
// Option: SOMA  : Memory-SOMA file(s)           = ./ddr_spec/jedec_lpddr3_4gb_x32_1333.xml
// ********************************************************************
// Memory: ./ddr_spec/jedec_lpddr3_4gb_x32_1333.xml
// ********************************************************************

#define DENALI_CTL_00_DATA 0x00000700 // VERSION:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x07 START:RW:0:1:=0x00
#define DENALI_CTL_01_DATA 0x00000000 // READ_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:2:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
#define DENALI_CTL_02_DATA 0x00000000 // ASYNC_CDC_STAGES:RD:24:8:=0x00 WRITE_DATA_FIFO_PTR_WIDTH:RD:16:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:8:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
#define DENALI_CTL_03_DATA 0x00000000 // AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_WRFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI0_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define DENALI_CTL_04_DATA 0x00000036 // TINIT_F0:RW:0:24:=0x000036
#define DENALI_CTL_05_DATA 0x0001a072 // TINIT3_F0:RW:0:24:=0x1A072
#define DENALI_CTL_06_DATA 0x00000216 // TINIT4_F0:RW:0:24:=0x216
#define DENALI_CTL_07_DATA 0x00001507 // TINIT5_F0:RW:0:24:=0x1507

#define DENALI_CTL_08_DATA 0x00000036 // TINIT_F1:RW:0:24:=0x000036
#define DENALI_CTL_09_DATA 0x0001a068 // TINIT3_F1:RW:0:24:=0x0001a068
#define DENALI_CTL_10_DATA 0x00000215 // TINIT4_F1:RW:0:24:=0x00000215
#define DENALI_CTL_11_DATA 0x010014d2  // NO_AUTO_MRR_INIT:RW:24:1:=0x01 TINIT5_F1:RW:0:24:=0x010014d2

#define DENALI_CTL_12_DATA 0x0000006b // TRST_PWRON:RW:0:32:=0x0000006b
#define DENALI_CTL_13_DATA 0x0000010a // CKE_INACTIVE:RW:0:32:=0x0000010a
#define DENALI_CTL_14_DATA 0x04100000 // WRLAT_F0:RW:24:5:=0x04 CASLAT_LIN_F0:RW:16:6:=0x10 TDLL:RW:0:16:=0x0000
#define DENALI_CTL_15_DATA 0x00041000 // ADDITIVE_LAT_F1:RW:24:5:=0x00 WRLAT_F1:RW:16:5:=0x04 CASLAT_LIN_F1:RW:8:6:=0x10 ADDITIVE_LAT_F0:RW:0:5:=0x00
#define DENALI_CTL_16_DATA 0x22060404 // TRC_F0:RW:24:8:=0x22 TRRD_F0:RW:16:8:=0x06 TCCD:RW:8:5:=0x04 TBST_INT_INTERVAL:RW:0:3:=0x04
#define DENALI_CTL_17_DATA 0x1b0a0417 // TFAW_F0:RW:24:6:=0x1b TRP_F0:RW:16:5:=0x0a TWTR_F0:RW:8:6:=0x04 TRAS_MIN_F0:RW:0:8:=0x17
#define DENALI_CTL_18_DATA 0x04172206 // TWTR_F1:RW:24:6:=0x04 TRAS_MIN_F1:RW:16:8:=0x17 TRC_F1:RW:8:8:=0x22 TRRD_F1:RW:0:8:=0x06
#define DENALI_CTL_19_DATA 0x0a041b0a // TMRD_F0:RW:24:5:=0x0a TRTP_F0:RW:16:4:=0x04 TFAW_F1:RW:8:6:=0x1b TRP_F1:RW:0:5:=0x0a
#define DENALI_CTL_20_DATA 0x0091720a // TRAS_MAX_F0:RW:8:17:=0x009172 TMOD_F0:RW:0:8:=0x0a
#define DENALI_CTL_21_DATA 0x0a040804 // TMRD_F1:RW:24:5:=0x0a TRTP_F1:RW:16:4:=0x04 TCKESR_F0:RW:8:8:=0x08 TCKE_F0:RW:0:4:=0x04
#define DENALI_CTL_22_DATA 0x0091720a // TRAS_MAX_F1:RW:8:17:=0x009172 TMOD_F1:RW:0:8:=0x0a
#define DENALI_CTL_23_DATA 0x0a000804 // TRCD_F0:RW:24:8:=0x0a WRITEINTERP:RW:16:1:=0x00 TCKESR_F1:RW:8:8:=0x08 TCKE_F1:RW:0:4:=0x04
#define DENALI_CTL_24_DATA 0x04080a08 // TMRR:RW:24:4:=0x04 TWR_F1:RW:16:6:=0x08 TRCD_F1:RW:8:8:=0x0a TWR_F0:RW:0:6:=0x08
#define DENALI_CTL_25_DATA 0x0a140a0a // TCAEXT:RW:24:5:=0x0a TCAMRD:RW:16:6:=0x14 TCAENT:RW:8:5:=0x0a TCACKEL:RW:0:5:=0x0a
#define DENALI_CTL_26_DATA 0x0102020a // AP:RW:24:1:=0x01 TMRZ_F1:RW:16:5:=0x02 TMRZ_F0:RW:8:5:=0x02 TCACKEH:RW:0:5:=0x0a
#define DENALI_CTL_27_DATA 0x12120101 // TDAL_F1:RW:24:6:=0x12 TDAL_F0:RW:16:6:=0x12 TRAS_LOCKOUT:RW:8:1:=0x01 CONCURRENTAP:RW:0:1:=0x01
#define DENALI_CTL_28_DATA 0x000c0c03 // REG_DIMM_ENABLE:RW:24:1:=0x00 TRP_AB_F1:RW:16:5:=0x0c TRP_AB_F0:RW:8:5:=0x0c BSTLEN:RW_D:0:3:=0x03
#define DENALI_CTL_29_DATA 0x01000000 // TREF_ENABLE:RW:24:1:=0x01 RESERVED:RW:16:1:=0x00 AREFRESH:WR:8:1:=0x00 ADDRESS_MIRRORING:RW:0:2:=0x00
#define DENALI_CTL_30_DATA 0x08120046 // TREF_F0:RW:16:16:=0x0812 TRFC_F0:RW:0:10:=0x0046
#define DENALI_CTL_31_DATA 0x08120046 // TREF_F1:RW:16:16:=0x0812 TRFC_F1:RW:0:10:=0x0046
#define DENALI_CTL_32_DATA 0x00000005 // TREF_INTERVAL:RW:0:16:=0x0005
#define DENALI_CTL_33_DATA 0x00040004 // TPDEX_F1:RW:16:16:=0x0004 TPDEX_F0:RW:0:16:=0x0004
#define DENALI_CTL_34_DATA 0x000d000d // TXPDLL_F1:RW:16:16:=0x000d TXPDLL_F0:RW:0:16:=0x000d
#define DENALI_CTL_35_DATA 0x004b0a0a // TXSR_F0:RW:16:16:=0x004b TMRRI_F1:RW:8:8:=0x0a TMRRI_F0:RW:0:8:=0x0a
#define DENALI_CTL_36_DATA 0x004b004b // TXSR_F1:RW:16:16:=0x004b TXSNR_F0:RW:0:16:=0x004b
#define DENALI_CTL_37_DATA 0x0000004b // SREFRESH_EXIT_NO_REFRESH:RW:24:1:=0x00 PWRUP_SREFRESH_EXIT:RW:16:1:=0x00 TXSNR_F1:RW:0:16:=0x004b
#define DENALI_CTL_38_DATA 0x02000001 // CKSRE_F0:RW:24:8:=0x02 LOWPOWER_REFRESH_ENABLE:RW:16:2:=0x00 CKE_DELAY:RW:8:3:=0x00 ENABLE_QUICK_SREFRESH:RW:0:1:=0x01
#define DENALI_CTL_39_DATA 0x00020202 // LP_CMD:WR:24:8:=0x00 CKSRX_F1:RW:16:8:=0x02 CKSRE_F1:RW:8:8:=0x02 CKSRX_F0:RW:0:8:=0x02
#define DENALI_CTL_40_DATA 0x04030500 // LPI_TIMER_WAKEUP_F0:RW:24:4:=0x04 LPI_SR_MCCLK_GATE_WAKEUP_F0:RW:16:4:=0x03 LPI_SR_WAKEUP_F0:RW:8:4:=0x05 LPI_PD_WAKEUP_F0:RW:0:4:=0x00
#define DENALI_CTL_41_DATA 0x04030500 // LPI_TIMER_WAKEUP_F1:RW:24:4:=0x04 LPI_SR_MCCLK_GATE_WAKEUP_F1:RW:16:4:=0x03 LPI_SR_WAKEUP_F1:RW:8:4:=0x05 LPI_PD_WAKEUP_F1:RW:0:4:=0x00
#define DENALI_CTL_42_DATA 0x0000031f // LPI_TIMER_COUNT:RW:8:12:=0x0003 LPI_WAKEUP_EN:RW:0:5:=0x1f
#define DENALI_CTL_43_DATA 0x00070004 // LP_STATE:RD:24:6:=0x00 TDFI_LP_RESP:RW:16:3:=0x07 LPI_WAKEUP_TIMEOUT:RW:0:12:=0x0004
#define DENALI_CTL_44_DATA 0x00000000 // LP_AUTO_MEM_GATE_EN:RW:24:2:=0x00 LP_AUTO_EXIT_EN:RW:16:3:=0x00 LP_AUTO_ENTRY_EN:RW:8:3:=0x00 LP_ARB_STATE:RD:0:4:=0x00
#define DENALI_CTL_45_DATA 0x00000000 // LP_AUTO_SR_MC_GATE_IDLE:RW:24:8:=0x00 LP_AUTO_SR_IDLE:RW:16:8:=0x00 LP_AUTO_PD_IDLE:RW:0:12:=0x0000
#define DENALI_CTL_46_DATA 0x10000100 // TDFI_INIT_START_F0:RW:24:8:=0x10 FREQ_CHANGE_DLL_OFF:RW:16:2:=0x00 FREQ_CHANGE_ENABLE:RW:8:1:=0x01 RESERVED:RW:0:7:=0x00
#define DENALI_CTL_47_DATA 0x00100400 // TDFI_INIT_START_F1:RW:16:8:=0x10 TDFI_INIT_COMPLETE_F0:RW:0:16:=0x0400
#define DENALI_CTL_48_DATA 0x01000400 // DFS_PHY_REG_WRITE_EN:RW:24:1:=0x01 CURRENT_REG_COPY:RD:16:1:=0x00 TDFI_INIT_COMPLETE_F1:RW:0:16:=0x0400
#define DENALI_CTL_49_DATA 0x000001a0 // DFS_PHY_REG_WRITE_ADDR:RW:0:32:=0x000001a0
#define DENALI_CTL_50_DATA 0x00000000 // DFS_PHY_REG_WRITE_DATA_F0:RW:0:32:=0x00000000
#define DENALI_CTL_51_DATA 0x00000001 // DFS_PHY_REG_WRITE_DATA_F1:RW:0:32:=0x00000001
#define DENALI_CTL_52_DATA 0x00000000 // DFS_PHY_REG_WRITE_MASK:RW:0:4:=0x00
#define DENALI_CTL_53_DATA 0x00000000 // WRITE_MODEREG:RW+:0:26:=0x00000000
#define DENALI_CTL_54_DATA 0x00000000 // READ_MODEREG:RW+:8:17:=0x000000 MRW_STATUS:RD:0:8:=0x00
#define DENALI_CTL_55_DATA 0x00000000 // PERIPHERAL_MRR_DATA:RD:0:40:=0x00000000
#define DENALI_CTL_56_DATA 0x00000000 // AUTO_TEMPCHK_VAL_0:RD:8:16:=0x0000 PERIPHERAL_MRR_DATA:RD:0:40:=0x00
#define DENALI_CTL_57_DATA 0x00000000 // REFRESH_PER_AUTO_TEMPCHK:RW:16:16:=0x0002 AUTO_TEMPCHK_VAL_1:RD:0:16:=0x0000
#define DENALI_CTL_58_DATA 0x00c30000 // MR1_DATA_F0_0:RW:16:16:=0x00c3 MR0_DATA_F0_0:RW:0:16:=0x0000
#define DENALI_CTL_59_DATA 0x00000006 // MR0_DATA_F1_0:RW:16:16:=0x0000 MR2_DATA_F0_0:RW:0:16:=0x0006
#define DENALI_CTL_60_DATA 0x000600c3 // MR2_DATA_F1_0:RW:16:16:=0x0006 MR1_DATA_F1_0:RW:0:16:=0x00c3
#define DENALI_CTL_61_DATA 0x00010000 // MR3_DATA_F0_0:RW:16:16:=0x0001 MRSINGLE_DATA_0:RW:0:16:=0x0000
#define DENALI_CTL_62_DATA 0x07000001 // MR11_DATA_0:RW:24:8:=0x07 MR8_DATA_0:RD:16:8:=0x00 MR3_DATA_F1_0:RW:0:16:=0x0001
#define DENALI_CTL_63_DATA 0x00000000 // MR0_DATA_F0_1:RW:16:16:=0x0000 MR17_DATA_0:RW:8:8:=0x00 MR16_DATA_0:RW:0:8:=0x00
#define DENALI_CTL_64_DATA 0x000600c3 // MR2_DATA_F0_1:RW:16:16:=0x0006 MR1_DATA_F0_1:RW:0:16:=0x00c3
#define DENALI_CTL_65_DATA 0x00c30000 // MR1_DATA_F1_1:RW:16:16:=0x00c3 MR0_DATA_F1_1:RW:0:16:=0x0000
#define DENALI_CTL_66_DATA 0x00000006 // MRSINGLE_DATA_1:RW:16:16:=0x0000 MR2_DATA_F1_1:RW:0:16:=0x0006
#define DENALI_CTL_67_DATA 0x00010001 // MR3_DATA_F1_1:RW:16:16:=0x0001 MR3_DATA_F0_1:RW:0:16:=0x0001
#define DENALI_CTL_68_DATA 0x00000700 // MR17_DATA_1:RW:24:8:=0x00 MR16_DATA_1:RW:16:8:=0x00 MR11_DATA_1:RW:8:8:=0x07 MR8_DATA_1:RD:0:8:=0x00
#define DENALI_CTL_69_DATA 0x00000000 // ADDR_SPACE:RW:24:6:=0x00 BIST_RESULT:RD:16:2:=0x00 BIST_GO:WR:8:1:=0x00 RL3_SUPPORT_EN:RD:0:2:=0x00
#define DENALI_CTL_70_DATA 0x00000101 // BIST_ADDR_CHECK:RW:8:1:=0x01 BIST_DATA_CHECK:RW:0:1:=0x01
#define DENALI_CTL_71_DATA 0x00000000 // BIST_START_ADDRESS:RW:0:33:=0x00000000
#define DENALI_CTL_72_DATA 0x00000000 // BIST_START_ADDRESS:RW:0:33:=0x00
#define DENALI_CTL_73_DATA 0x00000000 // BIST_DATA_MASK:RW:0:64:=0x00000000
#define DENALI_CTL_74_DATA 0x00000000 // BIST_DATA_MASK:RW:0:64:=0x00000000
#define DENALI_CTL_75_DATA 0x00021600    // ZQINIT_F0:RW_D:8:12:=0x00021600 LONG_COUNT_MASK:RW:0:5:=0x00

#define DENALI_CTL_76_DATA 0x003000c0 // ZQCS_F0:RW:16:12:=0x0030 ZQCL_F0:RW:0:12:=0x00c0
#define DENALI_CTL_77_DATA 0x00c00215   // ZQCL_F1:RW:16:12:=0x00c0 ZQINIT_F1:RW_D:0:12:=0x0215

#define DENALI_CTL_78_DATA 0x00000030 // ZQ_ON_SREF_EXIT:RW:24:4:=0x02 ZQ_REQ:WR:16:4:=0x00 ZQCS_F1:RW:0:12:=0x0030
#define DENALI_CTL_79_DATA 0x00000040 // ZQ_INTERVAL:RW:0:32:=0x00000040
#define DENALI_CTL_80_DATA 0x00001b00 // ZQRESET_F0:RW:8:12:=0x001b ZQ_IN_PROGRESS:RD:0:1:=0x00
#define DENALI_CTL_81_DATA 0x0100001b // ZQCS_ROTATE:RW:24:1:=0x01 NO_ZQ_INIT:RW:16:1:=0x00 ZQRESET_F1:RW:0:12:=0x001b
#define DENALI_CTL_82_DATA 0x0a010200 // APREBIT:RW_D:24:4:=0x0a COL_DIFF:RW:16:4:=0x01 ROW_DIFF:RW:8:3:=0x02 BANK_DIFF:RW:0:2:=0x00
#define DENALI_CTL_83_DATA 0x01010180 // ADDR_COLLISION_MPM_DIS:RW:24:1:=0x01 ADDR_CMP_EN:RW:16:1:=0x01 COMMAND_AGE_COUNT:RW:8:8:=0xff AGE_COUNT:RW:0:8:=0xff
#define DENALI_CTL_84_DATA 0x01010101 // RW_SAME_EN:RW:24:1:=0x01 PRIORITY_EN:RW:16:1:=0x01 PLACEMENT_EN:RW:8:1:=0x01 BANK_SPLIT_EN:RW:0:1:=0x01
#define DENALI_CTL_85_DATA 0x01010101 // DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:24:2:=0x01 W2R_SPLIT_EN:RW:16:1:=0x01 CS_SAME_EN:RW:8:1:=0x01 RW_SAME_PAGE_EN:RW:0:1:=0x01
#define DENALI_CTL_86_DATA 0x0000010b // INHIBIT_DRAM_CMD:RW:24:2:=0x00 DISABLE_RD_INTERLEAVE:RW:16:1:=0x00 SWAP_EN:RW:8:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:0:4:=0x0b

/*2 CS signal for 1 chanel*/
#if defined(CONFIG_DDR_2CS_SIGNAL)
#define DENALI_CTL_87_DATA 0x00000c03 // LPDDR2_S4:RW:24:1:=0x00 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c CS_MAP:RW:0:2:=0x03
#else /*1 CS signal for 1 chanel*/
#define DENALI_CTL_87_DATA 0x00000c01 // LPDDR2_S4:RW:24:1:=0x00 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c CS_MAP:RW:0:2:=0x03
#endif

#define DENALI_CTL_88_DATA 0x00000000 // IN_ORDER_ACCEPT:RW:24:1:=0x00 Q_FULLNESS:RW:16:4:=0x00 MEMDATA_RATIO_1:RW:8:3:=0x00 MEMDATA_RATIO_0:RW:0:3:=0x00
#define DENALI_CTL_89_DATA 0x00010000 // DFI_ERROR:RD:24:5:=0x00 CTRLUPD_REQ_PER_AREF_EN:RW:16:1:=0x01 CTRLUPD_REQ:WR:8:1:=0x00 CONTROLLER_BUSY:RD:0:1:=0x00
#define DENALI_CTL_90_DATA 0x00000000 // DFI_ERROR_INFO:RD:0:20:=0x000000
#define DENALI_CTL_91_DATA 0x00000000 // INT_STATUS:RD:0:29:=0x00000000
#define DENALI_CTL_92_DATA 0x00000000 // INT_ACK:WR:0:28:=0x00000000
#define DENALI_CTL_93_DATA 0x00000000 // INT_MASK:RW:0:29:=0x00000000
#define DENALI_CTL_94_DATA 0x00000000 // OUT_OF_RANGE_ADDR:RD:0:33:=0x00000000
#define DENALI_CTL_95_DATA 0x00000000 // OUT_OF_RANGE_TYPE:RD:16:6:=0x00 OUT_OF_RANGE_LENGTH:RD:8:8:=0x00 OUT_OF_RANGE_ADDR:RD:0:33:=0x00
#define DENALI_CTL_96_DATA 0x00000000 // OUT_OF_RANGE_SOURCE_ID:RD:0:20:=0x000000
#define DENALI_CTL_97_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define DENALI_CTL_98_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define DENALI_CTL_99_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define DENALI_CTL_100_DATA 0x00000000 // BIST_EXP_DATA:RD:0:128:=0x00000000
#define DENALI_CTL_101_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define DENALI_CTL_102_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define DENALI_CTL_103_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define DENALI_CTL_104_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:128:=0x00000000
#define DENALI_CTL_105_DATA 0x00000000 // BIST_FAIL_ADDR:RD:0:33:=0x00000000
#define DENALI_CTL_106_DATA 0x00000000 // BIST_FAIL_ADDR:RD:0:33:=0x00
#define DENALI_CTL_107_DATA 0x00000000 // PORT_CMD_ERROR_ADDR:RD:0:33:=0x00000000
#define DENALI_CTL_108_DATA 0x00000000 // PORT_CMD_ERROR_ID:RD:8:20:=0x000000 PORT_CMD_ERROR_ADDR:RD:0:33:=0x00
#define DENALI_CTL_109_DATA 0x02010100 // ODT_RD_MAP_CS1:RW:24:2:=0x02 ODT_WR_MAP_CS0:RW:16:2:=0x01 ODT_RD_MAP_CS0:RW:8:2:=0x01 PORT_CMD_ERROR_TYPE:RD:0:2:=0x00
#define DENALI_CTL_110_DATA 0x07020202 // TODTH_WR:RW:24:4:=0x07 TODTL_2CMD_F1:RW:16:5:=0x02 TODTL_2CMD_F0:RW:8:5:=0x02 ODT_WR_MAP_CS1:RW:0:2:=0x02
#define DENALI_CTL_111_DATA 0x02010007 // TODTOFF_MAX:RW:24:8:=0x02 EN_ODT_ASSERT_EXCEPT_RD:RW:16:1:=0x01 ODT_EN:RW:8:1:=0x01 TODTH_RD:RW:0:4:=0x07
#define DENALI_CTL_112_DATA 0x00070702 // ADD_ODT_CLK_R2W_SAMECS:RW:24:4:=0x00 RD_TO_ODTH_F1:RW:16:5:=0x07 RD_TO_ODTH_F0:RW:8:5:=0x07 RESERVED:RW:0:5:=0x02
#define DENALI_CTL_113_DATA 0x02000200 // R2R_DIFFCS_DLY_F0:RW_D:24:3:=0x02 ADD_ODT_CLK_SAMETYPE_DIFFCS:RW:16:4:=0x00 ADD_ODT_CLK_DIFFTYPE_DIFFCS:RW:8:6:=0x02 ADD_ODT_CLK_W2R_SAMECS:RW:0:4:=0x00
#define DENALI_CTL_114_DATA 0x01010202 // W2R_DIFFCS_DLY_F1:RW_D:24:3:=0x01 W2R_DIFFCS_DLY_F0:RW_D:16:3:=0x01 R2W_DIFFCS_DLY:RW_D:8:3:=0x02 R2R_DIFFCS_DLY_F1:RW_D:0:3:=0x02
#define DENALI_CTL_115_DATA 0x00020001 // W2R_SAMECS_DLY:RW:24:3:=0x00 R2W_SAMECS_DLY:RW_D:16:3:=0x02 R2R_SAMECS_DLY:RW:8:3:=0x00 W2W_DIFFCS_DLY:RW_D:0:3:=0x01
#define DENALI_CTL_116_DATA 0x03020300 // TDQSCK_MAX_F1:RW:24:4:=0x03 TDQSCK_MIN_F0:RW:16:2:=0x02 TDQSCK_MAX_F0:RW:8:4:=0x03 W2W_SAMECS_DLY:RW:0:3:=0x00
#define DENALI_CTL_117_DATA 0x00000002 // SWLVL_START:WR:24:1:=0x00 SWLVL_LOAD:WR:16:1:=0x00 SW_LEVELING_MODE:RW:8:2:=0x00 TDQSCK_MIN_F1:RW:0:2:=0x02
#define DENALI_CTL_118_DATA 0x00000000 // SWLVL_RESP_1:RD:24:1:=0x00 SWLVL_RESP_0:RD:16:1:=0x00 SWLVL_OP_DONE:RD:8:1:=0x00 SWLVL_EXIT:WR:0:1:=0x00
#define DENALI_CTL_119_DATA 0x00000000 // WRLVL_CS:RW:24:1:=0x00 WRLVL_REQ:WR:16:1:=0x00 SWLVL_RESP_3:RD:8:1:=0x00 SWLVL_RESP_2:RD:0:1:=0x00
#define DENALI_CTL_120_DATA 0x0000280d // WRLVL_EN:RW:16:1:=0x00 WLMRD:RW:8:6:=0x28 WLDQSEN:RW:0:6:=0x0d
#define DENALI_CTL_121_DATA 0x00010000 // WRLVL_PERIODIC:RW:24:1:=0x00 DFI_PHY_WRLVL_MODE:RW:16:1:=0x01 WRLVL_INTERVAL:RW:0:16:=0x0000
#define DENALI_CTL_122_DATA 0x00010000 // WRLVL_ROTATE:RW:24:1:=0x00 WRLVL_AREF_EN:RW:16:1:=0x01 WRLVL_RESP_MASK:RW:8:4:=0x00 WRLVL_ON_SREF_EXIT:RW:0:1:=0x00
#define DENALI_CTL_123_DATA 0x00000003 // RDLVL_GATE_REQ:WR:24:1:=0x00 RDLVL_REQ:WR:16:1:=0x00 WRLVL_ERROR_STATUS:RD:8:2:=0x00 WRLVL_CS_MAP:RW:0:2:=0x03
#define DENALI_CTL_124_DATA 0x01000000 // DFI_PHY_RDLVL_MODE:RW:24:1:=0x01 RDLVL_GATE_SEQ_EN:RW:16:2:=0x00 RDLVL_SEQ_EN:RW:8:2:=0x00 RDLVL_CS:RW:0:1:=0x00
#define DENALI_CTL_125_DATA 0x00000001 // RDLVL_GATE_PERIODIC:RW:24:1:=0x00 RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 RDLVL_PERIODIC:RW:8:1:=0x00 DFI_PHY_RDLVL_GATE_MODE:RW:0:1:=0x01
#define DENALI_CTL_126_DATA 0x00000100 // RDLVL_ROTATE:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 RDLVL_AREF_EN:RW:8:1:=0x01 RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
#define DENALI_CTL_127_DATA 0x00030300 // CALVL_REQ:WR:24:1:=0x00 RDLVL_GATE_CS_MAP:RW:16:2:=0x03 RDLVL_CS_MAP:RW:8:2:=0x03 RDLVL_GATE_ROTATE:RW:0:1:=0x00
#define DENALI_CTL_128_DATA 0x0556AA00 // CALVL_PAT_0:RW:8:20:=0x0556AA CALVL_CS:RW:0:1:=0x00
#define DENALI_CTL_129_DATA 0x000aa955 // CALVL_BG_PAT_0:RW:0:20:=0x0aa955
#define DENALI_CTL_130_DATA 0x000aa955 // CALVL_PAT_1:RW:0:20:=0x0aa955
#define DENALI_CTL_131_DATA 0x000556aa // CALVL_BG_PAT_1:RW:0:20:=0x0556aa
#define DENALI_CTL_132_DATA 0x000556aa // CALVL_PAT_2:RW:0:20:=0x0556aa
#define DENALI_CTL_133_DATA 0x000aa955 // CALVL_BG_PAT_2:RW:0:20:=0x0aa955
#define DENALI_CTL_134_DATA 0x000aa955 // CALVL_PAT_3:RW:0:20:=0x0aa955
#define DENALI_CTL_135_DATA 0x000556aa // RESERVED:RW:24:1:=0x00 CALVL_BG_PAT_3:RW:0:20:=0x0556aa
#define DENALI_CTL_136_DATA 0x00010300 // CALVL_PERIODIC:RW:24:1:=0x00 DFI_PHY_CALVL_MODE:RW:16:1:=0x01 CALVL_SEQ_EN:RW:8:2:=0x03 RESERVED:RW:0:4:=0x00
#define DENALI_CTL_137_DATA 0x03000100 // CALVL_CS_MAP:RW:24:2:=0x03 CALVL_ROTATE:RW:16:1:=0x00 CALVL_AREF_EN:RW:8:1:=0x01 CALVL_ON_SREF_EXIT:RW:0:1:=0x00
#define DENALI_CTL_138_DATA 0x03080800 // AXI0_FIFO_TYPE_REG:RW:24:2:=0x00 AXI0_W_PRIORITY:RW:16:4:=0x08 AXI0_R_PRIORITY:RW:8:4:=0x08 AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:0:1:=0x00
#define DENALI_CTL_139_DATA 0x00000000 // DLL_RST_DELAY:RW:16:16:=0x0000 MEM_RST_VALID:RD:8:1:=0x00 CKE_STATUS:RD:0:2:=0x00
#define DENALI_CTL_140_DATA 0x18000000 // TDFI_PHY_RDLAT_F0:RW_D:24:6:=0x18 UPDATE_ERROR_STATUS:RD:16:7:=0x00 TDFI_PHY_WRLAT:RD:8:6:=0x00 DLL_RST_ADJ_DLY:RW:0:8:=0x00
#define DENALI_CTL_141_DATA 0x00000018 // TDFI_CTRLUPD_MIN:RD:24:4:=0x00 DRAM_CLK_DISABLE:RW:16:2:=0x00 TDFI_RDDATA_EN:RD:8:6:=0x00 TDFI_PHY_RDLAT_F1:RW_D:0:6:=0x18
#define DENALI_CTL_142_DATA 0x02000040 // TDFI_PHYUPD_TYPE0_F0:RW:16:16:=0x0200 TDFI_CTRLUPD_MAX_F0:RW:0:16:=0x1024
#define DENALI_CTL_143_DATA 0x02000200 // TDFI_PHYUPD_TYPE2_F0:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE1_F0:RW:0:16:=0x0200
#define DENALI_CTL_144_DATA 0x10240200 // TDFI_PHYUPD_RESP_F0:RW:16:16:=0x1024 TDFI_PHYUPD_TYPE3_F0:RW:0:16:=0x0200
#define DENALI_CTL_145_DATA 0x000050b4 // TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x000050b4
#define DENALI_CTL_146_DATA 0x00200403 // TDFI_CTRLUPD_MAX_F1:RW:16:16:=0x1024 WRLAT_ADJ_F0:RW:8:6:=0x04 RDLAT_ADJ_F0:RW:0:6:=0x03
#define DENALI_CTL_147_DATA 0x02000200 // TDFI_PHYUPD_TYPE1_F1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0_F1:RW:0:16:=0x0200
#define DENALI_CTL_148_DATA 0x02000200 // TDFI_PHYUPD_TYPE3_F1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2_F1:RW:0:16:=0x0200
#define DENALI_CTL_149_DATA 0x00001024 // TDFI_PHYUPD_RESP_F1:RW:0:16:=0x1024
#define DENALI_CTL_150_DATA 0x000050b4 // TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x000050b4
#define DENALI_CTL_151_DATA 0x02020403 // TDFI_CTRL_DELAY_F1:RW_D:24:4:=0x02 TDFI_CTRL_DELAY_F0:RW_D:16:4:=0x02 WRLAT_ADJ_F1:RW:8:6:=0x04 RDLAT_ADJ_F1:RW:0:6:=0x03
#define DENALI_CTL_152_DATA 0x000a0301 // TDFI_WRLVL_EN:RW:16:8:=0x0a TDFI_DRAM_CLK_ENABLE:RW:8:4:=0x03 TDFI_DRAM_CLK_DISABLE:RW:0:4:=0x01
#define DENALI_CTL_153_DATA 0x00000019 // TDFI_WRLVL_WW:RW:0:10:=0x0019
#define DENALI_CTL_154_DATA 0x00000000 // TDFI_WRLVL_RESP:RW:0:32:=0x00000000
#define DENALI_CTL_155_DATA 0x00000000 // TDFI_WRLVL_MAX:RW:0:32:=0x00000000
#define DENALI_CTL_156_DATA 0x0000190a // TDFI_RDLVL_RR:RW:8:10:=0x0019 TDFI_RDLVL_EN:RW:0:8:=0x0a
#define DENALI_CTL_157_DATA 0x00000000 // TDFI_RDLVL_RESP:RW:0:32:=0x00000000
#define DENALI_CTL_158_DATA 0x00000000 // RDLVL_GATE_EN:RW:16:1:=0x00 RDLVL_EN:RW:8:1:=0x00 RDLVL_RESP_MASK:RW:0:4:=0x00
#define DENALI_CTL_159_DATA 0x00000000 // TDFI_RDLVL_MAX:RW:0:32:=0x00000000
#define DENALI_CTL_160_DATA 0x00000000 // RDLVL_ERROR_STATUS:RD:0:18:=0x000000
#define DENALI_CTL_161_DATA 0x00000000 // RDLVL_GATE_INTERVAL:RW:16:16:=0x0000 RDLVL_INTERVAL:RW:0:16:=0x0000
#define DENALI_CTL_162_DATA 0x00001203 // TDFI_CALVL_CC_F0:RW:8:10:=0x0012 TDFI_CALVL_EN:RW:0:8:=0x03
#define DENALI_CTL_163_DATA 0x00120008 // TDFI_CALVL_CC_F1:RW:16:10:=0x0012 TDFI_CALVL_CAPTURE_F0:RW:0:10:=0x0008
#define DENALI_CTL_164_DATA 0x00000008 // TDFI_CALVL_CAPTURE_F1:RW:0:10:=0x0008
#define DENALI_CTL_165_DATA 0x00000000 // TDFI_CALVL_RESP:RW:0:32:=0x00000000
#define DENALI_CTL_166_DATA 0x00000000 // TDFI_CALVL_MAX:RW:0:32:=0x00000000
#define DENALI_CTL_167_DATA 0x00000000 // CALVL_ERROR_STATUS:RD:16:2:=0x00 CALVL_EN:RW:8:1:=0x00 CALVL_RESP_MASK:RW:0:1:=0x00
#define DENALI_CTL_168_DATA 0x07010000 // TDFI_RDCSLAT_F0:RW:24:4:=0x07 TDFI_PHY_WRDATA:RW:16:3:=0x01 CALVL_INTERVAL:RW:0:16:=0x0000
#define DENALI_CTL_169_DATA 0x01030703 // EN_1T_TIMING:RW:24:1:=0x01 TDFI_WRCSLAT_F1:RW:16:4:=0x03 TDFI_RDCSLAT_F1:RW:8:4:=0x07 TDFI_WRCSLAT_F0:RW:0:4:=0x03



// ********************************************************************
// Option: IP    : IP Mode                       = PHY
// Option: BL    : Burst Length                  = 8
// Option: CL    : CAS Latency                   = 8,8
// Option: MHZ   : Simulation MHz                = 533,533
// Option: AP    : Auto Precharge Mode     (0/1) = 1
// Option: DLLBP : DLL Bypass Mode         (0/1) = 0
// Option: HALF  : Half-Memory Support     (0/1) = 0
// Option: RDIMM : Registered Dimm Support (0/1) = 0
// Option: AL    : Additive Latency              = 0
// Option: RSV3  : Reserved                  (0) = 0
// Option: TCK   : Simulation period in ns       = 
// Option: SOMA  : Memory-SOMA file(s)           = ./ddr_spec/jedec_lpddr3_4gb_x32_1333.xml
// ********************************************************************
// Memory: ./ddr_spec/jedec_lpddr3_4gb_x32_1333.xml
// ********************************************************************


#define DENALI_PHY_00_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_0:RW:0:32:=0x04120412
#define DENALI_PHY_01_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_0:RW:0:32:=0x04140414
#define DENALI_PHY_02_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_0:RW:0:32:=0x80090091
#define DENALI_PHY_03_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_0:RW:0:32:=0x00000066
#define DENALI_PHY_04_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_0:RW:0:32:=0x0e12001b
#define DENALI_PHY_05_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_0:RW+:0:32:=0x00004040
#define DENALI_PHY_06_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_0:RW:0:32:=0x01041045
#define DENALI_PHY_07_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_0:RW:0:32:=0x04120412
#define DENALI_PHY_08_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_0:RW:0:32:=0x04140414
#define DENALI_PHY_09_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_0:RW:0:32:=0x80090091
#define DENALI_PHY_10_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F1_0:RW:0:32:=0x00000066
#define DENALI_PHY_11_DATA 0x0e12001b // PHY_DLL_MASTER_CTRL_REG_F1_0:RW:0:32:=0x0e12001b
#define DENALI_PHY_12_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_0:RW+:0:32:=0x00004040
#define DENALI_PHY_13_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F1_0:RW:0:32:=0x01041045
#define DENALI_PHY_14_DATA 0x00000000 // DEN_PHY_OBS_REG_0_0:RD:0:32:=0x00000000
#define DENALI_PHY_15_DATA 0x00000000 // PHY_DLL_OBS_REG_0_0:RD:0:32:=0x00000000
#define DENALI_PHY_16_DATA 0x00000000 // PHY_DLL_OBS_REG_1_0:RD:0:32:=0x00000000
#define DENALI_PHY_17_DATA 0x00000000 // PHY_DLL_OBS_REG_2_0:RD:0:32:=0x00000000
#define DENALI_PHY_18_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_0:WR:0:32:=0x00000000
#define DENALI_PHY_19_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_0:RW:0:32:=0x0000818a
#define DENALI_PHY_20_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_0:RW:0:32:=0x0000818a
#define DENALI_PHY_21_DATA 0x00000000 // PHY_GTLVL_OBS_REG_0:RD:0:32:=0x00000000
#define DENALI_PHY_22_DATA 0x00000000 // PHY_RDLVL_OBS_REG_0:RD:0:32:=0x00000000
#define DENALI_PHY_23_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_0:RW:0:32:=0x4240f000
#define DENALI_PHY_24_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_0:RW:0:32:=0x4240f000
#define DENALI_PHY_25_DATA 0x00000000 // PHY_WRLVL_OBS_REG_0:RD:0:32:=0x00000000
#define DENALI_PHY_26_DATA 0x00000000 //
#define DENALI_PHY_27_DATA 0x00000000 //
#define DENALI_PHY_28_DATA 0x00000000 //
#define DENALI_PHY_29_DATA 0x00000000 //
#define DENALI_PHY_30_DATA 0x00000000 //
#define DENALI_PHY_31_DATA 0x00000000 //
#define DENALI_PHY_32_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_1:RW:0:32:=0x04120412
#define DENALI_PHY_33_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_1:RW:0:32:=0x04140414
#define DENALI_PHY_34_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_1:RW:0:32:=0x80090091
#define DENALI_PHY_35_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_1:RW:0:32:=0x00000066
#define DENALI_PHY_36_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_1:RW:0:32:=0x0e12001b
#define DENALI_PHY_37_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_1:RW+:0:32:=0x00004040
#define DENALI_PHY_38_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_1:RW:0:32:=0x01041045
#define DENALI_PHY_39_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_1:RW:0:32:=0x04120412
#define DENALI_PHY_40_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_1:RW:0:32:=0x04140414
#define DENALI_PHY_41_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_1:RW:0:32:=0x80090091
#define DENALI_PHY_42_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F1_1:RW:0:32:=0x00000066
#define DENALI_PHY_43_DATA 0x0e12001b // PHY_DLL_MASTER_CTRL_REG_F1_1:RW:0:32:=0x0e12001b
#define DENALI_PHY_44_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_1:RW+:0:32:=0x00004040
#define DENALI_PHY_45_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F1_1:RW:0:32:=0x01041045
#define DENALI_PHY_46_DATA 0x00000000 // DEN_PHY_OBS_REG_0_1:RD:0:32:=0x00000000
#define DENALI_PHY_47_DATA 0x00000000 // PHY_DLL_OBS_REG_0_1:RD:0:32:=0x00000000
#define DENALI_PHY_48_DATA 0x00000000 // PHY_DLL_OBS_REG_1_1:RD:0:32:=0x00000000
#define DENALI_PHY_49_DATA 0x00000000 // PHY_DLL_OBS_REG_2_1:RD:0:32:=0x00000000
#define DENALI_PHY_50_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_1:WR:0:32:=0x00000000
#define DENALI_PHY_51_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_1:RW:0:32:=0x0000818a
#define DENALI_PHY_52_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_1:RW:0:32:=0x0000818a
#define DENALI_PHY_53_DATA 0x00000000 // PHY_GTLVL_OBS_REG_1:RD:0:32:=0x00000000
#define DENALI_PHY_54_DATA 0x00000000 // PHY_RDLVL_OBS_REG_1:RD:0:32:=0x00000000
#define DENALI_PHY_55_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_1:RW:0:32:=0x4240f000
#define DENALI_PHY_56_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_1:RW:0:32:=0x4240f000
#define DENALI_PHY_57_DATA 0x00000000 // PHY_WRLVL_OBS_REG_1:RD:0:32:=0x00000000
#define DENALI_PHY_58_DATA 0x00000000 //
#define DENALI_PHY_59_DATA 0x00000000 //
#define DENALI_PHY_60_DATA 0x00000000 //
#define DENALI_PHY_61_DATA 0x00000000 //
#define DENALI_PHY_62_DATA 0x00000000 //
#define DENALI_PHY_63_DATA 0x00000000 //
#define DENALI_PHY_64_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_2:RW:0:32:=0x04120412
#define DENALI_PHY_65_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_2:RW:0:32:=0x04140414
#define DENALI_PHY_66_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_2:RW:0:32:=0x80090091
#define DENALI_PHY_67_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_2:RW:0:32:=0x00000066
#define DENALI_PHY_68_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_2:RW:0:32:=0x0e12001b
#define DENALI_PHY_69_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_2:RW+:0:32:=0x00004040
#define DENALI_PHY_70_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_2:RW:0:32:=0x01041045
#define DENALI_PHY_71_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_2:RW:0:32:=0x04120412
#define DENALI_PHY_72_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_2:RW:0:32:=0x04140414
#define DENALI_PHY_73_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_2:RW:0:32:=0x80090091
#define DENALI_PHY_74_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F1_2:RW:0:32:=0x00000066
#define DENALI_PHY_75_DATA 0x0e12001b // PHY_DLL_MASTER_CTRL_REG_F1_2:RW:0:32:=0x0e12001b
#define DENALI_PHY_76_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_2:RW+:0:32:=0x00004040
#define DENALI_PHY_77_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F1_2:RW:0:32:=0x01041045
#define DENALI_PHY_78_DATA 0x00000000 // DEN_PHY_OBS_REG_0_2:RD:0:32:=0x00000000
#define DENALI_PHY_79_DATA 0x00000000 // PHY_DLL_OBS_REG_0_2:RD:0:32:=0x00000000
#define DENALI_PHY_80_DATA 0x00000000 // PHY_DLL_OBS_REG_1_2:RD:0:32:=0x00000000
#define DENALI_PHY_81_DATA 0x00000000 // PHY_DLL_OBS_REG_2_2:RD:0:32:=0x00000000
#define DENALI_PHY_82_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_2:WR:0:32:=0x00000000
#define DENALI_PHY_83_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_2:RW:0:32:=0x0000818a
#define DENALI_PHY_84_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_2:RW:0:32:=0x0000818a
#define DENALI_PHY_85_DATA 0x00000000 // PHY_GTLVL_OBS_REG_2:RD:0:32:=0x00000000
#define DENALI_PHY_86_DATA 0x00000000 // PHY_RDLVL_OBS_REG_2:RD:0:32:=0x00000000
#define DENALI_PHY_87_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_2:RW:0:32:=0x4240f000
#define DENALI_PHY_88_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_2:RW:0:32:=0x4240f000
#define DENALI_PHY_89_DATA 0x00000000 // PHY_WRLVL_OBS_REG_2:RD:0:32:=0x00000000
#define DENALI_PHY_90_DATA 0x00000000 //
#define DENALI_PHY_91_DATA 0x00000000 //
#define DENALI_PHY_92_DATA 0x00000000 //
#define DENALI_PHY_93_DATA 0x00000000 //
#define DENALI_PHY_94_DATA 0x00000000 //
#define DENALI_PHY_95_DATA 0x00000000 //
#define DENALI_PHY_96_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_3:RW:0:32:=0x04120412
#define DENALI_PHY_97_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_3:RW:0:32:=0x04140414
#define DENALI_PHY_98_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_3:RW:0:32:=0x80090091
#define DENALI_PHY_99_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_3:RW:0:32:=0x00000066
#define DENALI_PHY_100_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_3:RW:0:32:=0x0e12001b
#define DENALI_PHY_101_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_3:RW+:0:32:=0x00004040
#define DENALI_PHY_102_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_3:RW:0:32:=0x01041045
#define DENALI_PHY_103_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_3:RW:0:32:=0x04120412
#define DENALI_PHY_104_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_3:RW:0:32:=0x04140414
#define DENALI_PHY_105_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_3:RW:0:32:=0x80090091
#define DENALI_PHY_106_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F1_3:RW:0:32:=0x00000066
#define DENALI_PHY_107_DATA 0x0e12001b // PHY_DLL_MASTER_CTRL_REG_F1_3:RW:0:32:=0x0e12001b
#define DENALI_PHY_108_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_3:RW+:0:32:=0x00004040
#define DENALI_PHY_109_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F1_3:RW:0:32:=0x01041045
#define DENALI_PHY_110_DATA 0x00000000 // DEN_PHY_OBS_REG_0_3:RD:0:32:=0x00000000
#define DENALI_PHY_111_DATA 0x00000000 // PHY_DLL_OBS_REG_0_3:RD:0:32:=0x00000000
#define DENALI_PHY_112_DATA 0x00000000 // PHY_DLL_OBS_REG_1_3:RD:0:32:=0x00000000
#define DENALI_PHY_113_DATA 0x00000000 // PHY_DLL_OBS_REG_2_3:RD:0:32:=0x00000000
#define DENALI_PHY_114_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_3:WR:0:32:=0x00000000
#define DENALI_PHY_115_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_3:RW:0:32:=0x0000818a
#define DENALI_PHY_116_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_3:RW:0:32:=0x0000818a
#define DENALI_PHY_117_DATA 0x00000000 // PHY_GTLVL_OBS_REG_3:RD:0:32:=0x00000000
#define DENALI_PHY_118_DATA 0x00000000 // PHY_RDLVL_OBS_REG_3:RD:0:32:=0x00000000
#define DENALI_PHY_119_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_3:RW:0:32:=0x4240f000
#define DENALI_PHY_120_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_3:RW:0:32:=0x4240f000
#define DENALI_PHY_121_DATA 0x00000000 // PHY_WRLVL_OBS_REG_3:RD:0:32:=0x00000000
#define DENALI_PHY_122_DATA 0x00000000 //
#define DENALI_PHY_123_DATA 0x00000000 //
#define DENALI_PHY_124_DATA 0x00000000 //
#define DENALI_PHY_125_DATA 0x00000000 //
#define DENALI_PHY_126_DATA 0x00000000 //
#define DENALI_PHY_127_DATA 0x00000000 //
#define DENALI_PHY_128_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F0_4:RW:0:32:=0x04120412
#define DENALI_PHY_129_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F0_4:RW:0:32:=0x04140414
#define DENALI_PHY_130_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F0_4:RW:0:32:=0x80090091
#define DENALI_PHY_131_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F0_4:RW:0:32:=0x00000066
#define DENALI_PHY_132_DATA 0x0e51001b // PHY_DLL_MASTER_CTRL_REG_F0_4:RW:0:32:=0x0e12001b
#define DENALI_PHY_133_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F0_4:RW+:0:32:=0x00004040
#define DENALI_PHY_134_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F0_4:RW:0:32:=0x01041045
#define DENALI_PHY_135_DATA 0x04120412 // DEN_PHY_DQ_TIMING_REG_F1_4:RW:0:32:=0x04120412
#define DENALI_PHY_136_DATA 0x04140414 // DEN_PHY_DQS_TIMING_REG_F1_4:RW:0:32:=0x04140414
#define DENALI_PHY_137_DATA 0x80090091 // DEN_PHY_GATE_LPBK_CTRL_REG_F1_4:RW:0:32:=0x80090091
#define DENALI_PHY_138_DATA 0x00000066 // DEN_PHY_READ_CTRL_REG_F1_4:RW:0:32:=0x00000066
#define DENALI_PHY_139_DATA 0x0e12001b // PHY_DLL_MASTER_CTRL_REG_F1_4:RW:0:32:=0x0e12001b
#define DENALI_PHY_140_DATA 0x00004040 // PHY_DLL_SLAVE_CTRL_REG_F1_4:RW+:0:32:=0x00004040
#define DENALI_PHY_141_DATA 0x01041045 // DEN_PHY_IE_TIMING_REG_F1_4:RW:0:32:=0x01041045
#define DENALI_PHY_142_DATA 0x00000000 // DEN_PHY_OBS_REG_0_4:RD:0:32:=0x00000000
#define DENALI_PHY_143_DATA 0x00000000 // PHY_DLL_OBS_REG_0_4:RD:0:32:=0x00000000
#define DENALI_PHY_144_DATA 0x00000000 // PHY_DLL_OBS_REG_1_4:RD:0:32:=0x00000000
#define DENALI_PHY_145_DATA 0x00000000 // PHY_DLL_OBS_REG_2_4:RD:0:32:=0x00000000
#define DENALI_PHY_146_DATA 0x00000000 // PHY_LVL_DBG_CONT_REG_4:WR:0:32:=0x00000000
#define DENALI_PHY_147_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F0_4:RW:0:32:=0x0000818a
#define DENALI_PHY_148_DATA 0x0000818a // PHY_LVL_CONFIG_REG_F1_4:RW:0:32:=0x0000818a
#define DENALI_PHY_149_DATA 0x00000000 // PHY_GTLVL_OBS_REG_4:RD:0:32:=0x00000000
#define DENALI_PHY_150_DATA 0x00000000 // PHY_RDLVL_OBS_REG_4:RD:0:32:=0x00000000
#define DENALI_PHY_151_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F0_4:RW:0:32:=0x4240f000
#define DENALI_PHY_152_DATA 0x4240f000 // PHY_WRLVL_CONFIG_REG_F1_4:RW:0:32:=0x4240f000
#define DENALI_PHY_153_DATA 0x00000000 // PHY_WRLVL_OBS_REG_4:RD:0:32:=0x00000000
#define DENALI_PHY_154_DATA 0x00000000 //
#define DENALI_PHY_155_DATA 0x00000000 //
#define DENALI_PHY_156_DATA 0x00000000 //
#define DENALI_PHY_157_DATA 0x00000000 //
#define DENALI_PHY_158_DATA 0x00000000 //
#define DENALI_PHY_159_DATA 0x00000000 //
#define DENALI_PHY_160_DATA 0x00000000 // PHY_FREQ_SEL:RW:0:1:=0x00
#define DENALI_PHY_161_DATA 0x00055928 // DEN_PHY_CTRL_REG_F0:RW:0:32:=0x00055928
#define DENALI_PHY_162_DATA 0x00064320 //0x00064322 // DEN_PHY_DESKEW_CTRL_REG_F0:RW:0:32:=0x00064322
#define DENALI_PHY_163_DATA 0x00055928 // DEN_PHY_CTRL_REG_F1:RW:0:32:=0x00055928
#define DENALI_PHY_164_DATA 0x00064320 // DEN_PHY_DESKEW_CTRL_REG_F1:RW:0:32:=0x00064322
#define DENALI_PHY_165_DATA 0x00000001 // DEN_PHY_DESKEW_BYPASS_REG:RW+:0:32:=0x00000000
#define DENALI_PHY_166_DATA 0x00000000 // DEN_PHY_CALVL_DEBUG_STEP_REG:WR:16:1:=0x00 DEN_PHY_DESKEW_OBS_REG:RD:0:16:=0x0000
#define DENALI_PHY_167_DATA 0x02401338 // DEN_PHY_CALVL_CTRL_REG:RW:0:32:=0x02401338
#define DENALI_PHY_168_DATA 0x00000000 // DEN_PHY_CALVL_OBS_REG:RD:0:32:=0x00000000
#define DENALI_PHY_169_DATA 0x00000000 // DEN_PHY_LP_WAKEUP_REG:RW:0:32:=0x00000000
//#define              DENALI_PHY_170_DATA 0x39ce739c // DEN_PHY_PAD_TSEL_REG:RW:0:32:=0x04310C43	40ohm, ODT disable
#define DENALI_PHY_170_DATA 0x39ce739c // DEN_PHY_PAD_TSEL_REG:RW:0:32:=0x04310C43	40ohm, ODT-240 enable
#define DENALI_PHY_171_DATA 0x00ee00ee // PHY_PAD_DRIVE_REG_0:RW:0:32:=0x20110011
#define DENALI_PHY_172_DATA 0x00ee00ff // PHY_PAD_DRIVE_REG_1:RW_D+:0:32:=0x20110011
#define DENALI_PHY_173_DATA 0x00ee00ee // PHY_PAD_DRIVE_REG_2:RW:0:32:=0x20110011
#define DENALI_PHY_174_DATA 0x01010100 // PHY_PAD_TERM_REG_0:RW+:0:32:=0x01010100
#define DENALI_PHY_175_DATA 0x00051030 // PHY_PAD_CAL_CTRL_REG_0:RW:0:32:=0x80050820
#define DENALI_PHY_176_DATA 0x00000000 // PHY_PAD_CAL_OBS_REG_0:RD:0:32:=0x00000000
#define DENALI_PHY_177_DATA 0x0000010f // PHY_PAD_ATB_CTRL_REG_AC:RW:16:16:=0x0000 PHY_PAD_VREF_CTRL_REG_AC:RW:0:10:=0x0100
#define DENALI_PHY_178_DATA 0x00002710 // PHY_CDN_CAL_INTERVAL_REG_AC_0:RW:0:32:=0x00002710
#define DENALI_PHY_179_DATA 0x00000000 // PHY_CDN_CAL_INTERVAL_REG_AC_1:RW:0:18:=0x000000

#endif /*Default jedec_lpddr3_4gb_x32_1333*/

#endif

