
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/hls/curve25519'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1436.238 ; gain = 331.961 ; free physical = 9111 ; free virtual = 22143
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20894 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.906 ; gain = 0.000 ; free physical = 9013 ; free virtual = 22052
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_curve25519_donna_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_curve25519_donna_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_curve25519_donna_0_0' (1#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_curve25519_donna_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'curve25519_donna_0' of module 'design_1_curve25519_donna_0_0' requires 20 connections, but only 19 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:75]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:220]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:520]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (2#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (3#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:863]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (4#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:520]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (5#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:220]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_99M_0' (6#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' requires 10 connections, but only 7 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:156]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (7#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 83 connections, but only 53 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:164]
INFO: [Synth 8-256] done synthesizing module 'design_1' (8#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (9#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.906 ; gain = 0.000 ; free physical = 9018 ; free virtual = 22060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.906 ; gain = 0.000 ; free physical = 9019 ; free virtual = 22062
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp11/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp11/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp13/design_1_curve25519_donna_0_0_in_context.xdc] for cell 'design_1_i/curve25519_donna_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp13/design_1_curve25519_donna_0_0_in_context.xdc] for cell 'design_1_i/curve25519_donna_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp15/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp15/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp17/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp17/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp19/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/.Xil/Vivado-20877-Alienware/dcp19/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.152 ; gain = 0.000 ; free physical = 8234 ; free virtual = 21391
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.152 ; gain = 519.246 ; free physical = 8307 ; free virtual = 21464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.152 ; gain = 519.246 ; free physical = 8307 ; free virtual = 21464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/curve25519_donna_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.152 ; gain = 519.246 ; free physical = 8309 ; free virtual = 21466
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.152 ; gain = 519.246 ; free physical = 8312 ; free virtual = 21468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2021.152 ; gain = 519.246 ; free physical = 8301 ; free virtual = 21458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2674.059 ; gain = 1172.152 ; free physical = 7535 ; free virtual = 20699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2675.059 ; gain = 1173.152 ; free physical = 7535 ; free virtual = 20699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.074 ; gain = 1183.168 ; free physical = 7533 ; free virtual = 20697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.074 ; gain = 1183.168 ; free physical = 7533 ; free virtual = 20697
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.074 ; gain = 1183.168 ; free physical = 7533 ; free virtual = 20697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.074 ; gain = 1183.168 ; free physical = 7533 ; free virtual = 20697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.074 ; gain = 1183.168 ; free physical = 7533 ; free virtual = 20697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.074 ; gain = 1183.168 ; free physical = 7533 ; free virtual = 20697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.074 ; gain = 1183.168 ; free physical = 7533 ; free virtual = 20697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_auto_ds_0            |         1|
|2     |design_1_auto_pc_0            |         1|
|3     |design_1_curve25519_donna_0_0 |         1|
|4     |design_1_rst_ps8_0_99M_0      |         1|
|5     |design_1_zynq_ultra_ps_e_0_0  |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_ds_0            |     1|
|2     |design_1_auto_pc_0            |     1|
|3     |design_1_curve25519_donna_0_0 |     1|
|4     |design_1_rst_ps8_0_99M_0      |     1|
|5     |design_1_zynq_ultra_ps_e_0_0  |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1256|
|2     |  design_1_i         |design_1                    |  1256|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |   519|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.074 ; gain = 1183.168 ; free physical = 7533 ; free virtual = 20697
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2685.074 ; gain = 663.922 ; free physical = 7569 ; free virtual = 20734
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.082 ; gain = 1183.168 ; free physical = 7569 ; free virtual = 20734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2725.090 ; gain = 1288.852 ; free physical = 7523 ; free virtual = 20687
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_25519_donna/zcu102_25519_donna.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2725.090 ; gain = 0.000 ; free physical = 7523 ; free virtual = 20688
INFO: [Common 17-206] Exiting Vivado at Wed May 31 18:06:51 2017...
