#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5575693fad40 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x557569425790_0 .var "clk", 0 0;
v0x557569425830_0 .var "reset", 0 0;
S_0x5575694004e0 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x5575693fad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
L_0x7fa76d6fa2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557569424fb0_0 .net *"_s5", 0 0, L_0x7fa76d6fa2e8;  1 drivers
v0x5575694250b0_0 .net "clk", 0 0, v0x557569425790_0;  1 drivers
v0x557569425170_0 .net "op_alu", 3 0, L_0x5575694374f0;  1 drivers
v0x557569425210_0 .net "opcode", 5 0, L_0x557569437250;  1 drivers
v0x557569425320_0 .net "reset", 0 0, v0x557569425830_0;  1 drivers
v0x557569425410_0 .net "s_inc", 0 0, v0x5575694249a0_0;  1 drivers
v0x5575694254b0_0 .net "s_inm", 0 0, v0x557569424ac0_0;  1 drivers
v0x557569425550_0 .net "we3", 0 0, v0x557569424bb0_0;  1 drivers
v0x5575694255f0_0 .net "wez", 0 0, v0x557569424cf0_0;  1 drivers
v0x557569425690_0 .net "z", 0 0, v0x5575694210a0_0;  1 drivers
L_0x557569437400 .part L_0x5575694374f0, 0, 3;
L_0x5575694374f0 .concat [ 3 1 0 0], v0x5575694247e0_0, L_0x7fa76d6fa2e8;
S_0x5575693fa9e0 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x5575694004e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
L_0x7fa76d6fa2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557569423550_0 .net/2s *"_s10", 31 0, L_0x7fa76d6fa2a0;  1 drivers
v0x557569423630_0 .net "alu_to_mux", 7 0, v0x55756941ef80_0;  1 drivers
v0x557569423740_0 .net "clk", 0 0, v0x557569425790_0;  alias, 1 drivers
v0x5575694237e0_0 .net "mux_to_pc", 9 0, L_0x5575694258f0;  1 drivers
v0x557569423880_0 .net "op_alu", 2 0, L_0x557569437400;  1 drivers
v0x557569423990_0 .net "opcode", 5 0, L_0x557569437250;  alias, 1 drivers
v0x557569423a50_0 .net "pc_to_mem", 9 0, v0x557569422de0_0;  1 drivers
v0x557569423b10_0 .net "rd1", 7 0, L_0x557569436180;  1 drivers
v0x557569423c20_0 .net "rd2", 7 0, L_0x557569436800;  1 drivers
v0x557569423ce0_0 .net "reset", 0 0, v0x557569425830_0;  alias, 1 drivers
v0x557569423dd0_0 .net "s_inc", 0 0, v0x5575694249a0_0;  alias, 1 drivers
v0x557569423e70_0 .net "s_inm", 0 0, v0x557569424ac0_0;  alias, 1 drivers
v0x557569423f10_0 .net "sal_mem_pro", 15 0, L_0x557569425bb0;  1 drivers
v0x557569423fb0_0 .net "sum_to_mux", 9 0, L_0x557569436fd0;  1 drivers
v0x5575694240a0_0 .net "wd3", 7 0, L_0x557569436bf0;  1 drivers
v0x557569424190_0 .net "we3", 0 0, v0x557569424bb0_0;  alias, 1 drivers
v0x557569424230_0 .net "wez", 0 0, v0x557569424cf0_0;  alias, 1 drivers
v0x5575694242d0_0 .net "z", 0 0, v0x5575694210a0_0;  alias, 1 drivers
v0x557569424370_0 .net "zalu", 0 0, L_0x557569436f60;  1 drivers
L_0x5575694259b0 .part L_0x557569425bb0, 0, 10;
L_0x557569436950 .part L_0x557569425bb0, 8, 4;
L_0x557569436a80 .part L_0x557569425bb0, 4, 4;
L_0x557569436b20 .part L_0x557569425bb0, 0, 4;
L_0x557569436d20 .part L_0x557569425bb0, 4, 8;
L_0x557569437170 .part L_0x7fa76d6fa2a0, 0, 10;
L_0x557569437250 .part L_0x557569425bb0, 10, 6;
S_0x5575693fa6d0 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x5575693fa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x557569436f60 .functor NOT 1, L_0x557569436ec0, C4<0>, C4<0>, C4<0>;
v0x5575693f4050_0 .net *"_s3", 0 0, L_0x557569436ec0;  1 drivers
v0x5575693f4120_0 .net "a", 7 0, L_0x557569436180;  alias, 1 drivers
v0x55756941ede0_0 .net "b", 7 0, L_0x557569436800;  alias, 1 drivers
v0x55756941eea0_0 .net "op_alu", 2 0, L_0x557569437400;  alias, 1 drivers
v0x55756941ef80_0 .var "s", 7 0;
v0x55756941f0b0_0 .net "y", 7 0, v0x55756941ef80_0;  alias, 1 drivers
v0x55756941f190_0 .net "zero", 0 0, L_0x557569436f60;  alias, 1 drivers
E_0x5575693e1560 .event edge, v0x55756941eea0_0, v0x55756941ede0_0, v0x5575693f4120_0;
L_0x557569436ec0 .reduce/or v0x55756941ef80_0;
S_0x55756941f2f0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x5575693fa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55756941f620_0 .net *"_s0", 31 0, L_0x557569425c70;  1 drivers
v0x55756941f720_0 .net *"_s10", 5 0, L_0x557569435f70;  1 drivers
L_0x7fa76d6fa0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55756941f800_0 .net *"_s13", 1 0, L_0x7fa76d6fa0f0;  1 drivers
L_0x7fa76d6fa138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55756941f8c0_0 .net/2u *"_s14", 7 0, L_0x7fa76d6fa138;  1 drivers
v0x55756941f9a0_0 .net *"_s18", 31 0, L_0x557569436310;  1 drivers
L_0x7fa76d6fa180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55756941fad0_0 .net *"_s21", 27 0, L_0x7fa76d6fa180;  1 drivers
L_0x7fa76d6fa1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55756941fbb0_0 .net/2u *"_s22", 31 0, L_0x7fa76d6fa1c8;  1 drivers
v0x55756941fc90_0 .net *"_s24", 0 0, L_0x557569436440;  1 drivers
v0x55756941fd50_0 .net *"_s26", 7 0, L_0x557569436580;  1 drivers
v0x55756941fe30_0 .net *"_s28", 5 0, L_0x557569436670;  1 drivers
L_0x7fa76d6fa060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55756941ff10_0 .net *"_s3", 27 0, L_0x7fa76d6fa060;  1 drivers
L_0x7fa76d6fa210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55756941fff0_0 .net *"_s31", 1 0, L_0x7fa76d6fa210;  1 drivers
L_0x7fa76d6fa258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5575694200d0_0 .net/2u *"_s32", 7 0, L_0x7fa76d6fa258;  1 drivers
L_0x7fa76d6fa0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5575694201b0_0 .net/2u *"_s4", 31 0, L_0x7fa76d6fa0a8;  1 drivers
v0x557569420290_0 .net *"_s6", 0 0, L_0x557569435d90;  1 drivers
v0x557569420350_0 .net *"_s8", 7 0, L_0x557569435ed0;  1 drivers
v0x557569420430_0 .net "clk", 0 0, v0x557569425790_0;  alias, 1 drivers
v0x5575694204f0_0 .net "ra1", 3 0, L_0x557569436950;  1 drivers
v0x5575694205d0_0 .net "ra2", 3 0, L_0x557569436a80;  1 drivers
v0x5575694206b0_0 .net "rd1", 7 0, L_0x557569436180;  alias, 1 drivers
v0x557569420770_0 .net "rd2", 7 0, L_0x557569436800;  alias, 1 drivers
v0x557569420810 .array "regb", 15 0, 7 0;
v0x5575694208b0_0 .net "wa3", 3 0, L_0x557569436b20;  1 drivers
v0x557569420990_0 .net "wd3", 7 0, L_0x557569436bf0;  alias, 1 drivers
v0x557569420a70_0 .net "we3", 0 0, v0x557569424bb0_0;  alias, 1 drivers
E_0x557569401670 .event posedge, v0x557569420430_0;
L_0x557569425c70 .concat [ 4 28 0 0], L_0x557569436950, L_0x7fa76d6fa060;
L_0x557569435d90 .cmp/ne 32, L_0x557569425c70, L_0x7fa76d6fa0a8;
L_0x557569435ed0 .array/port v0x557569420810, L_0x557569435f70;
L_0x557569435f70 .concat [ 4 2 0 0], L_0x557569436950, L_0x7fa76d6fa0f0;
L_0x557569436180 .functor MUXZ 8, L_0x7fa76d6fa138, L_0x557569435ed0, L_0x557569435d90, C4<>;
L_0x557569436310 .concat [ 4 28 0 0], L_0x557569436a80, L_0x7fa76d6fa180;
L_0x557569436440 .cmp/ne 32, L_0x557569436310, L_0x7fa76d6fa1c8;
L_0x557569436580 .array/port v0x557569420810, L_0x557569436670;
L_0x557569436670 .concat [ 4 2 0 0], L_0x557569436a80, L_0x7fa76d6fa210;
L_0x557569436800 .functor MUXZ 8, L_0x7fa76d6fa258, L_0x557569436580, L_0x557569436440, C4<>;
S_0x557569420c30 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x5575693fa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x557569420dd0_0 .net "carga", 0 0, v0x557569424cf0_0;  alias, 1 drivers
v0x557569420eb0_0 .net "clk", 0 0, v0x557569425790_0;  alias, 1 drivers
v0x557569420fa0_0 .net "d", 0 0, L_0x557569436f60;  alias, 1 drivers
v0x5575694210a0_0 .var "q", 0 0;
v0x557569421140_0 .net "reset", 0 0, v0x557569425830_0;  alias, 1 drivers
E_0x557569401480 .event posedge, v0x557569421140_0, v0x557569420430_0;
S_0x557569421290 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x5575693fa9e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x557569425bb0 .functor BUFZ 16, L_0x557569425a50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5575694214d0_0 .net *"_s0", 15 0, L_0x557569425a50;  1 drivers
v0x5575694215d0_0 .net *"_s2", 11 0, L_0x557569425b10;  1 drivers
L_0x7fa76d6fa018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5575694216b0_0 .net *"_s5", 1 0, L_0x7fa76d6fa018;  1 drivers
v0x557569421770_0 .net "a", 9 0, v0x557569422de0_0;  alias, 1 drivers
v0x557569421850_0 .net "clk", 0 0, v0x557569425790_0;  alias, 1 drivers
v0x557569421990 .array "mem", 1023 0, 15 0;
v0x557569421a50_0 .net "rd", 15 0, L_0x557569425bb0;  alias, 1 drivers
L_0x557569425a50 .array/port v0x557569421990, L_0x557569425b10;
L_0x557569425b10 .concat [ 10 2 0 0], v0x557569422de0_0, L_0x7fa76d6fa018;
S_0x557569421bb0 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x5575693fa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x557569421dd0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x557569421e70_0 .net "d0", 9 0, L_0x5575694259b0;  1 drivers
v0x557569421f50_0 .net "d1", 9 0, L_0x557569436fd0;  alias, 1 drivers
v0x557569422030_0 .net "s", 0 0, v0x5575694249a0_0;  alias, 1 drivers
v0x5575694220d0_0 .net "y", 9 0, L_0x5575694258f0;  alias, 1 drivers
L_0x5575694258f0 .functor MUXZ 10, L_0x5575694259b0, L_0x557569436fd0, v0x5575694249a0_0, C4<>;
S_0x557569422260 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x5575693fa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x557569422430 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x557569422500_0 .net "d0", 7 0, v0x55756941ef80_0;  alias, 1 drivers
v0x557569422610_0 .net "d1", 7 0, L_0x557569436d20;  1 drivers
v0x5575694226d0_0 .net "s", 0 0, v0x557569424ac0_0;  alias, 1 drivers
v0x5575694227a0_0 .net "y", 7 0, L_0x557569436bf0;  alias, 1 drivers
L_0x557569436bf0 .functor MUXZ 8, v0x55756941ef80_0, L_0x557569436d20, v0x557569424ac0_0, C4<>;
S_0x557569422920 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x5575693fa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x557569422af0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x557569422c30_0 .net "clk", 0 0, v0x557569425790_0;  alias, 1 drivers
v0x557569422cf0_0 .net "d", 9 0, L_0x5575694258f0;  alias, 1 drivers
v0x557569422de0_0 .var "q", 9 0;
v0x557569422ee0_0 .net "reset", 0 0, v0x557569425830_0;  alias, 1 drivers
S_0x557569423000 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x5575693fa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x557569423240_0 .net "a", 9 0, v0x557569422de0_0;  alias, 1 drivers
v0x557569423370_0 .net "b", 9 0, L_0x557569437170;  1 drivers
v0x557569423450_0 .net "y", 9 0, L_0x557569436fd0;  alias, 1 drivers
L_0x557569436fd0 .arith/sum 10, v0x557569422de0_0, L_0x557569437170;
S_0x557569424570 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x5575694004e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x5575694247e0_0 .var "op_alu", 2 0;
v0x5575694248e0_0 .net "opcode", 5 0, L_0x557569437250;  alias, 1 drivers
v0x5575694249a0_0 .var "s_inc", 0 0;
v0x557569424ac0_0 .var "s_inm", 0 0;
v0x557569424bb0_0 .var "we3", 0 0;
v0x557569424cf0_0 .var "wez", 0 0;
v0x557569424de0_0 .net "z", 0 0, v0x5575694210a0_0;  alias, 1 drivers
E_0x557569401440 .event edge, v0x557569423990_0;
    .scope S_0x557569422920;
T_0 ;
    %wait E_0x557569401480;
    %load/vec4 v0x557569422ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557569422de0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557569422cf0_0;
    %assign/vec4 v0x557569422de0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557569421290;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x557569421990 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55756941f2f0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x557569420810 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55756941f2f0;
T_3 ;
    %wait E_0x557569401670;
    %load/vec4 v0x557569420a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x557569420990_0;
    %load/vec4 v0x5575694208b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557569420810, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5575693fa6d0;
T_4 ;
    %wait E_0x5575693e1560;
    %load/vec4 v0x55756941eea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5575693f4120_0;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5575693f4120_0;
    %inv;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5575693f4120_0;
    %load/vec4 v0x55756941ede0_0;
    %add;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5575693f4120_0;
    %load/vec4 v0x55756941ede0_0;
    %sub;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5575693f4120_0;
    %load/vec4 v0x55756941ede0_0;
    %and;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5575693f4120_0;
    %load/vec4 v0x55756941ede0_0;
    %or;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5575693f4120_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55756941ede0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55756941ef80_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557569420c30;
T_5 ;
    %wait E_0x557569401480;
    %load/vec4 v0x557569421140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5575694210a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557569420dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557569420fa0_0;
    %assign/vec4 v0x5575694210a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557569424570;
T_6 ;
    %wait E_0x557569401440;
    %load/vec4 v0x5575694248e0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 15, 6;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x5575694248e0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5575694247e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557569424cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557569424ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557569424bb0_0, 0, 1;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557569424ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557569424bb0_0, 0, 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5575693fad40;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557569425790_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557569425790_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5575693fad40;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557569425830_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557569425830_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5575693fad40;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.vcd";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
