#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x135f05820 .scope module, "tb_plot_distributer" "tb_plot_distributer" 2 3;
 .timescale -9 -12;
v0x135f34560_0 .net "Addr", 7 0, v0x135f33a20_0;  1 drivers
v0x135f34630_0 .net "END_signal", 1 0, v0x135f1bcf0_0;  1 drivers
v0x135f346c0_0 .net "INTERVAL", 6 0, v0x135f32fb0_0;  1 drivers
v0x135f34790_0 .net "Memory_add", 0 0, v0x135f33c00_0;  1 drivers
v0x135f34820_0 .net "START_signal", 1 0, v0x135f33050_0;  1 drivers
v0x135f34930_0 .var "clk", 0 0;
v0x135f34a00_0 .net "data_arrived", 0 0, v0x135f33290_0;  1 drivers
v0x135f34a90_0 .var "pulse1", 0 0;
v0x135f34b20_0 .var "pulse2", 0 0;
S_0x135f05990 .scope module, "u1" "TDC" 2 16, 3 22 0, S_0x135f05820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pulse1";
    .port_info 2 /INPUT 1 "pulse2";
    .port_info 3 /OUTPUT 2 "START_signal";
    .port_info 4 /OUTPUT 2 "END_signal";
    .port_info 5 /OUTPUT 7 "INTERVAL";
    .port_info 6 /OUTPUT 1 "data_arrived";
L_0x135f34c30 .functor OR 1, v0x135f34a90_0, v0x135f34b20_0, C4<0>, C4<0>;
v0x135f1bcf0_0 .var "END_signal", 1 0;
v0x135f32fb0_0 .var "INTERVAL", 6 0;
v0x135f33050_0 .var "START_signal", 1 0;
v0x135f33100_0 .net "clk", 0 0, v0x135f34930_0;  1 drivers
v0x135f331a0_0 .var "count", 6 0;
v0x135f33290_0 .var "data_arrived", 0 0;
v0x135f33330_0 .var "notedge_pulse", 0 0;
v0x135f333d0_0 .net "pulse", 0 0, L_0x135f34c30;  1 drivers
v0x135f33470_0 .net "pulse1", 0 0, v0x135f34a90_0;  1 drivers
v0x135f33580_0 .net "pulse2", 0 0, v0x135f34b20_0;  1 drivers
E_0x135f06670 .event posedge, v0x135f33100_0;
S_0x135f33680 .scope module, "u2" "plot_distributer" 2 26, 4 2 0, S_0x135f05820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "START";
    .port_info 2 /INPUT 2 "END";
    .port_info 3 /INPUT 7 "INTERVAL";
    .port_info 4 /INPUT 1 "data_arrived";
    .port_info 5 /OUTPUT 8 "Addr";
    .port_info 6 /OUTPUT 1 "Memory_add";
P_0x135f12e20 .param/l "address_0" 0 4 15, +C4<00000000000000000000000010000000>;
v0x135f33a20_0 .var "Addr", 7 0;
v0x135f33ad0_0 .net "END", 1 0, v0x135f1bcf0_0;  alias, 1 drivers
v0x135f33b70_0 .net "INTERVAL", 6 0, v0x135f32fb0_0;  alias, 1 drivers
v0x135f33c00_0 .var "Memory_add", 0 0;
v0x135f33c90_0 .net "START", 1 0, v0x135f33050_0;  alias, 1 drivers
v0x135f33d60_0 .net *"_ivl_1", 1 0, L_0x135f34d20;  1 drivers
L_0x138078010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x135f33df0_0 .net/2u *"_ivl_2", 1 0, L_0x138078010;  1 drivers
v0x135f33e90_0 .net *"_ivl_7", 1 0, L_0x135f34f00;  1 drivers
L_0x138078058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x135f33f40_0 .net/2u *"_ivl_8", 1 0, L_0x138078058;  1 drivers
v0x135f34070_0 .var "add_internal", 0 0;
v0x135f34110_0 .net "clk", 0 0, v0x135f34930_0;  alias, 1 drivers
v0x135f341c0_0 .var "count", 3 0;
v0x135f34250_0 .net "data_arrived", 0 0, v0x135f33290_0;  alias, 1 drivers
v0x135f342e0_0 .net "data_arrived_falling", 0 0, L_0x135f34fe0;  1 drivers
v0x135f34370_0 .var "data_arrived_r", 2 0;
v0x135f34410_0 .net "data_arrived_rising", 0 0, L_0x135f34dc0;  1 drivers
L_0x135f34d20 .part v0x135f34370_0, 1, 2;
L_0x135f34dc0 .cmp/eq 2, L_0x135f34d20, L_0x138078010;
L_0x135f34f00 .part v0x135f34370_0, 1, 2;
L_0x135f34fe0 .cmp/eq 2, L_0x135f34f00, L_0x138078058;
    .scope S_0x135f05990;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x135f331a0_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135f33050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135f1bcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f33330_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x135f32fb0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f33290_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x135f05990;
T_1 ;
    %wait E_0x135f06670;
    %load/vec4 v0x135f333d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x135f33330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x135f33470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x135f33580_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x135f32fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135f33290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135f33050_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x135f1bcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135f33290_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x135f331a0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x135f331a0_0, 0;
    %load/vec4 v0x135f33470_0;
    %load/vec4 v0x135f33580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135f1bcf0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x135f331a0_0;
    %assign/vec4 v0x135f32fb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x135f331a0_0, 0;
    %load/vec4 v0x135f1bcf0_0;
    %assign/vec4 v0x135f33050_0, 0;
    %load/vec4 v0x135f33470_0;
    %load/vec4 v0x135f33580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135f1bcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135f33290_0, 0;
T_1.8 ;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135f33330_0, 0;
T_1.2 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x135f331a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135f33330_0, 0;
    %load/vec4 v0x135f331a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 127, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %load/vec4 v0x135f331a0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x135f331a0_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135f33290_0, 0;
    %load/vec4 v0x135f331a0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x135f331a0_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x135f331a0_0;
    %assign/vec4 v0x135f331a0_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x135f33680;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x135f33a20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f33c00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f341c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34070_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x135f33680;
T_3 ;
    %wait E_0x135f06670;
    %load/vec4 v0x135f34370_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x135f34250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135f34370_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x135f33680;
T_4 ;
    %wait E_0x135f06670;
    %load/vec4 v0x135f33c00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x135f341c0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135f33c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135f341c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x135f341c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x135f341c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135f33c00_0, 0;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135f341c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x135f33680;
T_5 ;
    %wait E_0x135f06670;
    %load/vec4 v0x135f34410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x135f33c90_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_5.5, 4;
    %load/vec4 v0x135f33ad0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x135f33b70_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x135f33a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135f33c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135f341c0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x135f33c90_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_5.8, 4;
    %load/vec4 v0x135f33ad0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x135f33b70_0;
    %pad/u 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0x135f33a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135f33c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135f341c0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x135f33c90_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_5.11, 4;
    %load/vec4 v0x135f33ad0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x135f33b70_0;
    %pad/u 32;
    %sub;
    %pad/u 8;
    %assign/vec4 v0x135f33a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135f33c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135f341c0_0, 0;
T_5.9 ;
T_5.7 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x135f05820;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v0x135f34930_0;
    %inv;
    %store/vec4 v0x135f34930_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x135f05820;
T_7 ;
    %vpi_call 2 43 "$dumpfile", "tb_plot_distributer.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x135f05820 {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x135f33680 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f34b20_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./dev/fpga/rough_Time_Corelation_Analizer/tb_plot_distributer.v";
    "./dev/fpga/rough_Time_Corelation_Analizer/TDC.v";
    "./dev/fpga/rough_Time_Corelation_Analizer/plot_distributer.v";
