// Seed: 582632338
module module_0 (
    output wand id_0,
    output uwire id_1,
    input wor id_2,
    output wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply0 id_6,
    output wire id_7,
    output supply0 id_8,
    output tri module_0,
    input tri0 id_10,
    input wire id_11,
    output tri0 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wire id_15
);
  wire \id_17 ;
  assign module_1.id_7 = 0;
  wire id_18;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd58
) (
    input uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wor id_5,
    input uwire _id_6,
    input wor id_7,
    input tri id_8,
    input supply1 id_9
);
  logic [id_6 : ""] id_11;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_0,
      id_7,
      id_5,
      id_5,
      id_5,
      id_1,
      id_2,
      id_5,
      id_1,
      id_9,
      id_2
  );
endmodule
