
C8_EXT_INT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002bc  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000480  08000488  00001488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000480  08000480  00001488  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000480  08000480  00001488  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000480  08000488  00001488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000480  08000480  00001480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000484  08000484  00001484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000488  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000488  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001488  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a16  00000000  00000000  000014b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001d1  00000000  00000000  00001ece  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000068  00000000  00000000  000020a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000045  00000000  00000000  00002108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000164d0  00000000  00000000  0000214d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000053f  00000000  00000000  0001861d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007df55  00000000  00000000  00018b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00096ab1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000f8  00000000  00000000  00096af4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00096bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000468 	.word	0x08000468

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000468 	.word	0x08000468

08000204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800020e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000212:	2b00      	cmp	r3, #0
 8000214:	db0b      	blt.n	800022e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	f003 021f 	and.w	r2, r3, #31
 800021c:	4907      	ldr	r1, [pc, #28]	@ (800023c <__NVIC_EnableIRQ+0x38>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	095b      	lsrs	r3, r3, #5
 8000224:	2001      	movs	r0, #1
 8000226:	fa00 f202 	lsl.w	r2, r0, r2
 800022a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800022e:	bf00      	nop
 8000230:	370c      	adds	r7, #12
 8000232:	46bd      	mov	sp, r7
 8000234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	e000e100 	.word	0xe000e100

08000240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	6039      	str	r1, [r7, #0]
 800024a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800024c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000250:	2b00      	cmp	r3, #0
 8000252:	db0a      	blt.n	800026a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000254:	683b      	ldr	r3, [r7, #0]
 8000256:	b2da      	uxtb	r2, r3
 8000258:	490c      	ldr	r1, [pc, #48]	@ (800028c <__NVIC_SetPriority+0x4c>)
 800025a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025e:	0112      	lsls	r2, r2, #4
 8000260:	b2d2      	uxtb	r2, r2
 8000262:	440b      	add	r3, r1
 8000264:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000268:	e00a      	b.n	8000280 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026a:	683b      	ldr	r3, [r7, #0]
 800026c:	b2da      	uxtb	r2, r3
 800026e:	4908      	ldr	r1, [pc, #32]	@ (8000290 <__NVIC_SetPriority+0x50>)
 8000270:	79fb      	ldrb	r3, [r7, #7]
 8000272:	f003 030f 	and.w	r3, r3, #15
 8000276:	3b04      	subs	r3, #4
 8000278:	0112      	lsls	r2, r2, #4
 800027a:	b2d2      	uxtb	r2, r2
 800027c:	440b      	add	r3, r1
 800027e:	761a      	strb	r2, [r3, #24]
}
 8000280:	bf00      	nop
 8000282:	370c      	adds	r7, #12
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	e000e100 	.word	0xe000e100
 8000290:	e000ed00 	.word	0xe000ed00

08000294 <main>:
#define OUTPUT 0

void GPIO_init(GPIO_TypeDef *GPIO, uint8_t PIN_No, uint8_t MODE);

int main(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
    GPIO_init(GPIOA, 5, OUTPUT);
 8000298:	2200      	movs	r2, #0
 800029a:	2105      	movs	r1, #5
 800029c:	4811      	ldr	r0, [pc, #68]	@ (80002e4 <main+0x50>)
 800029e:	f000 f829 	bl	80002f4 <GPIO_init>
    GPIO_init(GPIOC, 13, INPUT);
 80002a2:	2201      	movs	r2, #1
 80002a4:	210d      	movs	r1, #13
 80002a6:	4810      	ldr	r0, [pc, #64]	@ (80002e8 <main+0x54>)
 80002a8:	f000 f824 	bl	80002f4 <GPIO_init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 80002ac:	2028      	movs	r0, #40	@ 0x28
 80002ae:	f7ff ffa9 	bl	8000204 <__NVIC_EnableIRQ>
    NVIC_SetPriority(EXTI15_10_IRQn, 1);
 80002b2:	2101      	movs	r1, #1
 80002b4:	2028      	movs	r0, #40	@ 0x28
 80002b6:	f7ff ffc3 	bl	8000240 <__NVIC_SetPriority>

    SYSCFG->EXTICR[3] |= (1 << 5);
 80002ba:	4b0c      	ldr	r3, [pc, #48]	@ (80002ec <main+0x58>)
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	4a0b      	ldr	r2, [pc, #44]	@ (80002ec <main+0x58>)
 80002c0:	f043 0320 	orr.w	r3, r3, #32
 80002c4:	6153      	str	r3, [r2, #20]
    EXTI->RTSR |= (1 << 13);
 80002c6:	4b0a      	ldr	r3, [pc, #40]	@ (80002f0 <main+0x5c>)
 80002c8:	689b      	ldr	r3, [r3, #8]
 80002ca:	4a09      	ldr	r2, [pc, #36]	@ (80002f0 <main+0x5c>)
 80002cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002d0:	6093      	str	r3, [r2, #8]
    EXTI->IMR  |= (1 << 13);
 80002d2:	4b07      	ldr	r3, [pc, #28]	@ (80002f0 <main+0x5c>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4a06      	ldr	r2, [pc, #24]	@ (80002f0 <main+0x5c>)
 80002d8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002dc:	6013      	str	r3, [r2, #0]

    while (1);
 80002de:	bf00      	nop
 80002e0:	e7fd      	b.n	80002de <main+0x4a>
 80002e2:	bf00      	nop
 80002e4:	40020000 	.word	0x40020000
 80002e8:	40020800 	.word	0x40020800
 80002ec:	40013800 	.word	0x40013800
 80002f0:	40013c00 	.word	0x40013c00

080002f4 <GPIO_init>:
}

void GPIO_init(GPIO_TypeDef *GPIO, uint8_t PIN_No, uint8_t MODE)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
 80002fc:	460b      	mov	r3, r1
 80002fe:	70fb      	strb	r3, [r7, #3]
 8000300:	4613      	mov	r3, r2
 8000302:	70bb      	strb	r3, [r7, #2]
    RCC->AHB1ENR |= (1 << 0) | (1 << 2);
 8000304:	4b1a      	ldr	r3, [pc, #104]	@ (8000370 <GPIO_init+0x7c>)
 8000306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000308:	4a19      	ldr	r2, [pc, #100]	@ (8000370 <GPIO_init+0x7c>)
 800030a:	f043 0305 	orr.w	r3, r3, #5
 800030e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= (1 << 14);
 8000310:	4b17      	ldr	r3, [pc, #92]	@ (8000370 <GPIO_init+0x7c>)
 8000312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000314:	4a16      	ldr	r2, [pc, #88]	@ (8000370 <GPIO_init+0x7c>)
 8000316:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800031a:	6453      	str	r3, [r2, #68]	@ 0x44

    if (MODE == INPUT)
 800031c:	78bb      	ldrb	r3, [r7, #2]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d10b      	bne.n	800033a <GPIO_init+0x46>
    {
        GPIO->MODER &= ~(3 << (PIN_No * 2));
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	78fa      	ldrb	r2, [r7, #3]
 8000328:	0052      	lsls	r2, r2, #1
 800032a:	2103      	movs	r1, #3
 800032c:	fa01 f202 	lsl.w	r2, r1, r2
 8000330:	43d2      	mvns	r2, r2
 8000332:	401a      	ands	r2, r3
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	601a      	str	r2, [r3, #0]
    else
    {
        GPIO->MODER &= ~(3 << (PIN_No * 2));
        GPIO->MODER |=  (1 << (PIN_No * 2));
    }
}
 8000338:	e014      	b.n	8000364 <GPIO_init+0x70>
        GPIO->MODER &= ~(3 << (PIN_No * 2));
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	78fa      	ldrb	r2, [r7, #3]
 8000340:	0052      	lsls	r2, r2, #1
 8000342:	2103      	movs	r1, #3
 8000344:	fa01 f202 	lsl.w	r2, r1, r2
 8000348:	43d2      	mvns	r2, r2
 800034a:	401a      	ands	r2, r3
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	601a      	str	r2, [r3, #0]
        GPIO->MODER |=  (1 << (PIN_No * 2));
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	78fa      	ldrb	r2, [r7, #3]
 8000356:	0052      	lsls	r2, r2, #1
 8000358:	2101      	movs	r1, #1
 800035a:	fa01 f202 	lsl.w	r2, r1, r2
 800035e:	431a      	orrs	r2, r3
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	601a      	str	r2, [r3, #0]
}
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	40023800 	.word	0x40023800

08000374 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
    if (EXTI->PR & (1 << 13))
 800037a:	4b11      	ldr	r3, [pc, #68]	@ (80003c0 <EXTI15_10_IRQHandler+0x4c>)
 800037c:	695b      	ldr	r3, [r3, #20]
 800037e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000382:	2b00      	cmp	r3, #0
 8000384:	d015      	beq.n	80003b2 <EXTI15_10_IRQHandler+0x3e>
    {
        GPIOA->ODR ^= (1 << 5);
 8000386:	4b0f      	ldr	r3, [pc, #60]	@ (80003c4 <EXTI15_10_IRQHandler+0x50>)
 8000388:	695b      	ldr	r3, [r3, #20]
 800038a:	4a0e      	ldr	r2, [pc, #56]	@ (80003c4 <EXTI15_10_IRQHandler+0x50>)
 800038c:	f083 0320 	eor.w	r3, r3, #32
 8000390:	6153      	str	r3, [r2, #20]
        for (int j = 0; j < 100000; j++);
 8000392:	2300      	movs	r3, #0
 8000394:	607b      	str	r3, [r7, #4]
 8000396:	e002      	b.n	800039e <EXTI15_10_IRQHandler+0x2a>
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	3301      	adds	r3, #1
 800039c:	607b      	str	r3, [r7, #4]
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	4a09      	ldr	r2, [pc, #36]	@ (80003c8 <EXTI15_10_IRQHandler+0x54>)
 80003a2:	4293      	cmp	r3, r2
 80003a4:	ddf8      	ble.n	8000398 <EXTI15_10_IRQHandler+0x24>
        EXTI->PR |= (1 << 13);
 80003a6:	4b06      	ldr	r3, [pc, #24]	@ (80003c0 <EXTI15_10_IRQHandler+0x4c>)
 80003a8:	695b      	ldr	r3, [r3, #20]
 80003aa:	4a05      	ldr	r2, [pc, #20]	@ (80003c0 <EXTI15_10_IRQHandler+0x4c>)
 80003ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003b0:	6153      	str	r3, [r2, #20]
    }
}
 80003b2:	bf00      	nop
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40013c00 	.word	0x40013c00
 80003c4:	40020000 	.word	0x40020000
 80003c8:	0001869f 	.word	0x0001869f

080003cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003cc:	480d      	ldr	r0, [pc, #52]	@ (8000404 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003d0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003d4:	480c      	ldr	r0, [pc, #48]	@ (8000408 <LoopForever+0x6>)
  ldr r1, =_edata
 80003d6:	490d      	ldr	r1, [pc, #52]	@ (800040c <LoopForever+0xa>)
  ldr r2, =_sidata
 80003d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000410 <LoopForever+0xe>)
  movs r3, #0
 80003da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003dc:	e002      	b.n	80003e4 <LoopCopyDataInit>

080003de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003e2:	3304      	adds	r3, #4

080003e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003e8:	d3f9      	bcc.n	80003de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000414 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003ec:	4c0a      	ldr	r4, [pc, #40]	@ (8000418 <LoopForever+0x16>)
  movs r3, #0
 80003ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003f0:	e001      	b.n	80003f6 <LoopFillZerobss>

080003f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003f4:	3204      	adds	r2, #4

080003f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003f8:	d3fb      	bcc.n	80003f2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80003fa:	f000 f811 	bl	8000420 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80003fe:	f7ff ff49 	bl	8000294 <main>

08000402 <LoopForever>:

LoopForever:
  b LoopForever
 8000402:	e7fe      	b.n	8000402 <LoopForever>
  ldr   r0, =_estack
 8000404:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800040c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000410:	08000488 	.word	0x08000488
  ldr r2, =_sbss
 8000414:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000418:	2000001c 	.word	0x2000001c

0800041c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800041c:	e7fe      	b.n	800041c <ADC_IRQHandler>
	...

08000420 <__libc_init_array>:
 8000420:	b570      	push	{r4, r5, r6, lr}
 8000422:	4d0d      	ldr	r5, [pc, #52]	@ (8000458 <__libc_init_array+0x38>)
 8000424:	4c0d      	ldr	r4, [pc, #52]	@ (800045c <__libc_init_array+0x3c>)
 8000426:	1b64      	subs	r4, r4, r5
 8000428:	10a4      	asrs	r4, r4, #2
 800042a:	2600      	movs	r6, #0
 800042c:	42a6      	cmp	r6, r4
 800042e:	d109      	bne.n	8000444 <__libc_init_array+0x24>
 8000430:	4d0b      	ldr	r5, [pc, #44]	@ (8000460 <__libc_init_array+0x40>)
 8000432:	4c0c      	ldr	r4, [pc, #48]	@ (8000464 <__libc_init_array+0x44>)
 8000434:	f000 f818 	bl	8000468 <_init>
 8000438:	1b64      	subs	r4, r4, r5
 800043a:	10a4      	asrs	r4, r4, #2
 800043c:	2600      	movs	r6, #0
 800043e:	42a6      	cmp	r6, r4
 8000440:	d105      	bne.n	800044e <__libc_init_array+0x2e>
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f855 3b04 	ldr.w	r3, [r5], #4
 8000448:	4798      	blx	r3
 800044a:	3601      	adds	r6, #1
 800044c:	e7ee      	b.n	800042c <__libc_init_array+0xc>
 800044e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000452:	4798      	blx	r3
 8000454:	3601      	adds	r6, #1
 8000456:	e7f2      	b.n	800043e <__libc_init_array+0x1e>
 8000458:	08000480 	.word	0x08000480
 800045c:	08000480 	.word	0x08000480
 8000460:	08000480 	.word	0x08000480
 8000464:	08000484 	.word	0x08000484

08000468 <_init>:
 8000468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800046a:	bf00      	nop
 800046c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800046e:	bc08      	pop	{r3}
 8000470:	469e      	mov	lr, r3
 8000472:	4770      	bx	lr

08000474 <_fini>:
 8000474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000476:	bf00      	nop
 8000478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800047a:	bc08      	pop	{r3}
 800047c:	469e      	mov	lr, r3
 800047e:	4770      	bx	lr
