-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Wed Sep 15 10:36:46 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_muon_inv_dr_sq_4/rom_lut_muon_inv_dr_sq_4_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_mux;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair1";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe,
      I2 => \douta[13]\(4),
      O => douta(4)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe,
      I2 => \douta[13]\(5),
      O => douta(5)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe,
      I2 => \douta[13]\(6),
      O => douta(6)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe,
      I2 => \douta[13]\(7),
      O => douta(7)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe,
      I2 => \douta[13]\(0),
      O => douta(0)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe,
      I2 => \douta[13]\(1),
      O => douta(1)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe,
      I2 => \douta[13]\(2),
      O => douta(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe,
      I2 => \douta[13]\(3),
      O => douta(3)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D3AB18D405C8E4058774E43FFFFC03F9901B7900612505874E4006C6D8B72DB1",
      INIT_01 => X"C623AAB223EAB1DD250005B1B6CB1B01624FF189FAB188E505B1C88D24927888",
      INIT_02 => X"4FC1DD3EBC774A405B1C888D278DE21C9AC893FC6D24FFC61DE394FEAA9543E7",
      INIT_03 => X"1E3AAB1DE4EAF188893943FFFFAA94E424FF188D0306DDE7E95AF1B186CB16FF",
      INIT_04 => X"06C893AAF2DD24FEBF1B1872D871C5BF1B493FC1C8D3EAF1B2DD234D38E34886",
      INIT_05 => X"900061DE4FABC61DDE39393E53939E21556CB490FC1877493E955AAF01569539",
      INIT_06 => X"889E95AC722790FFF05B1B1B6C5BC00324E56B1DDE4FABC5862DDD2227762C6F",
      INIT_07 => X"01B73494001B1C88DE49390E4E79DDDB6C88E4001B1DDE390FAAAAAAAAA50E48",
      INIT_08 => X"94006C7779E94005AC6C6C71B1BC040EEAF188893A96AC6CB62222377761C6C0",
      INIT_09 => X"DDE4FABC18622349393E53E53938DDD8925001A1888D390FAAAAFF000003E4E2",
      INIT_0A => X"5B62234F9556BC6CB2D8B72D86C6F00F1889E43FFC5B6DD89DE378D237772C6A",
      INIT_0B => X"0F01B18889E4E53FAAAAAAA950F93488AF1B22238F940005AF1AC6B16BFFE939",
      INIT_0C => X"493A95AB1B1C88889D2789E2222DB1AA943FC1B1CB789E39390E439393488870",
      INIT_0D => X"1C89E7E40FFC06B06C6C6C5B0555539222793EA5ABC6C618762DD876DB1AF0FE",
      INIT_0E => X"C1B1C8789E790E50FA543E90E4D2361CC61DDD24E43EA96AABFC015540F938DC",
      INIT_0F => X"43FF05B18721DDD223748888871B1AAA0016C61C888D27924E4E39278DDCB2B0",
      INIT_10 => X"E393A55556BC1B16C6C6C6F056A54E4893A5556BC6C61872DCB72DB6C6BC00E4",
      INIT_11 => X"DC89D34E4F940FEA95503F94E4E3772C748E7A43EAAAABFC15ABF0003E939E22",
      INIT_12 => X"5B1872DDDE278D34D249E377772C6F00B2D8888D24E7E4E5394E4E4D27776C6F",
      INIT_13 => X"3FC05BC6CB1CB61C872CB2C6F15554E405AC6C71D8877788888888761B1AFFF9",
      INIT_14 => X"393EA5555AAF05AF05AFC000FE4E49D8FA9556AF16C5B1B6C6C1B06AFFE94E37",
      INIT_15 => X"789E493A4FA43FA50FA4F939E37761B034E4E903FAAAAAAAAAA5503A4E7898B6",
      INIT_16 => X"1C8777789E349E78D2789DDC871B05548888D279E4E4E4E4E4E4D37888861AF0",
      INIT_17 => X"06C6C61CB61D88762D87186B16AA94E4B1B61D88888889DDDDDDD872C6B0003A",
      INIT_18 => X"5556AF06B16C6B1AC5AC055550E4E777AF06B1B1B186DB2C61B1AC16AAA53927",
      INIT_19 => X"F943EA9555555555400FA53939D22D860FEAAAFF015AFC15AAFFFFA50E79D2DC",
      INIT_1A => X"E38E4E4E4F90E4393939E789DC86C6FFE4E43A43EA503EA50E90E4D3488871B0",
      INIT_1B => X"22222748D278DE3788DDD8B61B06AAA5D234924934E4938E79E277776186BC00",
      INIT_1C => X"B2CB72DC8B7621D872DB1B1AF000F93962DD888889DDDDDDDDC871C6C1AAA94E",
      INIT_1D => X"6B06C6C6C6C6C6C6C1AC055540E4E788C6C71861871C72C71B1B16BF03FA4E78",
      INIT_1E => X"55AABF016AF015AAAFEAA53E4E3488B2F016F06B16F1AC16BC015403E4E49DDC",
      INIT_1F => X"A543FAA5500FFA543A43934D2222DB1A3FFFFFFFFFFFFFFFFA94393934888B2C",
      INIT_20 => X"4E4E4E4393E4E4E4E38D23772186C16A93A43E50FA43E53E4E4E78DE21D86C16",
      INIT_21 => X"348D249E38D2789D22221D86C6C1555038E7938E4E3924D278DDDDDCB1B1ABFE",
      INIT_22 => X"76222222222221DC872C716C15AA50E4377489D2274889DDD8872CB1AC05543A",
      INIT_23 => X"861CB6D872DB6DB1B1B06AFFFFA539E7762DC8B762DC872DB6C6C5AF000FA4E7",
      INIT_24 => X"6F1B1B1B1BC6C1AC15AAAAA50E4E7888DB186CB186C61B06C1AFC0003E939277",
      INIT_25 => X"16AF05AFC15ABFFFFFFA90E4E49D2DDBB06B16F16F16BC15AAAAA50E938D2221",
      INIT_26 => X"555500000003FEA50F93939E37772DB1BFF00156AAAFFFAA950E93938DE21D86",
      INIT_27 => X"A50FA50FA53E53A4E792789DD8B6C6C0FFAA5503FE950F94F939E78DDDDCB1B0",
      INIT_28 => X"0E4E4E43934E4D34DE277762DB1B16AA43A4394F93E4E4E49248DDDDCB6C6C15",
      INIT_29 => X"249249279E378DDE221DCB2C6C5ABFFA39E4E7938E79E349DE221D871B1AF000",
      INIT_2A => X"237488DDE22222DD872CB1BC5AFFFA532749E378DE237777721CB6C6C16AAA94",
      INIT_2B => X"72221DD88762D861B6C5B05AAAA94393222377777222DC871C71B06BC0003E93",
      INIT_2C => X"CB2D871CB2C61B1BC6BC155550F94D34B721C8761CB2DB1C6F1AC0555543E4E3",
      INIT_2D => X"6DB1B1B1B1B06F05AFFC0FFA53939E271861B6C71B1B1B06B056AAA943E4E78D",
      INIT_2E => X"5B06F16F16BF0556A9550FA4E4D2788BC6C1B1BC6B16BC15AAAAA50F939349DD",
      INIT_2F => X"5AFC15AAFFF003FFA943A4E792377771F06BC16BC055AAAAA950F93E39E37776",
      INIT_30 => X"AAAAFFEAAA9503E94E538E78DE22DCB1C0155AAAAAAAA950FA43938E34888B71",
      INIT_31 => X"0FFA9503E943A4F939E79E237721C71B550000FFA950FA4393938E37888B6186",
      INIT_32 => X"A50E94E93E4E4E4D349E22222D86DBC5FA543E94F94F93939E78D22222D86C6C",
      INIT_33 => X"9390E4E4E3924927489DDC872CB1AC1594E93E4E4E4E4D34D23777762CB1B1AF",
      INIT_34 => X"9E4E39E79E348DD2222DCB61B1B06AFF939E4E4D38E349E2377762D861B06BC0",
      INIT_35 => X"9278D2748DD22221DC861C6C6F15AAAA9E79E78D2789DDDDDDC871C6C6C16AAA",
      INIT_36 => X"237889DDDDDD88761C71B1B06BFC00FED2789D2237777722DCB2C6C6C16AFFFA",
      INIT_37 => X"888888B7721D861C6DB16C16BFFFFA90774888888B762DC72C61BC6BC155550F",
      INIT_38 => X"722DC872D871C6C6C6C1AF001500FA4EDDDC88762D872C71B1B16F055AA550E9",
      INIT_39 => X"2D871CB1C61B1B06F16BFC000FE94E9E8B62D872CB2C6C6C6F16BF0000FE94E4",
      INIT_3A => X"1C71B2C6C6C1BC5AF01555540FA4E4E7B61861B2C6C6C5BC5AFC00000FA53939",
      INIT_3B => X"6C6C6C1B06F05AFC005400FE90E4E79E86C6C6C6C6F16F056ABFFEA943A4E4D2",
      INIT_3C => X"B16C1AC16BC055AAAA9503E53939278DC6C6F1AC1AF056AFFFFFA943E4E4E78D",
      INIT_3D => X"16BC16BF0055555540FE50E4E4D349DD6B06BC5ABC0155555503E94E524E349D",
      INIT_3E => X"FC055AABFFFFAA950F94F939E49E2777C16AFC0556AAA95503E90E4E4E38DE22",
      INIT_3F => X"AAABFFFEAA9503E94E93939E78DD222DAFFC00000000FEA50E93E4E39E378888",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"41EB852FDA86420ECA97643210FEDDCBBBAAAAAAAAAAABBBBCCDDDEEFFF00011",
      INIT_01 => X"741DA741FC97420ECA864310EDCBA98766544333222221111111111222211111",
      INIT_02 => X"B740DA630DB8530EB975310ECB986543210FEDDCBBAA99888777666554443322",
      INIT_03 => X"EB730C952FC9631EC97420ECA875320FECBA98765432100FEDDCBBA998766543",
      INIT_04 => X"2EA62FB841EA741FC9642FDB86420FDBA865321FEDCB9876543210FEDCB98764",
      INIT_05 => X"62D952EA63FC952FC9641EC97520ECA86420FDBA875421FEDBA8764310FDCA87",
      INIT_06 => X"A51D840C951EA730DA731EB8530EB97420ECA86420FDB986431FDCA87531FDB9",
      INIT_07 => X"E940C73FB73FC841DA740DA741FC9742FDA8631FDB96420ECA86420ECA8631FD",
      INIT_08 => X"2D83FB62E951DA62EB740DA630DA742FC9741FCA8530EC97520EB97420DB8630",
      INIT_09 => X"61C72E950C83FB73FB840D963FC952FC9630EB8530DB8530DB8630EB8630DA74",
      INIT_0A => X"A50B61C83EA61D950C851D962EB741DA730DA741EB852FC9741EB852FC963FC9",
      INIT_0B => X"E94FA50B61D83FA62E951D951EA63FB841DA730DA630D9630DA630D963FC952E",
      INIT_0C => X"3D83D83E94FA61C83FA62E951D951EA62FB740C952EB841DA63FC851EA63FB73",
      INIT_0D => X"72C71C61C72D83EA50C73EA51D950C840C951D952EA63FB740C951D952EA62E9",
      INIT_0E => X"C60B50A5FA50B61C72D84FA61D840B73FB62EA62EA62EA62EA62EA62EA51D940",
      INIT_0F => X"1B5F93E83D83D83E94FA50B62D84FB62D940C83FB62EA61D950C83FB62D940B6",
      INIT_10 => X"5F93D72C61B60B50B50B61C72D84FA51C73EA51C83FA61D84FB62D94FB61C83E",
      INIT_11 => X"A4E82C60A4E93D82D72D72D83E94FA50B61D83EA50B72D94FA61C72E94FA50A5",
      INIT_12 => X"F93C60A4E82C60B5FA4F94E94E94FA4FA50B61C72D83FA50B61C72D72D83D83D",
      INIT_13 => X"4E71A4E81B5F93D82C61B50A5FA4FA4FA4FA5FA50B60B61C71C72C72C71C61B6",
      INIT_14 => X"A3C6F92C5F93D60A4E83D71B60A5FA4F94E93E93E83E83E83D82D72C71B60A4E",
      INIT_15 => X"F81A4D70A3D60A3D71B5F93D71B60A4F93E82D72C61B60A5FA4E83D71B60A4D7",
      INIT_16 => X"4D6F92B4E71A4D70A4D71B5F93D71B5F93D72C60A5F93D82C60A4E82C60A4D71",
      INIT_17 => X"A3B4E7092B5E71A4D70A3D71A4E82B5F93D71B5F93D71B5F93D70A4E81B5E81B",
      INIT_18 => X"F81A3B4D6092B4E70A3C6F93C6F93C60A3D71B4E82C5F93C60A3D70A3D6092C5",
      INIT_19 => X"5E6F8092B4D6F81A4D6F92B5E81B4E71A4D71A4D71A4D71A4D70A3C6F82B4D6F",
      INIT_1A => X"B3C4D5E7081A3C5E7092B5E70A3C6F82B4E71A3D6093C5F81B4D7092B4E7F81A",
      INIT_1B => X"191A2B3C4D6E7092B4C5E70A3C5E70A3C5E81A3D6F82B4D6092B4D6F81A2B4D5",
      INIT_1C => X"6F7F808192A3C4D6E7092A3C5E7092B4D6F81A3D6F81A3C5E7091A3C5D6F7081",
      INIT_1D => X"C5D5D5E6E7F8081A2B3C5D6F8192B4D6E7092B4D6E7092B4C5E7F8192A3B4C4D",
      INIT_1E => X"3B3B3B3B3C4C5D5E6F708192B3C4D6F7091A3C4D6E7091A2B4C5D6E7F7080819",
      INIT_1F => X"91908080919191A2A3B3C4D5D6E7F8192A3B4C5E6F708192A3B3C4C4D5D5D5D5",
      INIT_20 => X"F7F6E6E6E6E6E6E6E7F7F808191A2A3B3C4D5D6E7F70809192A2A2A3B3B3A2A2",
      INIT_21 => X"5D5C4C4B3B3B3B3B3B3B3B3C4C4C5D5D5E6E6F7F70808091919191919180807F",
      INIT_22 => X"C3B3A2919080808F7F7F7F7F7F7F7F7080808080809191919080808F7F6E6D5C",
      INIT_23 => X"2A1908F7E6E5D5C4C4B3B3B3B3A2A2A2A2A2A2A2A191919180807F7E6D5C4B2A",
      INIT_24 => X"908F6E5D4C3B2A191808F7F6E6E6D5D5D4C4C4B3B3A2A291908F7E6D5C3B2907",
      INIT_25 => X"07E5D4B3A1907F6E5D4C4B3A2A191808F7F6E6D5C4C3B2A1908F7E5D4B2918F6",
      INIT_26 => X"7E5C3A1907E6D4C3A291807E6D5C4C3B2A1908F7E6D5C3B2A18F7E5C3A18F6D4",
      INIT_27 => X"E4B2918F6D4B2A18F7E5D4B3A1908F6E5D4B3A1907F6D5C3A1907E5C3A18E5C3",
      INIT_28 => X"4B2907E5C3A18F6D5C3A1907E5D4B2A1807E5D4B2918F6D4B2907E5C3A07E4B1",
      INIT_29 => X"C2907D4B2907E5C3A18F6D4B3A18F6D4C3A18F6D4C3A18F6C3A18F5C3A07D4A1",
      INIT_2A => X"3907D4B28F6D4B28F6D4B2907E5C3A18F6D4B2907E5C3907E5B29F6D3A07D3A0",
      INIT_2B => X"A07E4B18F6C3A07E5C2907E5C2907E5C3A07E5C3907E5B29F6D3A07D4A17D3A0",
      INIT_2C => X"18E5B28F5C3906D4A18F5C3A07E5B2906D4B18F6C3A07D4B18E5B28E5B17D3A0",
      INIT_2D => X"9F5C29F5C29F6C3A07D4B18F5C2906D4A18E5B29F6C3906D3A06D39F6C28E4A0",
      INIT_2E => X"06D39F6C39F6C3906D3A07D4A17E4B18E5B28F5C29F6C29F5C28E4B17D39F4A0",
      INIT_2F => X"8E4A07D3906C39F6C29F6C29F6C39F6C39F6C39F6C29F5B18E4A06C28E4AF5B1",
      INIT_30 => X"F5B18E4A06D39F6C28F5B28E4B17E4A17D4A06D39F5C28E4A06C28E4AF5B16C1",
      INIT_31 => X"7D39F5B17D3906C28E5B17D4A06C39F5B28E4A07D39F5B17D39F4A06B17C27D2",
      INIT_32 => X"F5A06C28E4A06C28F5B17D39F5B28E4A06C28E4A06C28E4A06B17C28D39E39E4",
      INIT_33 => X"6C28E4AF5B17D39F5B17D39F5B17D39F5B17D38E4A06C17D38E49F5A05A05B05",
      INIT_34 => X"E4A05B17D28E4A05B17D39F5B06C28E4A05B17D38E4AF5B06C17C27D27D27C27",
      INIT_35 => X"6C27D38E4AF5B16C28D39F5B06C28D39F4A06B17C28D39E49F4AF5AF4AF49E38",
      INIT_36 => X"E4AF5A06B17C28D39E4AF5B16C27D38E49F5A06B16C17C27D28D28D27C17C16B",
      INIT_37 => X"7C27D28D38E39F4AF5B06B17C27D38E39F4AF5A05B06B06B16B06B05AF49E38D",
      INIT_38 => X"F4AF4AF5A05B06B16C17C27D28D38E39E49F4AF5AF5AF5AF4AF49E38D27C16AF",
      INIT_39 => X"7C27C27C27D27D28D38D38E39E49E49F49F49F49F49E49E38D38D27C05AF48D2",
      INIT_3A => X"F5AF4AF4AF4AF4AF4AF4AF4AF4AF4AF4AF49F49E49E38D27D27B05AF49D27B05",
      INIT_3B => X"8D27D27C17C16C16B16B06B05B05A05AF5AF49E49E38D27C16B049E37C15AF38",
      INIT_3C => X"05B05AF49E49E38D38D27C27C16C16B05AF5AF49E38D27C05AF48D27B049D26B",
      INIT_3D => X"9E38D27C16B06B05AF49E39E38D27C16B05AF49E38D27B05AF38D16BF48D15AE",
      INIT_3E => X"26B05AF49E38D27C16B05AF49E38D27C16B05AF49D27C05AF38D16AF38C059D2",
      INIT_3F => X"AF49E38C16B05AF49E38D26B05AF49E38C16B059E38C16AF48D16AF37C049D15",
      INIT_40 => X"38D16B05AE38D27C05AF49E27C16BF49E37C16AF48D26BF49D26AF38C049D159",
      INIT_41 => X"C15AF48D27B05AF38D26B05AE38D16B049E27C05AE37C059E27BF48C059D159D",
      INIT_42 => X"59E37C15AF48D26B059E37C16AF48D26BF49D26BF48D16AF37C048D159D159D1",
      INIT_43 => X"E27C059E37C15AE38C16AF48D16BF48D26BF48D16AE37C048D159E26AE26AE26",
      INIT_44 => X"7B049D27B049D27B049D27B049D26BF48D16AF37C049D16AE26BF37BF37BF26A",
      INIT_45 => X"049D26BF48D16AF38C15AE37C059D26BF48C159E26BF37B048C048C048C037BF",
      INIT_46 => X"9D26BF38C15AE27B049D16AF38C059D26AF37C048D159D15AE26AE159D158C03",
      INIT_47 => X"27BF48C159E26BF48C159E26BF38C059D16AE27BF37BF37BF37BF37BF26AD158",
      INIT_48 => X"B048D15AE26BF38C059D16AE37BF48C049D159D15AE26AE269D159D048CF36AD",
      INIT_49 => X"59D16AE27BF38C049D159E26AF37BF38C048C048C048C048C037BF26AD158CF3",
      INIT_4A => X"E27BF37B048C049D159D26AE26AF37BF37BF37BF37BF37AE26AD158C037AE158",
      INIT_4B => X"8C048C049D159D159E26AE26AE26AE26AE26AE26AE269D158C047BE269C037AD",
      INIT_4C => X"159D15AE26AE26AE26AE26AE26AE26AE26AE269D159C048BF36AD158CF269D03",
      INIT_4D => X"BF37BF37BF37BF37BF37BF36AE26AE26AE159D148C037BE269D047BE258CF269",
      INIT_4E => X"48C048C048C048CF37BF37BF37AE26AE159D148CF37AE259C037AE158BF258CF",
      INIT_4F => X"E26AE259D159D148C048CF37BF36AE269D148C037AE259C037AE148BE258BF25",
      INIT_50 => X"8C037BF37AE26AD159D048C037BF26AE159C047BE259C037AE148BE258BF258B",
      INIT_51 => X"269D158C047BF37AE269D148C037BE269D048BF269D047BE158BF258CF258BE1",
      INIT_52 => X"CF37AE269D148C037BE269D148CF37AE158C037AE148BF259CF269CF259CF258",
      INIT_53 => X"69D148CF37AE259C047BF269D148BF26AD148BE259CF369D036AD0369CF258BE",
      INIT_54 => X"037AE259C047BE269D048BF269D047BE259C036AD047AE147BE147AD0369CF25",
      INIT_55 => X"AD148BF36AD148BF26AD148BF269C037AE148BE258CF258CF258BE147AD0369B",
      INIT_56 => X"47BE259C037AE158CF36AD147BE259CF369D037AD047AD036AD0369CF147AD02",
      INIT_57 => X"E158CF36AD047BE259CF36AD047BE158BE258CF258CF258BE147AD0369CE1479",
      INIT_58 => X"8BF269D037AE148BF259CF369D037AD147AD147AD147AD0369CF258AD0368BE0",
      INIT_59 => X"269C036AD147BE158BF259CF369C0369C0369CF369CF258BE1479CF258AD0258",
      INIT_5A => X"D037AD147AE148BE258BF258CF259CF258CF258BE147AD0369CE147ACF247ACF",
      INIT_5B => X"7AD147BE148BE158BE258BF258BE258BE147AD047ACF258BE1469CF1479CF146",
      INIT_5C => X"158BE258BE258BE258BE258BE148BE147AD0369CF258BE0369CE1479CF1469BE",
      INIT_5D => X"CF259CF258CF258BF258BE148BE147AD0369CF258BD0369CE1479CF1469CE135",
      INIT_5E => X"69D0369CF369CF258CF258BE147AD0369CF258BE0369CE1479CF1479CE1368BD",
      INIT_5F => X"147AD037AD0369CF258BE158BE1369CF258BE1469CF247ACF257ACF1469BE035",
      INIT_60 => X"BF258BE147AD0369CF258BE147AD0369BE147ADF258AD0258AD0257ACF1368BD",
      INIT_61 => X"69CF258BE147AD0369CF258BE1469CF258AD0368BE0368BE0358BD02479CE035",
      INIT_62 => X"147AD0369CF247AD0369CF257AD0369BE1469CF1479CF1469CE1368ADF2469BD",
      INIT_63 => X"CF147AD0369CF257AD0369CE147ACF258AD0258AD0258ADF2479CE1358ACF135",
      INIT_64 => X"69CF258BE0369CF247AD0358BE1369CE1469CE1469CE1368BD02479CE02579BE",
      INIT_65 => X"147AD0258BE1369CF147ADF258AD0358BD0358AD0257ACF1468BD02469BDF246",
      INIT_66 => X"CF257AD0358BE1369CE1479CF247ACF247ACF1469BE0358ADF1468BDF1468ACE",
      INIT_67 => X"7ADF258BD0368BE1369BE1469CE1469BE1368BD0257ACF1368ADF1468ACF1357",
      INIT_68 => X"258AD0258BD0368BE0368BE0368BD0358ADF2479CE1358ADF1468ADF13579CE0",
      INIT_69 => X"D0258BD0358BD0358BD0358BD0257ADF2479CE0358ACF1468ADF1368ACE02468",
      INIT_6A => X"8BD0358BD0358BD0358AD0257ACF1469BE0358ADF1468BDF1468ADF13579BDF1",
      INIT_6B => X"369BE0368BE0358BD0257ADF2479CE1358ADF2469BD02469BDF1468ACE02468A",
      INIT_6C => X"E1469BE1368BE0358ADF2479CE1368BDF2479BE02579BE02479BDF13579BDF13",
      INIT_6D => X"ACF1469CE1368BD0257ACF1469BE0257ACE1358ACE1357ACE02468ADF13568AC",
      INIT_6E => X"57ACF2479CE1368BD02479CE1358ADF1468BDF2468ADF1357ACE02468ACE0235",
      INIT_6F => X"0358ADF2479CE0358ADF2469BE02579CE02579CE02479BDF13579BDF13579BDF",
      INIT_70 => X"BE0358ADF2479BE0357ACF1368ADF1468ADF1368ACE03579BDF13579BDF12468",
      INIT_71 => X"79CE1358ADF2469BD02579CE03579CE02579BE02468ADF13579BDF13468ACEF1",
      INIT_72 => X"2579CE1358ADF1468BDF2469BDF2468BDF1368ACE02479BDF13568ACE024579B",
      INIT_73 => X"E0257ACE1358ACF1368ADF1368ACF13579CE02468ACF13579BCE02468ABDF124",
      INIT_74 => X"9BE0357ACE1357ACE1357ACE03579BD02468ACE13579BDF13568ACE023579ACE",
      INIT_75 => X"579CE03579CE03579CE02579BDF2468ACE13579BDF13579BDF02468ABDF12467",
      INIT_76 => X"03579CE02579BE02479BDF2468ACF13579BDF13579BDF13579BCE024579BCE01",
      INIT_77 => X"CE03579CE02579BD02468ADF13579BD02468ACE024689BDF13578ACEF134689B",
      INIT_78 => X"7ACE03579BE02469BDF1358ACE02468ACE02468ACE024689BDF124689BDE0235",
      INIT_79 => X"358ACE03579BD02468ACE13579BDF13579BDF13579BCE024679BDE024578ACDF",
      INIT_7A => X"F1358ACE02479BDF1358ACE02468ACE02468ACEF13579BCE024579ACEF134679",
      INIT_7B => X"BDF1357ACE02468ADF13579BDF13579BDF13468ACE023579ACE013568ABDE013",
      INIT_7C => X"69BDF13579BE02468ACE02468ACE02468ACDF13579ACE013578ACDF124579ACD",
      INIT_7D => X"2469BDF13579BDF13579BDF13579BDF13568ACE013579ACEF135689BDE013467",
      INIT_7E => X"E02468ADF13579BDF13579BDE02468ACE013579ACE023578ACDF124579ACDF02",
      INIT_7F => X"ACE02468ACE02468ACE02468ACEF13579BCE024579BCE013568ABDE0235689AC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8182838485868788898A8B8C8D8E8F909192939495969798999A9B9D9E9FA0A1",
      INIT_01 => X"6566666768696A6A6B6C6D6E6F70717172737475767778797A7B7B7C7D7E7F80",
      INIT_02 => X"808182838485868788898A8B8C8D8E8F909192939495969798999A9B9C9D9E9F",
      INIT_03 => X"646566666768696A6A6B6C6D6E6F7070717273747576777878797A7B7C7D7E7F",
      INIT_04 => X"7F80818182838485868788898A8B8C8D8E8F909192939495969798999A9B9C9D",
      INIT_05 => X"63646566666768696A6A6B6C6D6E6F6F70717273747576767778797A7B7C7D7E",
      INIT_06 => X"7D7E7F808182838485868788898A8B8B8C8D8E8F909192939495969798999A9B",
      INIT_07 => X"626364656666676869696A6B6C6D6E6E6F70717273747475767778797A7B7C7C",
      INIT_08 => X"7C7D7E7F80818282838485868788898A8B8C8D8E8F9090919293949596979899",
      INIT_09 => X"62626364656566676869696A6B6C6D6D6E6F7071727273747576777879797A7B",
      INIT_0A => X"7B7C7D7E7E7F80818283848586878788898A8B8C8D8E8F909192929394959697",
      INIT_0B => X"6162626364656566676868696A6B6C6C6D6E6F7071717273747576777778797A",
      INIT_0C => X"7A7B7B7C7D7E7F80818282838485868788898A8A8B8C8D8E8F90919292939495",
      INIT_0D => X"606162626364656566676868696A6B6C6C6D6E6F707071727374757576777879",
      INIT_0E => X"78797A7B7C7D7E7E7F80818283848585868788898A8B8C8C8D8E8F9091929293",
      INIT_0F => X"5F606162626364646566676768696A6B6B6C6D6E6F6F70717273737475767778",
      INIT_10 => X"7778797A7B7B7C7D7E7F8081818283848586878788898A8B8C8D8D8E8F909192",
      INIT_11 => X"5F5F606161626364646566676768696A6A6B6C6D6E6E6F707172727374757676",
      INIT_12 => X"76777879797A7B7C7D7E7E7F8081828383848586878888898A8B8C8D8D8E8F90",
      INIT_13 => X"5E5F5F60616162636464656666676869696A6B6C6D6D6E6F7070717273747475",
      INIT_14 => X"7576777778797A7B7B7C7D7E7F7F8081828384848586878888898A8B8C8C8D8E",
      INIT_15 => X"5D5E5F5F60616162636364656666676869696A6B6C6C6D6E6F6F707172737374",
      INIT_16 => X"74757576777879797A7B7C7D7D7E7F808181828384858586878888898A8B8C8C",
      INIT_17 => X"5C5D5E5E5F60616162636364656566676868696A6B6B6C6D6E6E6F7071717273",
      INIT_18 => X"7373747576777778797A7A7B7C7D7E7E7F808181828384858586878888898A8B",
      INIT_19 => X"5C5C5D5E5E5F60606162626364656566676768696A6A6B6C6D6D6E6F70707172",
      INIT_1A => X"72727374757576777878797A7B7B7C7D7E7F7F80818282838485858687888889",
      INIT_1B => X"5B5C5C5D5E5E5F6060616262636464656667676869696A6B6C6C6D6E6F6F7071",
      INIT_1C => X"707172737374757676777879797A7B7C7C7D7E7F7F8081828283848585868788",
      INIT_1D => X"5A5B5C5C5D5E5E5F5F60616262636464656666676868696A6B6B6C6D6E6E6F70",
      INIT_1E => X"6F707172727374747576777778797A7A7B7C7D7D7E7F7F808182828384858586",
      INIT_1F => X"5A5A5B5B5C5D5D5E5F5F60616162636364656566676868696A6A6B6C6C6D6E6F",
      INIT_20 => X"6E6F70707172737374757576777878797A7A7B7C7D7D7E7F7F80818282838484",
      INIT_21 => X"59595A5B5B5C5D5D5E5F5F6061616263636465656667676869696A6B6B6C6D6E",
      INIT_22 => X"6D6E6F6F70717172737474757676777878797A7B7B7C7D7D7E7F7F8081828283",
      INIT_23 => X"5859595A5B5B5C5D5D5E5E5F6060616262636464656666676868696A6A6B6C6D",
      INIT_24 => X"6C6D6E6E6F7070717272737474757677777879797A7B7B7C7D7D7E7F7F808181",
      INIT_25 => X"575859595A5B5B5C5C5D5E5E5F606061616263636465656667676869696A6B6B",
      INIT_26 => X"6B6C6C6D6E6E6F7071717273737475757677777879797A7B7B7C7D7D7E7F7F80",
      INIT_27 => X"57575859595A5A5B5C5C5D5D5E5F5F6061616263636465656666676868696A6A",
      INIT_28 => X"6A6B6B6C6D6D6E6F6F7071717273737475757677777879797A7B7B7C7D7D7E7E",
      INIT_29 => X"5657575858595A5A5B5B5C5D5D5E5F5F60606162626364646566666767686969",
      INIT_2A => X"696A6A6B6C6C6D6E6E6F707071727273737475757677777879797A7B7B7C7C7D",
      INIT_2B => X"555657575858595A5A5B5B5C5D5D5E5E5F606061616263636465656667676868",
      INIT_2C => X"6869696A6B6B6C6D6D6E6E6F707071727273747475757677777879797A7A7B7C",
      INIT_2D => X"5555565657585859595A5B5B5C5C5D5E5E5F5F60616162626364646566666767",
      INIT_2E => X"676868696A6A6B6B6C6D6D6E6F6F707071727273747475757677777878797A7A",
      INIT_2F => X"545555565657585859595A5A5B5C5C5D5D5E5F5F606061626263636465656666",
      INIT_30 => X"6667676869696A6A6B6C6C6D6D6E6F6F70717172727374747575767777787879",
      INIT_31 => X"53545555565657575859595A5A5B5B5C5D5D5E5E5F5F60616162626364646566",
      INIT_32 => X"65666667686869696A6B6B6C6C6D6E6E6F6F7071717272737374757576767777",
      INIT_33 => X"535354545556565757585859595A5B5B5C5C5D5D5E5F5F606061626263636465",
      INIT_34 => X"6465656667676868696A6A6B6B6C6C6D6E6E6F6F707171727273737474757676",
      INIT_35 => X"52535354545555565757585859595A5A5B5C5C5D5D5E5E5F6060616162626364",
      INIT_36 => X"63646465666667676868696A6A6B6B6C6D6D6E6E6F6F70707172727373747475",
      INIT_37 => X"5252535354545555565657575859595A5A5B5B5C5C5D5E5E5F5F606061626263",
      INIT_38 => X"626363646565666667676869696A6A6B6B6C6D6D6E6E6F6F7070717172737374",
      INIT_39 => X"51515252535454555556565757585859595A5B5B5C5C5D5D5E5E5F6060616162",
      INIT_3A => X"6162636364646565666667686869696A6A6B6B6C6C6D6E6E6F6F707071717272",
      INIT_3B => X"5051515252535354545555565757585859595A5A5B5B5C5C5D5E5E5F5F606061",
      INIT_3C => X"61616262636364646565666767686869696A6A6B6B6C6C6D6D6E6F6F70707171",
      INIT_3D => X"505051515252535354545555565657575858595A5A5B5B5C5C5D5D5E5E5F5F60",
      INIT_3E => X"606061616262636364646566666767686869696A6A6B6B6C6C6D6D6E6E6F6F70",
      INIT_3F => X"4F50505151525253535454555556565757585859595A5A5B5B5C5C5D5D5E5F5F",
      INIT_40 => X"5F5F606061616262636364656566666767686869696A6A6B6B6C6C6D6D6E6E6F",
      INIT_41 => X"4E4F4F505051515252535354545555565657575858595A5A5B5B5C5C5D5D5E5E",
      INIT_42 => X"5E5E5F5F606061616263636464656566666767686869696A6A6B6B6C6C6D6D6D",
      INIT_43 => X"4E4E4F4F50505151525253535454555556565757585859595A5A5B5B5C5C5D5D",
      INIT_44 => X"5D5E5E5F5F6060616162626363646465656666676768686869696A6A6B6B6C6C",
      INIT_45 => X"4D4E4E4F4F5050515152525353545454555556565757585859595A5A5B5B5C5D",
      INIT_46 => X"5C5D5D5E5E5F5F6060616162626363646465656666666767686869696A6A6B6B",
      INIT_47 => X"4D4D4E4E4F4F4F50505151525253535454555556565757585859595A5A5B5B5C",
      INIT_48 => X"5B5C5C5D5D5E5E5F5F6060616162626363646464656566666767686869696A6A",
      INIT_49 => X"4C4D4D4D4E4E4F4F5050515152525353545455555556565757585859595A5A5B",
      INIT_4A => X"5A5B5B5C5C5D5D5E5E5F5F606061616262636363646465656666676768686869",
      INIT_4B => X"4C4C4C4D4D4E4E4F4F5050515151525253535454555556565757585859595A5A",
      INIT_4C => X"5A5A5B5B5C5C5C5D5D5E5E5F5F60606161626262636364646565666666676768",
      INIT_4D => X"4B4B4C4C4D4D4E4E4F4F4F505051515252535354545555555656575758585959",
      INIT_4E => X"59595A5A5B5B5C5C5D5D5D5E5E5F5F6060616162626263636464656565666667",
      INIT_4F => X"4A4B4B4C4C4D4D4D4E4E4F4F5050515151525253535454555556565757575858",
      INIT_50 => X"585959595A5A5B5B5C5C5D5D5D5E5E5F5F606061616162626363646464656566",
      INIT_51 => X"4A4A4B4B4C4C4C4D4D4E4E4F4F4F505051515252535354545455555656575758",
      INIT_52 => X"5758585959595A5A5B5B5C5C5D5D5D5E5E5F5F60606061616262636363646465",
      INIT_53 => X"494A4A4B4B4B4C4C4D4D4E4E4E4F4F5050515151525253535454555555565657",
      INIT_54 => X"565757585859595A5A5A5B5B5C5C5D5D5D5E5E5F5F5F60606161626262636364",
      INIT_55 => X"49494A4A4A4B4B4C4C4C4D4D4E4E4F4F4F505051515252535353545455555656",
      INIT_56 => X"5656575757585859595A5A5A5B5B5C5C5C5D5D5E5E5F5F5F6060616161626263",
      INIT_57 => X"484949494A4A4B4B4B4C4C4D4D4E4E4E4F4F5050515151525253535454545555",
      INIT_58 => X"55555656575757585859595A5A5A5B5B5C5C5C5D5D5E5E5E5F5F606060616162",
      INIT_59 => X"48484849494A4A4A4B4B4C4C4D4D4D4E4E4F4F4F505051515252525353545455",
      INIT_5A => X"545555555656575757585859595A5A5A5B5B5C5C5C5D5D5D5E5E5F5F5F606061",
      INIT_5B => X"474748484949494A4A4B4B4B4C4C4D4D4E4E4E4F4F5050505151525253535354",
      INIT_5C => X"535454555555565657575758585959595A5A5B5B5B5C5C5D5D5D5E5E5E5F5F60",
      INIT_5D => X"47474748484849494A4A4A4B4B4C4C4D4D4D4E4E4F4F4F505051515152525353",
      INIT_5E => X"5353535454555555565657575758585959595A5A5B5B5B5C5C5C5D5D5D5E5E5F",
      INIT_5F => X"4646474748484849494A4A4A4B4B4B4C4C4D4D4D4E4E4F4F4F50505151515252",
      INIT_60 => X"52525353545454555555565657575758585959595A5A5A5B5B5B5C5C5D5D5D5E",
      INIT_61 => X"45464647474748484949494A4A4A4B4B4C4C4C4D4D4E4E4E4F4F505050515152",
      INIT_62 => X"515252525353545454555555565657575758585859595A5A5A5B5B5B5C5C5C5D",
      INIT_63 => X"4545464646474748484849494A4A4A4B4B4B4C4C4D4D4D4E4E4F4F4F50505051",
      INIT_64 => X"515151525252535354545455555556565757575858585959595A5A5A5B5B5B5C",
      INIT_65 => X"44454546464647474748484949494A4A4A4B4B4C4C4C4D4D4D4E4E4F4F4F5050",
      INIT_66 => X"5050515151525252535354545455555556565657575758585959595A5A5A5B5B",
      INIT_67 => X"444445454546464647474848484949494A4A4B4B4B4C4C4C4D4D4E4E4E4F4F4F",
      INIT_68 => X"4F50505051515152525253535354545555555656565757575858585959595A5A",
      INIT_69 => X"43444445454546464647474748484949494A4A4A4B4B4B4C4C4D4D4D4E4E4E4F",
      INIT_6A => X"4E4F4F5050505151515252525353535454545555555656565757575858585959",
      INIT_6B => X"434344444445454546464647474848484949494A4A4A4B4B4C4C4C4D4D4D4E4E",
      INIT_6C => X"4E4E4E4F4F505050515151525252535353545454555555565656575757585858",
      INIT_6D => X"4243434344444545454646464747474848484949494A4A4B4B4B4C4C4C4D4D4D",
      INIT_6E => X"4D4D4E4E4E4F4F50505051515152525253535354545455555555565656575757",
      INIT_6F => X"424243434344444445454546464647474748484949494A4A4A4B4B4B4C4C4C4D",
      INIT_70 => X"4C4D4D4D4E4E4E4F4F4F50505051515152525253535354545455555556565656",
      INIT_71 => X"4142424243434344444545454646464747474848484949494A4A4A4B4B4B4C4C",
      INIT_72 => X"4C4C4C4D4D4D4E4E4E4F4F4F5050505151515252525353535454545455555556",
      INIT_73 => X"41414242424343434444444545454646464747474848484949494A4A4A4B4B4B",
      INIT_74 => X"4B4B4C4C4C4D4D4D4E4E4E4F4F4F505050515151525252525353535454545555",
      INIT_75 => X"404141414242424343434444444545454646464747474848484949494A4A4A4B",
      INIT_76 => X"4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F50505051515151525252535353535454",
      INIT_77 => X"40404141414242424343434444444545454646464747474848484949494A4A4A",
      INIT_78 => X"4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051515152525252535353",
      INIT_79 => X"404040414141414242424343434444444545454646464747474848484949494A",
      INIT_7A => X"494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4E4F4F4F5050505051515152525252",
      INIT_7B => X"3F3F404040414141424242434343444444444545454646464747474848484949",
      INIT_7C => X"4949494A4A4A4A4B4B4B4C4C4C4D4D4D4D4E4E4E4F4F4F4F5050505151515152",
      INIT_7D => X"3F3F3F4040404041414142424243434344444445454545464646474747484848",
      INIT_7E => X"48484949494A4A4A4A4B4B4B4C4C4C4C4D4D4D4E4E4E4E4F4F4F505050505151",
      INIT_7F => X"3E3E3F3F3F404040414141424242424343434444444545454646464647474748",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"47484848494949494A4A4A4B4B4B4B4C4C4C4D4D4D4D4E4E4E4F4F4F4F505050",
      INIT_01 => X"3E3E3E3F3F3F4040404041414142424243434343444444454545464646464747",
      INIT_02 => X"474747484848494949494A4A4A4B4B4B4B4C4C4C4C4D4D4D4E4E4E4E4F4F4F4F",
      INIT_03 => X"3D3E3E3E3E3F3F3F404040414141414242424343434444444445454546464647",
      INIT_04 => X"4646474747484848484949494A4A4A4A4B4B4B4C4C4C4C4D4D4D4D4E4E4E4E4F",
      INIT_05 => X"3D3D3D3E3E3E3F3F3F3F40404041414142424242434343444444444545454646",
      INIT_06 => X"46464646474747484848484949494A4A4A4A4B4B4B4B4C4C4C4C4D4D4D4D4E4E",
      INIT_07 => X"3C3D3D3D3E3E3E3E3F3F3F404040404141414242424243434344444444454545",
      INIT_08 => X"45454646464647474748484848494949494A4A4A4A4B4B4B4B4C4C4C4C4D4D4D",
      INIT_09 => X"3C3C3D3D3D3D3E3E3E3F3F3F3F40404041414141424242434343434444444445",
      INIT_0A => X"444545454646464647474747484848494949494A4A4A4A4B4B4B4B4C4C4C4C4C",
      INIT_0B => X"3C3C3C3C3D3D3D3D3E3E3E3F3F3F3F4040404141414142424243434343444444",
      INIT_0C => X"444444454545464646464747474748484848494949494A4A4A4A4B4B4B4B4C4C",
      INIT_0D => X"3B3B3C3C3C3C3D3D3D3E3E3E3E3F3F3F40404040414141414242424343434344",
      INIT_0E => X"434444444445454545464646464747474748484848494949494A4A4A4A4B4B4B",
      INIT_0F => X"3B3B3B3B3C3C3C3D3D3D3D3E3E3E3E3F3F3F4040404041414141424242434343",
      INIT_10 => X"434343444444444545454546464646474747474848484849494949494A4A4A4A",
      INIT_11 => X"3A3B3B3B3B3C3C3C3C3D3D3D3D3E3E3E3F3F3F3F404040404141414142424243",
      INIT_12 => X"424343434344444444454545454646464647474747474848484849494949494A",
      INIT_13 => X"3A3A3A3B3B3B3B3C3C3C3C3D3D3D3E3E3E3E3F3F3F3F40404040414141414242",
      INIT_14 => X"4242424243434343444444444545454546464646474747474848484848494949",
      INIT_15 => X"393A3A3A3A3B3B3B3C3C3C3C3D3D3D3D3E3E3E3E3F3F3F3F4040404041414141",
      INIT_16 => X"4141424242424343434344444444454545454646464646474747474848484848",
      INIT_17 => X"39393A3A3A3A3B3B3B3B3C3C3C3C3D3D3D3D3E3E3E3E3F3F3F3F404040404141",
      INIT_18 => X"4141414142424242434343434444444444454545454646464646474747474848",
      INIT_19 => X"393939393A3A3A3A3B3B3B3B3C3C3C3C3D3D3D3D3E3E3E3E3F3F3F3F40404040",
      INIT_1A => X"4040414141414242424243434343434444444445454545454646464646474747",
      INIT_1B => X"3838393939393A3A3A3A3B3B3B3B3C3C3C3C3D3D3D3D3E3E3E3E3F3F3F3F4040",
      INIT_1C => X"4040404041414141414242424243434343444444444445454545454646464646",
      INIT_1D => X"383838393939393A3A3A3A3B3B3B3B3B3C3C3C3C3D3D3D3D3E3E3E3E3F3F3F3F",
      INIT_1E => X"3F3F404040404141414141424242424343434343444444444445454545454646",
      INIT_1F => X"3738383838393939393A3A3A3A3B3B3B3B3C3C3C3C3C3D3D3D3D3E3E3E3E3F3F",
      INIT_20 => X"3F3F3F3F40404040404141414142424242424343434343444444444445454545",
      INIT_21 => X"37373838383838393939393A3A3A3A3B3B3B3B3C3C3C3C3D3D3D3D3D3E3E3E3E",
      INIT_22 => X"3E3E3F3F3F3F3F40404040414141414142424242424343434343444444444445",
      INIT_23 => X"373737373838383839393939393A3A3A3A3B3B3B3B3C3C3C3C3D3D3D3D3D3E3E",
      INIT_24 => X"3E3E3E3E3F3F3F3F3F4040404040414141414142424242424343434343444444",
      INIT_25 => X"36363737373738383838393939393A3A3A3A3A3B3B3B3B3C3C3C3C3C3D3D3D3D",
      INIT_26 => X"3D3D3E3E3E3E3E3F3F3F3F3F4040404041414141414242424242424343434343",
      INIT_27 => X"363636373737373738383838393939393A3A3A3A3A3B3B3B3B3C3C3C3C3C3D3D",
      INIT_28 => X"3D3D3D3D3E3E3E3E3E3F3F3F3F3F404040404041414141414242424242424343",
      INIT_29 => X"3636363636373737373838383838393939393A3A3A3A3A3B3B3B3B3C3C3C3C3C",
      INIT_2A => X"3C3C3D3D3D3D3D3E3E3E3E3E3F3F3F3F3F404040404041414141414242424242",
      INIT_2B => X"35353636363636373737373838383838393939393A3A3A3A3A3B3B3B3B3C3C3C",
      INIT_2C => X"3C3C3C3C3D3D3D3D3D3E3E3E3E3E3F3F3F3F3F40404040404041414141414242",
      INIT_2D => X"353535353636363637373737373838383838393939393A3A3A3A3A3B3B3B3B3B",
      INIT_2E => X"3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3F3F3F3F3F40404040404041414141",
      INIT_2F => X"3435353535353636363637373737373838383838393939393A3A3A3A3A3B3B3B",
      INIT_30 => X"3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3E3F3F3F3F3F40404040404041",
      INIT_31 => X"34343435353535363636363637373737373838383838393939393A3A3A3A3A3B",
      INIT_32 => X"3A3B3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D3E3E3E3E3E3E3F3F3F3F3F40404040",
      INIT_33 => X"343434343535353535363636363637373737373838383838393939393A3A3A3A",
      INIT_34 => X"3A3A3A3A3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D3D3E3E3E3E3E3E3F3F3F3F3F3F",
      INIT_35 => X"333434343434353535353536363636363737373737383838383839393939393A",
      INIT_36 => X"393A3A3A3A3A3B3B3B3B3B3B3C3C3C3C3C3D3D3D3D3D3D3E3E3E3E3E3E3F3F3F",
      INIT_37 => X"3333333434343434353535353536363636363737373737383838383839393939",
      INIT_38 => X"3939393A3A3A3A3A3A3B3B3B3B3B3C3C3C3C3C3C3D3D3D3D3D3D3E3E3E3E3E3E",
      INIT_39 => X"3333333333343434343435353535353636363636373737373738383838383939",
      INIT_3A => X"3939393939393A3A3A3A3A3B3B3B3B3B3B3C3C3C3C3C3C3D3D3D3D3D3D3E3E3E",
      INIT_3B => X"3232333333333334343434343535353535363636363637373737373838383838",
      INIT_3C => X"38383839393939393A3A3A3A3A3A3B3B3B3B3B3B3C3C3C3C3C3C3D3D3D3D3D3D",
      INIT_3D => X"3232323333333333333434343434353535353536363636363737373737383838",
      INIT_3E => X"38383838383939393939393A3A3A3A3A3A3B3B3B3B3B3B3C3C3C3C3C3C3D3D3D",
      INIT_3F => X"3232323232333333333334343434343435353535353636363636373737373737",
      INIT_40 => X"373738383838383839393939393A3A3A3A3A3A3B3B3B3B3B3B3B3C3C3C3C3C3C",
      INIT_41 => X"3131323232323233333333333434343434343535353535363636363637373737",
      INIT_42 => X"373737373838383838383939393939393A3A3A3A3A3A3B3B3B3B3B3B3B3C3C3C",
      INIT_43 => X"3131313132323232323333333333343434343434353535353536363636363637",
      INIT_44 => X"363737373737373838383838383939393939393A3A3A3A3A3A3A3B3B3B3B3B3B",
      INIT_45 => X"3131313131323232323232333333333334343434343435353535353636363636",
      INIT_46 => X"363636373737373737383838383838383939393939393A3A3A3A3A3A3A3B3B3B",
      INIT_47 => X"3030313131313132323232323233333333333434343434343535353535353636",
      INIT_48 => X"363636363636373737373737383838383838393939393939393A3A3A3A3A3A3A",
      INIT_49 => X"3030303031313131313232323232323333333333343434343434353535353535",
      INIT_4A => X"35353636363636363737373737373738383838383839393939393939393A3A3A",
      INIT_4B => X"3030303030313131313131323232323232333333333333343434343435353535",
      INIT_4C => X"3535353535363636363636373737373737373838383838383839393939393939",
      INIT_4D => X"2F2F303030303031313131313132323232323233333333333334343434343435",
      INIT_4E => X"3435353535353536363636363636373737373737373838383838383839393939",
      INIT_4F => X"2F2F2F2F30303030303131313131313232323232323333333333333434343434",
      INIT_50 => X"3434343435353535353536363636363636373737373737373838383838383839",
      INIT_51 => X"2F2F2F2F2F303030303030313131313131323232323232333333333333343434",
      INIT_52 => X"3434343434343535353535353536363636363636373737373737373838383838",
      INIT_53 => X"2E2F2F2F2F2F2F30303030303031313131313132323232323233333333333333",
      INIT_54 => X"3333343434343434343535353535353536363636363636373737373737373738",
      INIT_55 => X"2E2E2E2F2F2F2F2F2F3030303030303131313131313232323232323233333333",
      INIT_56 => X"3333333333343434343434353535353535353536363636363636373737373737",
      INIT_57 => X"2E2E2E2E2E2F2F2F2F2F2F303030303030313131313131313232323232323333",
      INIT_58 => X"3233333333333334343434343434353535353535353536363636363636363737",
      INIT_59 => X"2D2E2E2E2E2E2E2F2F2F2F2F2F30303030303030313131313131323232323232",
      INIT_5A => X"3232323333333333333334343434343434353535353535353536363636363636",
      INIT_5B => X"2D2D2D2E2E2E2E2E2E2F2F2F2F2F2F3030303030303031313131313132323232",
      INIT_5C => X"3232323232323333333333333334343434343434353535353535353536363636",
      INIT_5D => X"2D2D2D2D2D2E2E2E2E2E2E2F2F2F2F2F2F303030303030303131313131313132",
      INIT_5E => X"3132323232323232333333333333333334343434343434343535353535353535",
      INIT_5F => X"2D2D2D2D2D2D2D2E2E2E2E2E2E2F2F2F2F2F2F2F303030303030313131313131",
      INIT_60 => X"3131313132323232323232333333333333333334343434343434343535353535",
      INIT_61 => X"2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E2F2F2F2F2F2F2F30303030303030313131",
      INIT_62 => X"3131313131313232323232323232333333333333333334343434343434343435",
      INIT_63 => X"2C2C2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E2F2F2F2F2F2F2F3030303030303031",
      INIT_64 => X"3030313131313131313232323232323232333333333333333334343434343434",
      INIT_65 => X"2C2C2C2C2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E2E2F2F2F2F2F2F2F3030303030",
      INIT_66 => X"3030303031313131313131313232323232323232333333333333333333343434",
      INIT_67 => X"2B2C2C2C2C2C2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E2E2F2F2F2F2F2F2F303030",
      INIT_68 => X"3030303030303031313131313131313232323232323232333333333333333333",
      INIT_69 => X"2B2B2B2C2C2C2C2C2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E2E2F2F2F2F2F2F2F30",
      INIT_6A => X"2F2F303030303030303031313131313131313232323232323232323333333333",
      INIT_6B => X"2B2B2B2B2B2C2C2C2C2C2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E2E2E2F2F2F2F2F",
      INIT_6C => X"2F2F2F2F2F303030303030303031313131313131313232323232323232323333",
      INIT_6D => X"2B2B2B2B2B2B2B2C2C2C2C2C2C2C2D2D2D2D2D2D2D2D2E2E2E2E2E2E2E2F2F2F",
      INIT_6E => X"2F2F2F2F2F2F2F30303030303030303031313131313131313132323232323232",
      INIT_6F => X"2A2A2B2B2B2B2B2B2B2C2C2C2C2C2C2C2D2D2D2D2D2D2D2D2E2E2E2E2E2E2E2F",
      INIT_70 => X"2E2E2F2F2F2F2F2F2F2F30303030303030303031313131313131313132323232",
      INIT_71 => X"2A2A2A2A2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2D2D2D2D2D2D2D2E2E2E2E2E2E",
      INIT_72 => X"2E2E2E2E2E2F2F2F2F2F2F2F2F30303030303030303031313131313131313131",
      INIT_73 => X"2A2A2A2A2A2A2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2D2D2D2D2D2D2D2D2E2E2E",
      INIT_74 => X"2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F30303030303030303030313131313131",
      INIT_75 => X"292A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2D2D2D2D2D2D2D2D2E",
      INIT_76 => X"2D2D2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F2F30303030303030303030313131",
      INIT_77 => X"2929292A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2D2D2D2D2D2D",
      INIT_78 => X"2D2D2D2D2D2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F2F2F303030303030303030",
      INIT_79 => X"29292929292A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2D2D2D2D",
      INIT_7A => X"2D2D2D2D2D2D2D2E2E2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F2F303030303030",
      INIT_7B => X"292929292929292A2A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C2C2D",
      INIT_7C => X"2C2D2D2D2D2D2D2D2D2D2E2E2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F2F2F3030",
      INIT_7D => X"2829292929292929292A2A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2C2C2C2C2C2C2C",
      INIT_7E => X"2C2C2C2C2D2D2D2D2D2D2D2D2D2E2E2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F2F",
      INIT_7F => X"28282829292929292929292A2A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2B2C2C2C2C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr is
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(13 downto 6),
      \douta[13]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[13]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[13]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[13]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[13]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[13]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[13]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[13]\(0) => \ramloop[2].ram.r_n_7\
    );
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(5 downto 2)
    );
\ramloop[2].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.80295 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_4 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_4 : entity is "rom_lut_muon_inv_dr_sq_4,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_4 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.80295 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_4_blk_mem_gen_v8_4_4
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(13 downto 0) => B"00000000000000",
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => douta(13 downto 0),
      doutb(13 downto 0) => NLW_U0_doutb_UNCONNECTED(13 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(13 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(13 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(13 downto 0) => B"00000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
