$date
	Sun Oct 23 02:52:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#484480
b1100 !
1"
#484482
b1100 &
b1100 %
1$
#484483
0"
#484486
b110 &
b110 %
#484490
b11 &
b11 %
#484494
b1010 &
b1010 %
#484498
b101 &
b101 %
#484502
b10000 &
b10000 %
#484506
b1000 &
b1000 %
#484510
b100 &
b100 %
#484514
b10 &
b10 %
#484518
b1 &
1#
b1 %
#484522
b0 &
b0 %
0#
0$
#1471229
b100 !
1"
#1471230
b100 &
b100 %
1$
#1471231
0"
#1471234
b10 &
b10 %
#1471238
b1 &
1#
b1 %
#1471242
b0 &
b0 %
0#
0$
#2480265
b10010 !
1"
#2480266
b10010 &
b10010 %
1$
#2480267
0"
#2480270
b1001 &
b1001 %
#2480274
b11100 &
b11100 %
#2480278
b1110 &
b1110 %
#2480282
b111 &
b111 %
#2480286
b10110 &
b10110 %
#2480290
b1011 &
b1011 %
#2480294
b100010 &
b100010 %
#2480298
b10001 &
b10001 %
#2480302
b110100 &
b110100 %
#2480306
b11010 &
b11010 %
#2480310
b1101 &
b1101 %
#2480314
b101000 &
b101000 %
#2480318
b10100 &
b10100 %
#2480322
b1010 &
b1010 %
#2480326
b101 &
b101 %
#2480330
b10000 &
b10000 %
#2480334
b1000 &
b1000 %
#2480338
b100 &
b100 %
#2480342
b10 &
b10 %
#2480346
b1 &
b1 %
1#
#2480350
b0 &
0#
b0 %
0$
#4500012
