# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.rtlib.muxes.Mux21 i21 27000 15000 @N 1001 7 1101001_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i20 20400 15000 @N 1001 3 000_B 1.0E-8
hades.models.rtlib.io.IpinVector Endere\u00e7o_Virtual 3600 5400 @N 1001 11 00011001001_B 1.0E-9 0
hades.models.rtlib.register.Reg EndPag1 -1200 16200 @N 1001 7 1001110_B 1.0E-8
hades.models.rtlib.memory.RAM i9 24000 5400 @N 1001 8 1 inicio.rom
hades.models.rtlib.io.Subset i8 12600 11400 @N 1001 32 6 0 1001001_B 1.0E-8
hades.models.meta.Label i7 -3600 4800 @N 1001 1 0 5 0 12 0.0 4 3\u0020bits\u0020-\u003e\u0020n.\u0020pag\u003b\u00204\u0020bits-\u003e\u0020offset\u003b\u00204\u0020bits\u0020-\u003e\u0020endereco
hades.models.rtlib.muxes.Mux21 i6 600 12000 @N 1001 7 0001100_B 1.0E-8
hades.models.rtlib.io.Merge i5 3000 9600 @N 1001 7 4 3 0000000_B 1.0E-8
hades.models.rtlib.io.SmallConstant i4 600 7200 @N 1001 4 0000_B 1.0E-8
hades.models.rtlib.io.OpinVector i3 16200 12600 @N 1001 32 1.0E-9 0
hades.models.fsm.FsmWrapper i2 5400 4800 @N 1001 Paginacao.fsm
hades.models.rtlib.io.SelectBit i1 27600 11400 @N 1001 1 0 1.0E-8
hades.models.rtlib.io.Subset i0 3600 7800 @N 1001 11 10 8 000_B 1.0E-8
hades.models.rtlib.io.Subset i19 600 19200 @N 1001 7 2 0 110_B 1.0E-8
hades.models.rtlib.io.Subset i18 -6600 10200 @N 1001 7 2 0 000_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i17 11400 15000 @N 1001 7 1101001_B 1.0E-8
hades.models.rtlib.io.SmallConstant i16 27000 3000 @N 1001 1 1_B 1.0E-8
hades.models.rtlib.io.Merge i15 6000 18000 @N 1001 7 3 4 1101001_B 1.0E-8
hades.models.rtlib.io.SmallConstant i14 31200 12600 @N 1001 7 0000111_B 1.0E-8
hades.models.rtlib.io.Subset i13 6600 16200 @N 1001 11 3 0 1001_B 1.0E-8
hades.models.rtlib.io.Merge i12 -1800 10200 @N 1001 7 3 4 0001100_B 1.0E-8
hades.models.rtlib.io.Subset i11 -1200 7800 @N 1001 11 7 4 1100_B 1.0E-8
hades.models.gates.InvSmall i10 27600 12600 @N 1001 5.0E-9
hades.models.rtlib.register.CounterRE Fetch 1800 22200 @N 1001 4 0000_B 1.0E-8
hades.models.io.Ipin Ligar -1800 1800 @N 1001  U
hades.models.rtlib.register.Reg EndPag -8400 7200 @N 1001 7 0000000_B 1.0E-8
hades.models.rtlib.memory.RAM virtual 24600 19200 @N 1001 2048 32 virtual.rom
hades.models.rtlib.register.CounterRE FIFO 15600 1800 @N 1001 3 010_B 1.0E-8
hades.models.rtlib.io.Merge i31 -6600 24600 @N 1001 7 3 4 1100000_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i30 -7800 25800 @N 1001 7 1101001_B 1.0E-8
hades.models.io.Ipin Clock -1800 3000 @N 1001  0
hades.models.rtlib.compare.CompareEqual i29 3000 25800 @N 1001 4 0 1.0E-8
hades.models.rtlib.io.SmallConstant i28 6600 23400 @N 1001 4 1111_B 1.0E-8
hades.models.rtlib.io.Subset i27 -3600 22800 @N 1001 11 10 4 0001100_B 1.0E-8
hades.models.rtlib.io.Merge i26 0 25800 @N 1001 11 7 4 00011000000_B 1.0E-8
hades.models.rtlib.compare.CompareEqual i25 12000 24000 @N 1001 32 0 1.0E-8
hades.models.rtlib.io.SmallConstant i24 12000 21600 @N 1001 32 00000000000000000000000000000111_B 1.0E-8
hades.models.io.Constant1 i23 18600 22800 @N 1001
hades.models.io.Constant0 i22 18600 21000 @N 1001
hades.models.rtlib.memory.RAM ram 12600 5400 @N 1001 128 32 ram.rom
[end components]
[signals]
hades.signals.SignalStdLogicVector n9_0 7 2 i6 Y i17 A0 5 2 2400 13800 2400 14400 2 2400 14400 10200 14400 2 10200 14400 12600 14400 2 12600 14400 13800 14400 2 13800 14400 13800 15000 0 
hades.signals.SignalStdLogicVector n31 7 2 i21 Y i30 A0 8 2 28800 16800 28800 18000 2 28800 18000 32400 18000 2 32400 18000 32400 26400 2 32400 26400 32400 27600 2 32400 27600 32400 28800 2 32400 28800 -4200 28800 2 -4200 28800 -4200 25800 2 -4200 25800 -5400 25800 0 
hades.signals.SignalStdLogicVector n30 4 2 i28 Y i29 B 3 2 7200 24600 7200 25200 2 7200 25200 5400 25200 2 5400 25200 5400 25800 0 
hades.signals.SignalStdLogic1164 n0_1_1_0 6 Ligar Y FIFO ENA FIFO NR Fetch ENA Fetch NR i2 nreset 21 2 9000 1800 14400 1800 2 8400 1800 9000 1800 2 7200 1800 7800 1800 2 7800 1800 8400 1800 2 4800 1800 7200 1800 2 14400 1800 14400 2400 2 14400 2400 15600 2400 2 600 1800 4800 1800 2 14400 2400 14400 3600 2 14400 3600 15600 3600 2 4800 1800 4800 5400 2 4800 5400 5400 5400 2 -1800 1800 600 1800 2 600 1800 600 600 2 600 600 -4800 600 2 -4800 600 -4800 22200 2 -4800 22200 1200 22200 2 1200 22200 1200 22800 2 1200 22800 1800 22800 2 1200 22800 1200 24000 2 1200 24000 1800 24000 4 14400 2400 1200 22800 600 1800 4800 1800 
hades.signals.SignalStdLogic1164 n21_0 2 i10 Y i2 miss 8 2 22200 12600 22200 11400 2 22200 11400 22200 1200 2 22200 1200 6000 1200 2 6000 1200 6000 4200 2 6000 4200 6000 7200 2 6000 7200 5400 7200 2 22200 12600 29400 12600 2 29400 12600 29400 13200 0 
hades.signals.SignalStdLogicVector n29 11 2 i26 Y virtual A 4 2 0 26400 0 27600 2 0 27600 23400 27600 2 23400 27600 23400 21600 2 23400 21600 24600 21600 0 
hades.signals.SignalStdLogic1164 n28 2 i25 Y i2 full 5 2 13800 25800 13800 26400 2 13800 26400 9000 26400 2 9000 26400 8400 26400 2 8400 26400 8400 7800 2 8400 7800 5400 7800 0 
hades.signals.SignalStdLogic1164 n10_0_0 2 i2 salva_end EndPag CLK 14 2 10200 10200 11400 10200 2 11400 10200 11400 10800 2 11400 10800 9600 12000 2 9600 12000 6000 12000 2 6000 12000 6000 13800 2 6000 13800 4800 13800 2 4800 13800 1800 14400 2 1800 14400 -4200 14400 2 -4200 14400 -6000 14400 2 -6000 14400 -8400 14400 2 -8400 14400 -9000 14400 2 -9000 14400 -9000 8400 2 -9000 8400 -8400 8400 2 10200 10200 10200 10200 0 
hades.signals.SignalStdLogicVector n27 32 2 i24 Y i25 A 3 2 12600 22800 12600 23400 2 12600 23400 13200 23400 2 13200 23400 13200 24000 0 
hades.signals.SignalStdLogic1164 n26 2 i23 Y virtual nWE 3 2 19800 23400 21000 23400 2 21000 23400 21000 22200 2 21000 22200 24600 22200 0 
hades.signals.SignalStdLogic1164 n25 2 i22 Y virtual nCS 3 2 19800 21600 21000 21600 2 21000 21600 21000 21000 2 21000 21000 24600 21000 0 
hades.signals.SignalStdLogicVector n24 32 2 virtual DOUT ram DIN 7 2 16200 5400 16200 4800 2 16200 4800 25200 4800 2 25200 4800 25200 2400 2 25200 2400 33600 2400 2 33600 2400 33600 25200 2 33600 25200 28200 25200 2 28200 25200 28200 24000 0 
hades.signals.SignalStdLogicVector n23 1 2 i16 Y i9 DIN 1 2 27600 4200 27600 5400 0 
hades.signals.SignalStdLogic1164 n22 2 i1 Y i10 A 1 2 27600 12000 27600 13200 0 
hades.signals.SignalStdLogicVector n20 1 2 i9 DOUT i1 A 1 2 27600 10200 27600 11400 0 
hades.signals.SignalStdLogicVector n14_0 3 4 i19 Y i15 A i20 A1 i31 A 13 2 600 19800 600 20400 2 600 20400 3600 20400 2 3600 20400 3600 17400 2 3600 17400 5400 17400 2 5400 17400 5400 18000 2 3600 20400 19800 20400 2 19800 20400 19800 13800 2 19800 13800 21600 13800 2 21600 13800 21600 15000 2 600 20400 600 24000 2 600 24000 -6600 24000 2 -6600 24000 -7200 24000 2 -7200 24000 -7200 24600 2 600 20400 3600 20400 
hades.signals.SignalStdLogicVector n9 3 2 i20 Y i9 A 6 2 22200 16800 22200 18000 2 22200 18000 24600 18000 2 24600 18000 24600 10800 2 24600 10800 22800 10800 2 22800 10800 22800 7800 2 22800 7800 24000 7800 0 
hades.signals.SignalStdLogic1164 n8 3 i2 mux1 i6 S i20 S 10 2 600 13200 -600 13200 2 -600 13200 -600 15000 2 10200 15000 10800 15000 2 10800 15000 10800 8400 2 10800 8400 10200 8400 2 -600 15000 10200 15000 2 10200 15000 10200 18600 2 10200 18600 19200 18600 2 19200 18600 19200 16200 2 19200 16200 20400 16200 1 10200 15000 
hades.signals.SignalStdLogic1164 n32_1 3 i2 clock_fetch Fetch CLK i30 S 8 2 10200 12600 11400 12600 2 11400 22800 11400 23400 2 11400 12600 11400 22800 2 6000 23400 1800 23400 2 11400 23400 6000 23400 2 6000 23400 6000 24600 2 6000 24600 -7800 24600 2 -7800 24600 -7800 27000 1 6000 23400 
hades.signals.SignalStdLogicVector n7 7 2 EndPag Q i18 A 1 2 -6600 9600 -6600 10200 0 
hades.signals.SignalStdLogic1164 n6 3 i2 mem_read ram nCS i9 nCS 2 2 10200 7200 12600 7200 2 12600 7200 24000 7200 1 12600 7200 
hades.signals.SignalStdLogicVector n5 7 2 i5 Y i6 A1 3 2 3000 10200 3000 10800 2 3000 10800 1800 10800 2 1800 10800 1800 12000 0 
hades.signals.SignalStdLogicVector n4 3 2 i0 Y i5 B 1 2 3600 9600 3600 8400 0 
hades.signals.SignalStdLogic1164 n3 2 Clock Y i2 clk 3 2 -1800 3000 4200 3000 2 4200 3000 4200 6000 2 4200 6000 5400 6000 0 
hades.signals.SignalStdLogicVector n7_0_0_0 7 3 i8 Y EndPag1 D EndPag D 14 2 12600 12000 12600 12600 2 12600 12600 4800 12600 2 4800 12600 4800 11400 2 4800 11400 2400 11400 2 2400 11400 1200 10200 2 1200 10200 600 9600 2 600 9600 600 9000 2 600 9000 0 6600 2 0 6600 -6600 6600 2 -6600 6600 -6600 7200 2 4800 12600 4800 15600 2 4800 15600 2400 15600 2 2400 15600 600 15600 2 600 15600 600 16200 1 4800 12600 
hades.signals.SignalStdLogicVector n2 7 2 i27 Y i26 A 3 2 -3600 23400 -3600 25200 2 -3600 25200 -600 25200 2 -600 25200 -600 25800 0 
hades.signals.SignalStdLogic1164 n1 3 i2 mem_write ram nWE i9 nWE 4 2 10200 7800 10800 7800 2 10800 7800 12000 8400 2 12000 8400 12600 8400 2 12600 8400 24000 8400 1 12600 8400 
hades.signals.SignalStdLogicVector n0 32 4 ram DOUT i3 A i8 A i25 B 9 2 16200 10800 16200 12600 2 16200 10200 16200 10800 2 15600 10800 12600 10800 2 12600 10800 12600 11400 2 16200 10800 15600 10800 2 15600 10800 15600 22800 2 15600 22800 15600 23400 2 15600 23400 14400 23400 2 14400 23400 14400 24000 2 16200 10800 15600 10800 
hades.signals.SignalStdLogicVector n4_0 4 2 i4 Y i5 A 3 2 1200 8400 1200 9000 2 1200 9000 2400 9000 2 2400 9000 2400 9600 0 
hades.signals.SignalStdLogic1164 n31_0 2 i29 Y i2 fim_fetch 5 2 4800 27600 4800 28200 2 4800 28200 9600 28200 2 9600 28200 9600 22800 2 9600 22800 9600 8400 2 9600 8400 5400 8400 0 
hades.signals.SignalStdLogicVector n19 7 2 i14 Y i21 A1 3 2 31800 13800 31800 14400 2 31800 14400 28200 14400 2 28200 14400 28200 15000 0 
hades.signals.SignalStdLogic1164 n18 2 i2 salva_end2 EndPag1 CLK 5 2 10200 10800 10800 10800 2 10800 10800 10800 21600 2 10800 21600 -2400 21600 2 -2400 17400 -1200 17400 2 -2400 17400 -2400 21600 0 
hades.signals.SignalStdLogic1164 n17 2 i2 mux2 i17 S 4 2 10200 11400 10800 11400 2 10800 11400 10800 16200 2 10800 11400 10800 16200 2 10800 16200 11400 16200 2 10800 11400 10800 16200 
hades.signals.SignalStdLogicVector n16 7 2 i15 Y i17 A1 5 2 6000 18600 6000 19800 2 6000 19800 9000 19800 2 9000 19800 9000 13800 2 9000 13800 12600 13800 2 12600 13800 12600 15000 0 
hades.signals.SignalStdLogicVector n15 4 2 i13 Y i15 B 1 2 6600 16800 6600 18000 0 
hades.signals.SignalStdLogicVector n14 7 2 i31 Y i30 A1 1 2 -6600 25200 -6600 25800 0 
hades.signals.SignalStdLogicVector n13 7 2 EndPag1 Q i19 A 1 2 600 18600 600 19200 0 
hades.signals.SignalStdLogicVector n12 7 2 i12 Y i6 A0 3 2 -1800 10800 -1800 11400 2 -1800 11400 1200 11400 2 1200 11400 3000 12000 0 
hades.signals.SignalStdLogicVector n11 3 3 i18 Y i12 A i20 A0 10 2 -6600 10800 -6600 11400 2 -6600 11400 -4200 11400 2 -4200 11400 -4200 9600 2 -4200 9600 -2400 9600 2 -2400 9600 -2400 10200 2 -4200 11400 -4200 21000 2 -4200 21000 18000 21000 2 18000 21000 18000 14400 2 18000 14400 22800 14400 2 22800 14400 22800 15000 1 -4200 11400 
hades.signals.SignalStdLogicVector n10 4 4 Fetch Q i26 B i29 A i31 B 10 2 1800 25200 600 25200 2 600 25200 600 25800 2 4200 25200 3600 25200 2 4200 25200 4200 25800 2 3600 25200 3600 24600 2 3600 25200 1800 25200 2 1800 25200 1800 27000 2 1800 27000 -3600 27000 2 -3600 27000 -4200 24600 2 -4200 24600 -6000 24600 2 3600 25200 1800 25200 
hades.signals.SignalStdLogicVector n2_0 11 5 Endereço_Virtual Y i0 A i13 A i11 A i27 A 16 2 3600 6600 3600 7800 2 3600 5400 3600 6600 2 1800 6600 600 6600 2 600 6600 -1200 7200 2 -1200 7200 -1200 7800 2 3600 6600 4200 6600 2 4200 6600 4200 10800 2 4200 10800 4800 10800 2 4800 10800 5400 12000 2 5400 12000 5400 15600 2 5400 15600 6600 15600 2 6600 15600 6600 16200 2 3600 6600 1800 6600 2 -1200 7200 -3600 7200 2 -3600 7200 -3600 21600 2 -3600 21600 -3600 22800 2 -1200 7200 3600 6600 
hades.signals.SignalStdLogic1164 n19_3 0 1 2 10800 12000 10800 13200 0 
hades.signals.SignalStdLogic1164 n19_2 2 i2 verificaFull i21 S 5 2 25800 13200 25800 16200 2 25800 16200 27000 16200 2 25800 13200 10800 13200 2 10800 13200 10800 12000 2 10800 12000 10200 12000 0 
hades.signals.SignalStdLogicVector n19_1 7 2 i30 Y ram A 9 2 12000 7800 12600 7800 2 12000 10800 12000 7800 2 12000 7800 12600 7800 2 12000 10800 12000 13200 2 12000 13200 15000 13200 2 15000 13200 15000 16800 2 15000 16800 15000 28200 2 15000 28200 -6000 28200 2 -6000 28200 -6000 27600 2 12600 7800 12000 7800 
hades.signals.SignalStdLogicVector n19_0 7 2 i17 Y i21 A0 9 2 13200 16800 13200 18000 2 13200 18000 15600 18000 2 15600 18000 21000 18000 2 21000 18000 21000 19200 2 21000 19200 25200 19200 2 25200 19200 25200 14400 2 25200 14400 28200 14400 2 28200 14400 29400 14400 2 29400 14400 29400 15000 0 
hades.signals.SignalStdLogicVector n10_0 4 2 i11 Y i12 B 2 2 -1200 9000 -1200 10200 2 -1200 8400 -1200 9000 0 
hades.signals.SignalStdLogic1164 n1_1 2 i2 FIFO FIFO CLK 4 2 10200 9600 11400 9600 2 11400 9600 11400 3000 2 11400 3000 15600 3000 2 10200 9600 10200 9600 0 
[end signals]
[end]
