# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do tlc5620_drive_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work rtl_work 
# Modifying C:/modeltech64_2020.4/win64/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/tlc5620_drive/rtl {D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive_issp.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:25:51 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/tlc5620_drive/rtl" D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive_issp.v 
# -- Compiling module tlc5620_drive_issp
# 
# Top level modules:
# 	tlc5620_drive_issp
# End time: 16:25:51 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/tlc5620_drive/rtl {D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:25:51 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/tlc5620_drive/rtl" D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive.v 
# -- Compiling module tlc5620_drive
# 
# Top level modules:
# 	tlc5620_drive
# End time: 16:25:51 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib my_issp
# vmap my_issp my_issp
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap my_issp my_issp 
# Modifying C:/modeltech64_2020.4/win64/../modelsim.ini
# vlog -vlog01compat -work my_issp +incdir+d:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp {d:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp/my_issp.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:25:51 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work my_issp "+incdir+d:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp" d:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp/my_issp.v 
# -- Compiling module my_issp
# 
# Top level modules:
# 	my_issp
# End time: 16:25:51 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work my_issp +incdir+d:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp/submodules {d:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp/submodules/altsource_probe_top.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:25:51 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work my_issp "+incdir+d:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp/submodules" d:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp/submodules/altsource_probe_top.v 
# -- Compiling module altsource_probe_top
# 
# Top level modules:
# 	altsource_probe_top
# End time: 16:25:52 on Sep 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/git-repository/fpga_training/tlc5620_drive/prj/../sim {D:/git-repository/fpga_training/tlc5620_drive/prj/../sim/tlc5620_drive_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:25:52 on Sep 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/git-repository/fpga_training/tlc5620_drive/prj/../sim" D:/git-repository/fpga_training/tlc5620_drive/prj/../sim/tlc5620_drive_tb.v 
# -- Compiling module tlc5620_drive_tb
# 
# Top level modules:
# 	tlc5620_drive_tb
# End time: 16:25:52 on Sep 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L my_issp -voptargs="+acc"  tlc5620_drive_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L my_issp -voptargs=""+acc"" tlc5620_drive_tb 
# Start time: 16:25:52 on Sep 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tlc5620_drive_tb(fast)
# Loading work.tlc5620_drive(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Causality operation skipped due to absence of debug database file
# End time: 22:39:16 on Sep 18,2024, Elapsed time: 6:13:24
# Errors: 0, Warnings: 0
