// Seed: 3467347643
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout logic [7:0] id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_3[-1] = |id_3;
  tri id_5 = {-1, id_5, 1'd0, id_4, id_1} + 1'd0 - 1'b0;
  assign id_2[-1'b0] = -1;
  module_0 modCall_1 ();
  logic [id_4 : 1] id_6 = {-1, (id_5)};
endmodule
