<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_request_mask_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="classes.html"><span>Alphabetical&nbsp;List</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>octeon_request_mask_t Struct Reference</h1><!-- doxytag: class="octeon_request_mask_t" --><code>#include &lt;<a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>&gt;</code>
<p>
<hr><a name="_details"></a><h2>Detailed Description</h2>
A bit mask describing the response mode, DMA mode, response order and instruction queue to use for a request. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l00632">632</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__request__mask__t.html#afe5d26f987a833ff530fc5b86921391">resp_mode</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use a value of type OCTEON_RESP_MODE.  <a href="#afe5d26f987a833ff530fc5b86921391"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__request__mask__t.html#1c71e257020bf94887e9d883e2a23c51">dma_mode</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use a value of type OCTEON_DMA_MODE.  <a href="#1c71e257020bf94887e9d883e2a23c51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__request__mask__t.html#51d59127850a67b66e2c2d7aca41c4f0">resp_order</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use a value of type OCTEON_RESP_ORDER.  <a href="#51d59127850a67b66e2c2d7aca41c4f0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__request__mask__t.html#0a6013d6cc15e0db332469fc2ffd0837">ignore_signal</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If set, the driver will ignore any pending signals when processing a BLOCKING request.  <a href="#0a6013d6cc15e0db332469fc2ffd0837"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__request__mask__t.html#b1e85ba62b35b9aa83e888abd90c434a">iq_no</a>:5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The Input queue on which the request will be sent to Octeon.  <a href="#b1e85ba62b35b9aa83e888abd90c434a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__request__mask__t.html#2f1395b0d1a23dcdf79aa71b0b9d9cd8">rsvd</a>:19</td></tr>

</table>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="1c71e257020bf94887e9d883e2a23c51"></a><!-- doxytag: member="octeon_request_mask_t::dma_mode" ref="1c71e257020bf94887e9d883e2a23c51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__request__mask__t.html#1c71e257020bf94887e9d883e2a23c51">octeon_request_mask_t::dma_mode</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Use a value of type OCTEON_DMA_MODE. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l00638">638</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
<p>
Referenced by <a class="el" href="cavium__defs_8h-source.html#l00941">SET_REQ_INFO_DMA_MODE()</a>, and <a class="el" href="cavium__defs_8h-source.html#l01051">SET_SOFT_REQ_DMA_MODE()</a>.
</div>
</div><p>
<a class="anchor" name="0a6013d6cc15e0db332469fc2ffd0837"></a><!-- doxytag: member="octeon_request_mask_t::ignore_signal" ref="0a6013d6cc15e0db332469fc2ffd0837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__request__mask__t.html#0a6013d6cc15e0db332469fc2ffd0837">octeon_request_mask_t::ignore_signal</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
If set, the driver will ignore any pending signals when processing a BLOCKING request. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l00645">645</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="b1e85ba62b35b9aa83e888abd90c434a"></a><!-- doxytag: member="octeon_request_mask_t::iq_no" ref="b1e85ba62b35b9aa83e888abd90c434a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__request__mask__t.html#b1e85ba62b35b9aa83e888abd90c434a">octeon_request_mask_t::iq_no</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The Input queue on which the request will be sent to Octeon. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l00648">648</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
<p>
Referenced by <a class="el" href="cavium__defs_8h-source.html#l00979">SET_REQ_INFO_IQ_NO()</a>.
</div>
</div><p>
<a class="anchor" name="afe5d26f987a833ff530fc5b86921391"></a><!-- doxytag: member="octeon_request_mask_t::resp_mode" ref="afe5d26f987a833ff530fc5b86921391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__request__mask__t.html#afe5d26f987a833ff530fc5b86921391">octeon_request_mask_t::resp_mode</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Use a value of type OCTEON_RESP_MODE. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l00635">635</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
<p>
Referenced by <a class="el" href="cavium__defs_8h-source.html#l00966">SET_REQ_INFO_RESP_MODE()</a>, and <a class="el" href="cavium__defs_8h-source.html#l01083">SET_SOFT_REQ_RESP_MODE()</a>.
</div>
</div><p>
<a class="anchor" name="51d59127850a67b66e2c2d7aca41c4f0"></a><!-- doxytag: member="octeon_request_mask_t::resp_order" ref="51d59127850a67b66e2c2d7aca41c4f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__request__mask__t.html#51d59127850a67b66e2c2d7aca41c4f0">octeon_request_mask_t::resp_order</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Use a value of type OCTEON_RESP_ORDER. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l00641">641</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
<p>
Referenced by <a class="el" href="cavium__defs_8h-source.html#l00953">SET_REQ_INFO_RESP_ORDER()</a>, and <a class="el" href="cavium__defs_8h-source.html#l01067">SET_SOFT_REQ_RESP_ORDER()</a>.
</div>
</div><p>
<a class="anchor" name="2f1395b0d1a23dcdf79aa71b0b9d9cd8"></a><!-- doxytag: member="octeon_request_mask_t::rsvd" ref="2f1395b0d1a23dcdf79aa71b0b9d9cd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__request__mask__t.html#2f1395b0d1a23dcdf79aa71b0b9d9cd8">octeon_request_mask_t::rsvd</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l00650">650</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:41:00 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
