Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system.qsys --block-symbol-file --output-directory=/home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading MCCP/soc_system.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 20.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding alt_vip_cl_cvo_0 [alt_vip_cl_cvo 20.1]
Progress: Parameterizing module alt_vip_cl_cvo_0
Progress: Adding axi_lw_master_bridge [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module axi_lw_master_bridge
Progress: Adding axi_master_bridge [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module axi_master_bridge
Progress: Adding on_chip_to_dma_bridge [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module on_chip_to_dma_bridge
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Adding sys_pll [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_pll
Progress: Adding video_buffer [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module video_buffer
Progress: Adding video_dma_0 [video_dma 1.0]
Progress: Parameterizing module video_dma_0
Progress: Adding videocard_new_0 [videocard_new 1.0]
Progress: Parameterizing module videocard_new_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.ARM_A9_HPS: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sys_pll: Refclk Freq: 50.0
Warning: soc_system.: You have exported the interface alt_vip_cl_cvo_0.din but not its associated clock interface.  Export the driver of alt_vip_cl_cvo_0.main_clock
Warning: soc_system.: You have exported the interface alt_vip_cl_cvo_0.din but not its associated reset interface.  Export the driver(s) of alt_vip_cl_cvo_0.main_reset
Warning: soc_system.: You have exported the interface video_dma_0.avalon_streaming_source but not its associated clock interface.  Export video_dma_0.clock
Warning: soc_system.: You have exported the interface video_dma_0.avalon_streaming_source but not its associated reset interface.  Export video_dma_0.reset
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system.qsys --synthesis=VERILOG --output-directory=/home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading MCCP/soc_system.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 20.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding alt_vip_cl_cvo_0 [alt_vip_cl_cvo 20.1]
Progress: Parameterizing module alt_vip_cl_cvo_0
Progress: Adding axi_lw_master_bridge [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module axi_lw_master_bridge
Progress: Adding axi_master_bridge [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module axi_master_bridge
Progress: Adding on_chip_to_dma_bridge [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module on_chip_to_dma_bridge
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Adding sys_pll [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_pll
Progress: Adding video_buffer [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module video_buffer
Progress: Adding video_dma_0 [video_dma 1.0]
Progress: Parameterizing module video_dma_0
Progress: Adding videocard_new_0 [videocard_new 1.0]
Progress: Parameterizing module videocard_new_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.ARM_A9_HPS: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sys_pll: Refclk Freq: 50.0
Warning: soc_system.: You have exported the interface alt_vip_cl_cvo_0.din but not its associated clock interface.  Export the driver of alt_vip_cl_cvo_0.main_clock
Warning: soc_system.: You have exported the interface alt_vip_cl_cvo_0.din but not its associated reset interface.  Export the driver(s) of alt_vip_cl_cvo_0.main_reset
Warning: soc_system.: You have exported the interface video_dma_0.avalon_streaming_source but not its associated clock interface.  Export video_dma_0.clock
Warning: soc_system.: You have exported the interface video_dma_0.avalon_streaming_source but not its associated reset interface.  Export video_dma_0.reset
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave axi_master_bridge.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_lw_axi_master and slave axi_lw_master_bridge.s0 because the master is of type axi and the slave is of type avalon.
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Interconnect is inserted between master on_chip_to_dma_bridge.m0 and slave ARM_A9_HPS.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master on_chip_to_dma_bridge.m0 and slave ARM_A9_HPS.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master on_chip_to_dma_bridge.m0 and slave ARM_A9_HPS.f2h_sdram0_data because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master axi_master_bridge.m0 and slave videocard_new_0.memory_main because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master axi_master_bridge.m0 and slave videocard_new_0.memory_main because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master axi_master_bridge.m0 and slave videocard_new_0.memory_main because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master axi_master_bridge.m0 and slave videocard_new_0.memory_main because the master has address signal 20 bit wide, but the slave is 17 bit wide.
Info: Interconnect is inserted between master axi_master_bridge.m0 and slave videocard_new_0.memory_main because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master axi_master_bridge.m0 and slave videocard_new_0.memory_main because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Warning: ARM_A9_HPS: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Info: ARM_A9_HPS: "soc_system" instantiated altera_hps "ARM_A9_HPS"
Info: alt_vip_cl_cvo_0: "soc_system" instantiated alt_vip_cl_cvo "alt_vip_cl_cvo_0"
Info: axi_lw_master_bridge: "soc_system" instantiated altera_avalon_mm_bridge "axi_lw_master_bridge"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sys_pll: "soc_system" instantiated altera_up_avalon_sys_sdram_pll "sys_pll"
Info: video_dma_0: "soc_system" instantiated video_dma "video_dma_0"
Info: videocard_new_0: "soc_system" instantiated videocard_new "videocard_new_0"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_4: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_5: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_5"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: video_in: "alt_vip_cl_cvo_0" instantiated alt_vip_video_input_bridge "video_in"
Info: scheduler: "alt_vip_cl_cvo_0" instantiated alt_vip_cvo_scheduler "scheduler"
Info: sop_align: "alt_vip_cl_cvo_0" instantiated alt_vip_pip_sop_realign "sop_align"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cvo_core: "alt_vip_cl_cvo_0" instantiated alt_vip_cvo_core "cvo_core"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: sys_pll: "sys_pll" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: video_dma_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_dma_0_avalon_master_translator"
Info: on_chip_to_dma_bridge_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "on_chip_to_dma_bridge_s0_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: axi_master_bridge_s0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "axi_master_bridge_s0_agent"
Info: axi_master_bridge_s0_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "axi_master_bridge_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: axi_master_bridge_s0_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "axi_master_bridge_s0_burst_adapter"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: axi_master_bridge_s0_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "axi_master_bridge_s0_rsp_width_adapter"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: axi_lw_master_bridge_m0_agent: "mm_interconnect_3" instantiated altera_merlin_master_agent "axi_lw_master_bridge_m0_agent"
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_3" instantiated altera_merlin_router "router_002"
Info: axi_lw_master_bridge_m0_limiter: "mm_interconnect_3" instantiated altera_merlin_traffic_limiter "axi_lw_master_bridge_m0_limiter"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_3" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter_001: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_4" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_5" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_5" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_5" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_5" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_5" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_5" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: vid_front: "video_in" instantiated alt_vip_video_input_bridge_resp "vid_front"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: vid_back: "video_in" instantiated alt_vip_video_input_bridge_cmd "vid_back"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/release/videocard/aaaa/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 71 modules, 159 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
