Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jul  3 12:31:05 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PriorityEncoderOnDisplay_timing_summary_routed.rpt -pb PriorityEncoderOnDisplay_timing_summary_routed.pb -rpx PriorityEncoderOnDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : PriorityEncoderOnDisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.602        0.000                      0                   21        0.223        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        16.602        0.000                      0                   21        0.223        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.602ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.867ns (54.677%)  route 1.548ns (45.323%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/clk_filter/count_for_division.counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.523    seven_seg/clk_filter/counter[5]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.160 r  seven_seg/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.160    seven_seg/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  seven_seg/clk_filter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.277    seven_seg/clk_filter/counter0_carry__1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.600 r  seven_seg/clk_filter/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.803     8.403    seven_seg/clk_filter/data0[14]
    SLICE_X1Y88          LUT5 (Prop_lut5_I4_O)        0.334     8.737 r  seven_seg/clk_filter/count_for_division.counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.737    seven_seg/clk_filter/counter_0[14]
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.602    25.025    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[14]/C
                         clock pessimism              0.275    25.300    
                         clock uncertainty           -0.035    25.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.075    25.339    seven_seg/clk_filter/count_for_division.counter_reg[14]
  -------------------------------------------------------------------
                         required time                         25.339    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 16.602    

Slack (MET) :             16.704ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.832ns (56.040%)  route 1.437ns (43.960%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/clk_filter/count_for_division.counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.523    seven_seg/clk_filter/counter[5]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.160 r  seven_seg/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.160    seven_seg/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  seven_seg/clk_filter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.277    seven_seg/clk_filter/counter0_carry__1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.592 r  seven_seg/clk_filter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.693     8.285    seven_seg/clk_filter/data0[16]
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.307     8.592 r  seven_seg/clk_filter/count_for_division.counter[16]_i_2/O
                         net (fo=1, routed)           0.000     8.592    seven_seg/clk_filter/counter_0[16]
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.602    25.025    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/C
                         clock pessimism              0.275    25.300    
                         clock uncertainty           -0.035    25.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.031    25.295    seven_seg/clk_filter/count_for_division.counter_reg[16]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                 16.704    

Slack (MET) :             16.799ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 1.633ns (51.498%)  route 1.538ns (48.502%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/clk_filter/count_for_division.counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.523    seven_seg/clk_filter/counter[5]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.160 r  seven_seg/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.160    seven_seg/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.399 r  seven_seg/clk_filter/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.794     8.193    seven_seg/clk_filter/data0[11]
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.301     8.494 r  seven_seg/clk_filter/count_for_division.counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.494    seven_seg/clk_filter/counter_0[11]
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.601    25.024    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[11]/C
                         clock pessimism              0.275    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029    25.292    seven_seg/clk_filter/count_for_division.counter_reg[11]
  -------------------------------------------------------------------
                         required time                         25.292    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                 16.799    

Slack (MET) :             16.828ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.607ns (51.113%)  route 1.537ns (48.887%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/clk_filter/count_for_division.counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.523    seven_seg/clk_filter/counter[5]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.160 r  seven_seg/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.160    seven_seg/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.379 r  seven_seg/clk_filter/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.793     8.172    seven_seg/clk_filter/data0[9]
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.295     8.467 r  seven_seg/clk_filter/count_for_division.counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.467    seven_seg/clk_filter/counter_0[9]
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.601    25.024    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[9]/C
                         clock pessimism              0.275    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031    25.294    seven_seg/clk_filter/count_for_division.counter_reg[9]
  -------------------------------------------------------------------
                         required time                         25.294    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                 16.828    

Slack (MET) :             16.877ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.724ns (55.723%)  route 1.370ns (44.277%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/clk_filter/count_for_division.counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.523    seven_seg/clk_filter/counter[5]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.160 r  seven_seg/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.160    seven_seg/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  seven_seg/clk_filter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.277    seven_seg/clk_filter/counter0_carry__1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.496 r  seven_seg/clk_filter/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.625     8.122    seven_seg/clk_filter/data0[13]
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.295     8.417 r  seven_seg/clk_filter/count_for_division.counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.417    seven_seg/clk_filter/counter_0[13]
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.602    25.025    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[13]/C
                         clock pessimism              0.275    25.300    
                         clock uncertainty           -0.035    25.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.029    25.293    seven_seg/clk_filter/count_for_division.counter_reg[13]
  -------------------------------------------------------------------
                         required time                         25.293    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                 16.877    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/clockfx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.704ns (22.884%)  route 2.372ns (77.116%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.722     5.325    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  seven_seg/clk_filter/count_for_division.counter_reg[16]/Q
                         net (fo=2, routed)           1.532     7.313    seven_seg/clk_filter/counter[16]
    SLICE_X3Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.437 f  seven_seg/clk_filter/count_for_division.counter[16]_i_4/O
                         net (fo=17, routed)          0.841     8.277    seven_seg/clk_filter/count_for_division.counter[16]_i_4_n_0
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.124     8.401 r  seven_seg/clk_filter/clockfx_i_1/O
                         net (fo=1, routed)           0.000     8.401    seven_seg/clk_filter/clockfx_1
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.602    25.025    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/C
                         clock pessimism              0.275    25.300    
                         clock uncertainty           -0.035    25.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.029    25.293    seven_seg/clk_filter/clockfx_reg
  -------------------------------------------------------------------
                         required time                         25.293    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.704ns (23.060%)  route 2.349ns (76.940%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.722     5.325    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  seven_seg/clk_filter/count_for_division.counter_reg[16]/Q
                         net (fo=2, routed)           1.532     7.313    seven_seg/clk_filter/counter[16]
    SLICE_X3Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.437 r  seven_seg/clk_filter/count_for_division.counter[16]_i_4/O
                         net (fo=17, routed)          0.817     8.254    seven_seg/clk_filter/count_for_division.counter[16]_i_4_n_0
    SLICE_X1Y87          LUT5 (Prop_lut5_I1_O)        0.124     8.378 r  seven_seg/clk_filter/count_for_division.counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.378    seven_seg/clk_filter/counter_0[12]
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.601    25.024    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[12]/C
                         clock pessimism              0.275    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.031    25.294    seven_seg/clk_filter/count_for_division.counter_reg[12]
  -------------------------------------------------------------------
                         required time                         25.294    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             16.946ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.704ns (23.309%)  route 2.316ns (76.691%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.722     5.325    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  seven_seg/clk_filter/count_for_division.counter_reg[16]/Q
                         net (fo=2, routed)           1.532     7.313    seven_seg/clk_filter/counter[16]
    SLICE_X3Y85          LUT5 (Prop_lut5_I2_O)        0.124     7.437 r  seven_seg/clk_filter/count_for_division.counter[16]_i_4/O
                         net (fo=17, routed)          0.784     8.221    seven_seg/clk_filter/count_for_division.counter[16]_i_4_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     8.345 r  seven_seg/clk_filter/count_for_division.counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.345    seven_seg/clk_filter/counter_0[4]
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    25.023    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[4]/C
                         clock pessimism              0.275    25.298    
                         clock uncertainty           -0.035    25.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.029    25.291    seven_seg/clk_filter/count_for_division.counter_reg[4]
  -------------------------------------------------------------------
                         required time                         25.291    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 16.946    

Slack (MET) :             16.977ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.750ns (58.418%)  route 1.246ns (41.582%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 25.025 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/clk_filter/count_for_division.counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.523    seven_seg/clk_filter/counter[5]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.160 r  seven_seg/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.160    seven_seg/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.277 r  seven_seg/clk_filter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.277    seven_seg/clk_filter/counter0_carry__1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.516 r  seven_seg/clk_filter/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.501     8.017    seven_seg/clk_filter/data0[15]
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.301     8.318 r  seven_seg/clk_filter/count_for_division.counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.318    seven_seg/clk_filter/counter_0[15]
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.602    25.025    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[15]/C
                         clock pessimism              0.275    25.300    
                         clock uncertainty           -0.035    25.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.031    25.295    seven_seg/clk_filter/count_for_division.counter_reg[15]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 16.977    

Slack (MET) :             17.001ns  (required time - arrival time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.722ns (57.977%)  route 1.248ns (42.023%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/clk_filter/count_for_division.counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.523    seven_seg/clk_filter/counter[5]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.160 r  seven_seg/clk_filter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.160    seven_seg/clk_filter/counter0_carry__0_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.483 r  seven_seg/clk_filter/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.504     7.987    seven_seg/clk_filter/data0[10]
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.306     8.293 r  seven_seg/clk_filter/count_for_division.counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.293    seven_seg/clk_filter/counter_0[10]
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.601    25.024    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[10]/C
                         clock pessimism              0.275    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.031    25.294    seven_seg/clk_filter/count_for_division.counter_reg[10]
  -------------------------------------------------------------------
                         required time                         25.294    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                 17.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.190ns (55.453%)  route 0.153ns (44.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.602     1.521    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seven_seg/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.153     1.815    seven_seg/counter_instance/clockfx
    SLICE_X1Y86          LUT4 (Prop_lut4_I2_O)        0.049     1.864 r  seven_seg/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    seven_seg/counter_instance/c[2]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.107     1.641    seven_seg/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.927%)  route 0.153ns (45.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.602     1.521    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seven_seg/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.153     1.815    seven_seg/counter_instance/clockfx
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.860 r  seven_seg/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    seven_seg/counter_instance/c[1]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092     1.626    seven_seg/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.615%)  route 0.205ns (52.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.602     1.521    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seven_seg/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.205     1.867    seven_seg/counter_instance/clockfx
    SLICE_X1Y86          LUT2 (Prop_lut2_I0_O)        0.045     1.912 r  seven_seg/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    seven_seg/counter_instance/c[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091     1.625    seven_seg/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.504%)  route 0.207ns (52.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  seven_seg/clk_filter/count_for_division.counter_reg[0]/Q
                         net (fo=3, routed)           0.207     1.867    seven_seg/clk_filter/counter[0]
    SLICE_X3Y85          LUT1 (Prop_lut1_I0_O)        0.046     1.913 r  seven_seg/clk_filter/count_for_division.counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    seven_seg/clk_filter/counter_0[0]
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    seven_seg/clk_filter/count_for_division.counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.850%)  route 0.273ns (54.150%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.602     1.521    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seven_seg/clk_filter/count_for_division.counter_reg[13]/Q
                         net (fo=2, routed)           0.145     1.807    seven_seg/clk_filter/counter[13]
    SLICE_X3Y88          LUT4 (Prop_lut4_I3_O)        0.045     1.852 r  seven_seg/clk_filter/count_for_division.counter[16]_i_5/O
                         net (fo=17, routed)          0.128     1.980    seven_seg/clk_filter/count_for_division.counter[16]_i_5_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.045     2.025 r  seven_seg/clk_filter/count_for_division.counter[16]_i_2/O
                         net (fo=1, routed)           0.000     2.025    seven_seg/clk_filter/counter_0[16]
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.092     1.613    seven_seg/clk_filter/count_for_division.counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.555%)  route 0.276ns (54.445%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.601     1.520    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  seven_seg/clk_filter/count_for_division.counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.810    seven_seg/clk_filter/counter[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  seven_seg/clk_filter/count_for_division.counter[16]_i_6/O
                         net (fo=17, routed)          0.128     1.982    seven_seg/clk_filter/count_for_division.counter[16]_i_6_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.045     2.027 r  seven_seg/clk_filter/count_for_division.counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.027    seven_seg/clk_filter/counter_0[10]
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.873     2.038    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[10]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.092     1.612    seven_seg/clk_filter/count_for_division.counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.234ns (41.489%)  route 0.330ns (58.511%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.601     1.520    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  seven_seg/clk_filter/count_for_division.counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.810    seven_seg/clk_filter/counter[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  seven_seg/clk_filter/count_for_division.counter[16]_i_6/O
                         net (fo=17, routed)          0.182     2.036    seven_seg/clk_filter/count_for_division.counter[16]_i_6_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.048     2.084 r  seven_seg/clk_filter/count_for_division.counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.084    seven_seg/clk_filter/counter_0[14]
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[14]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.107     1.644    seven_seg/clk_filter/count_for_division.counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/clockfx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.177%)  route 0.330ns (58.823%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.601     1.520    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  seven_seg/clk_filter/count_for_division.counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.810    seven_seg/clk_filter/counter[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.855 f  seven_seg/clk_filter/count_for_division.counter[16]_i_6/O
                         net (fo=17, routed)          0.182     2.036    seven_seg/clk_filter/count_for_division.counter[16]_i_6_n_0
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.045     2.081 r  seven_seg/clk_filter/clockfx_i_1/O
                         net (fo=1, routed)           0.000     2.081    seven_seg/clk_filter/clockfx_1
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.628    seven_seg/clk_filter/clockfx_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.966%)  route 0.347ns (60.034%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  seven_seg/clk_filter/count_for_division.counter_reg[4]/Q
                         net (fo=2, routed)           0.148     1.809    seven_seg/clk_filter/counter[4]
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.045     1.854 r  seven_seg/clk_filter/count_for_division.counter[16]_i_3/O
                         net (fo=17, routed)          0.199     2.052    seven_seg/clk_filter/count_for_division.counter[16]_i_3_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.045     2.097 r  seven_seg/clk_filter/count_for_division.counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.097    seven_seg/clk_filter/counter_0[2]
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.092     1.626    seven_seg/clk_filter/count_for_division.counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 seven_seg/clk_filter/count_for_division.counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.359ns (61.204%)  route 0.228ns (38.796%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.602     1.521    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seven_seg/clk_filter/count_for_division.counter_reg[15]/Q
                         net (fo=2, routed)           0.066     1.729    seven_seg/clk_filter/counter[15]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  seven_seg/clk_filter/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     2.000    seven_seg/clk_filter/data0[15]
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.108     2.108 r  seven_seg/clk_filter/count_for_division.counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.108    seven_seg/clk_filter/counter_0[15]
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.092     1.613    seven_seg/clk_filter/count_for_division.counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y88     seven_seg/clk_filter/clockfx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y85     seven_seg/clk_filter/count_for_division.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y87     seven_seg/clk_filter/count_for_division.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y88     seven_seg/clk_filter/count_for_division.counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y88     seven_seg/clk_filter/count_for_division.counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y88     seven_seg/clk_filter/count_for_division.counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y88     seven_seg/clk_filter/count_for_division.counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y88     seven_seg/clk_filter/clockfx_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y88     seven_seg/clk_filter/clockfx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X3Y85     seven_seg/clk_filter/count_for_division.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X3Y85     seven_seg/clk_filter/count_for_division.counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X3Y87     seven_seg/clk_filter/count_for_division.counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X3Y87     seven_seg/clk_filter/count_for_division.counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     seven_seg/clk_filter/clockfx_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y88     seven_seg/clk_filter/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     seven_seg/clk_filter/count_for_division.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     seven_seg/clk_filter/count_for_division.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     seven_seg/clk_filter/count_for_division.counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     seven_seg/clk_filter/count_for_division.counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     seven_seg/clk_filter/count_for_division.counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.363ns  (logic 4.807ns (35.972%)  route 8.556ns (64.028%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=5, routed)           4.940     5.922    seven_seg/counter_instance/x_IBUF[7]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.124     6.046 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.697     6.743    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     6.867 r  seven_seg/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.919     9.786    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.363 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.363    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.221ns  (logic 4.780ns (36.156%)  route 8.441ns (63.844%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=5, routed)           5.064     6.046    seven_seg/counter_instance/x_IBUF[7]
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     6.170 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.947     7.116    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  seven_seg/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.431     9.671    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.221 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.221    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.157ns  (logic 4.791ns (36.413%)  route 8.366ns (63.587%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=5, routed)           5.064     6.046    seven_seg/counter_instance/x_IBUF[7]
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     6.170 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.946     7.115    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.239 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.357     9.596    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.157 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.157    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.343ns  (logic 4.662ns (37.765%)  route 7.682ns (62.235%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=5, routed)           4.914     5.896    seven_seg/counter_instance/x_IBUF[7]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     6.020 r  seven_seg/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.768     8.788    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.343 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.343    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 4.723ns (39.061%)  route 7.368ns (60.939%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=5, routed)           4.940     5.922    seven_seg/counter_instance/x_IBUF[7]
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.124     6.046 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.302     6.349    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.124     6.473 r  seven_seg/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.126     8.598    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.092 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.092    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[9]
                            (input port)
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.699ns  (logic 4.625ns (39.530%)  route 7.074ns (60.470%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  x[9] (IN)
                         net (fo=0)                   0.000     0.000    x[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  x_IBUF[9]_inst/O
                         net (fo=5, routed)           4.968     5.935    seven_seg/counter_instance/x_IBUF[8]
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124     6.059 r  seven_seg/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.106     8.165    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.699 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.699    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 4.643ns (40.110%)  route 6.933ns (59.890%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=5, routed)           5.066     6.048    seven_seg/counter_instance/x_IBUF[7]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     6.172 r  seven_seg/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.868     8.039    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.577 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.577    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[7]
                            (input port)
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.515ns (61.102%)  route 0.964ns (38.898%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  x[7] (IN)
                         net (fo=0)                   0.000     0.000    x[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  x_IBUF[7]_inst/O
                         net (fo=6, routed)           0.440     0.715    seven_seg/counter_instance/x_IBUF[6]
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.760 r  seven_seg/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.285    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.479 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.479    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[7]
                            (input port)
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.555ns (59.956%)  route 1.038ns (40.044%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x[7] (IN)
                         net (fo=0)                   0.000     0.000    x[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  x_IBUF[7]_inst/O
                         net (fo=6, routed)           0.504     0.779    seven_seg/counter_instance/x_IBUF[6]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.045     0.824 r  seven_seg/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.535     1.359    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.593 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.593    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.549ns (59.032%)  route 1.075ns (40.968%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  x_IBUF[2]_inst/O
                         net (fo=6, routed)           0.441     0.694    seven_seg/counter_instance/x_IBUF[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.739 r  seven_seg/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.634     1.373    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.624 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.624    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.559ns (58.991%)  route 1.084ns (41.009%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  x_IBUF[2]_inst/O
                         net (fo=6, routed)           0.440     0.693    seven_seg/counter_instance/x_IBUF[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.738 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.644     1.382    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.643 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.643    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.581ns (59.702%)  route 1.067ns (40.298%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  x_IBUF[2]_inst/O
                         net (fo=6, routed)           0.367     0.620    seven_seg/counter_instance/x_IBUF[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.665 r  seven_seg/counter_instance/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.283     0.948    seven_seg/counter_instance/cathodes_out_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.993 r  seven_seg/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.410    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.648 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.648    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.566ns (57.109%)  route 1.176ns (42.891%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  x_IBUF[5]_inst/O
                         net (fo=4, routed)           0.360     0.625    seven_seg/counter_instance/x_IBUF[4]
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.670 r  seven_seg/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.817     1.486    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.742 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.742    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.575ns (54.556%)  route 1.312ns (45.444%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  x_IBUF[2]_inst/O
                         net (fo=6, routed)           0.448     0.701    seven_seg/counter_instance/x_IBUF[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.746 r  seven_seg/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.864     1.610    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.888 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.888    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.134ns  (logic 4.635ns (45.736%)  route 5.499ns (54.264%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  seven_seg/counter_instance/c_reg[0]/Q
                         net (fo=6, routed)           1.413     7.191    seven_seg/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.343 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.471     7.814    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.326     8.140 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.697     8.837    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.961 r  seven_seg/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.919    11.880    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.457 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.457    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.532ns  (logic 4.489ns (47.097%)  route 5.043ns (52.903%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  seven_seg/counter_instance/c_reg[0]/Q
                         net (fo=6, routed)           1.413     7.191    seven_seg/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.343 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.863     8.206    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.326     8.532 r  seven_seg/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.768    11.300    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.855 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.855    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.528ns  (logic 4.608ns (48.363%)  route 4.920ns (51.637%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  seven_seg/counter_instance/c_reg[0]/Q
                         net (fo=6, routed)           1.413     7.191    seven_seg/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.343 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.471     7.814    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.326     8.140 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.606     8.746    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  seven_seg/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.431    11.301    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.851 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.851    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.463ns  (logic 4.619ns (48.808%)  route 4.844ns (51.192%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  seven_seg/counter_instance/c_reg[0]/Q
                         net (fo=6, routed)           1.413     7.191    seven_seg/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.343 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.471     7.814    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.326     8.140 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.604     8.744    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.868 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.357    11.225    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.786 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.786    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.863ns  (logic 4.551ns (51.351%)  route 4.312ns (48.649%))
  Logic Levels:           4  (LUT3=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  seven_seg/counter_instance/c_reg[0]/Q
                         net (fo=6, routed)           1.413     7.191    seven_seg/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.343 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.471     7.814    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.326     8.140 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.302     8.442    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.124     8.566 r  seven_seg/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.126    10.692    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.185 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.185    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.687ns  (logic 4.468ns (51.428%)  route 4.219ns (48.572%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  seven_seg/counter_instance/c_reg[0]/Q
                         net (fo=6, routed)           1.413     7.191    seven_seg/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.343 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.701     8.044    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.326     8.370 r  seven_seg/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.106    10.476    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.010 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.010    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.346ns (53.932%)  route 3.712ns (46.068%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/counter_instance/c_reg[0]/Q
                         net (fo=6, routed)           1.413     7.191    seven_seg/counter_instance/c_reg_n_0_[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.343 r  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.299     9.643    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.380 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.380    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 4.117ns (61.422%)  route 2.586ns (38.578%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.720     5.323    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  seven_seg/counter_instance/c_reg[1]/Q
                         net (fo=5, routed)           0.718     6.497    seven_seg/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     6.621 r  seven_seg/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.868     8.489    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.026 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.026    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.464ns (72.840%)  route 0.546ns (27.160%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  seven_seg/counter_instance/c_reg[2]/Q
                         net (fo=4, routed)           0.129     1.776    seven_seg/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.098     1.874 r  seven_seg/counter_instance/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.291    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.529 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.529    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.487ns (63.495%)  route 0.855ns (36.505%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_seg/counter_instance/c_reg[1]/Q
                         net (fo=5, routed)           0.237     1.897    seven_seg/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.048     1.945 r  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.618     2.563    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.862 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.862    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.530ns (59.615%)  route 1.037ns (40.385%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  seven_seg/counter_instance/c_reg[1]/Q
                         net (fo=5, routed)           0.237     1.897    seven_seg/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.048     1.945 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.265     2.210    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.107     2.317 r  seven_seg/counter_instance/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.535     2.852    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.086 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.086    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.522ns (58.501%)  route 1.080ns (41.500%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 f  seven_seg/counter_instance/c_reg[2]/Q
                         net (fo=4, routed)           0.129     1.776    seven_seg/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.098     1.874 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.317     2.191    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045     2.236 r  seven_seg/counter_instance/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.634     2.870    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.121 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.121    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.535ns (58.688%)  route 1.081ns (41.312%))
  Logic Levels:           4  (LUT3=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  seven_seg/counter_instance/c_reg[1]/Q
                         net (fo=5, routed)           0.237     1.897    seven_seg/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.048     1.945 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.198     2.143    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.107     2.250 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.121     2.371    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.045     2.416 r  seven_seg/counter_instance/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.941    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.135 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.135    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.532ns (58.440%)  route 1.090ns (41.560%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 f  seven_seg/counter_instance/c_reg[2]/Q
                         net (fo=4, routed)           0.129     1.776    seven_seg/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.098     1.874 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.317     2.191    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045     2.236 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.644     2.880    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.141 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.141    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.552ns (53.004%)  route 1.376ns (46.996%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  seven_seg/counter_instance/c_reg[1]/Q
                         net (fo=5, routed)           0.237     1.897    seven_seg/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.048     1.945 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.323     2.268    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.107     2.375 r  seven_seg/counter_instance/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.817     3.191    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.448 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.448    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.618ns (51.056%)  route 1.552ns (48.944%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  seven_seg/counter_instance/c_reg[1]/Q
                         net (fo=5, routed)           0.237     1.897    seven_seg/counter_instance/c_reg_n_0_[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.048     1.945 f  seven_seg/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.198     2.143    seven_seg/counter_instance/c_reg[2]_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.107     2.250 r  seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.253     2.503    seven_seg/counter_instance/cathodes_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     2.548 r  seven_seg/counter_instance/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.864     3.412    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.689 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.689    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.795ns  (logic 1.631ns (28.147%)  route 4.164ns (71.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          1.235     5.795    seven_seg/clk_filter/RST_n
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.795ns  (logic 1.631ns (28.147%)  route 4.164ns (71.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          1.235     5.795    seven_seg/clk_filter/RST_n
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.795ns  (logic 1.631ns (28.147%)  route 4.164ns (71.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          1.235     5.795    seven_seg/clk_filter/RST_n
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.795ns  (logic 1.631ns (28.147%)  route 4.164ns (71.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          1.235     5.795    seven_seg/clk_filter/RST_n
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.654ns  (logic 1.631ns (28.848%)  route 4.023ns (71.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          1.094     5.654    seven_seg/clk_filter/RST_n
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.654ns  (logic 1.631ns (28.848%)  route 4.023ns (71.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          1.094     5.654    seven_seg/clk_filter/RST_n
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.654ns  (logic 1.631ns (28.848%)  route 4.023ns (71.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          1.094     5.654    seven_seg/clk_filter/RST_n
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/counter_instance/c_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.631ns (29.542%)  route 3.890ns (70.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.962     5.521    seven_seg/counter_instance/RST_n
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/counter_instance/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.631ns (29.542%)  route 3.890ns (70.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.962     5.521    seven_seg/counter_instance/RST_n
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/counter_instance/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.631ns (29.542%)  route 3.890ns (70.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=1, routed)           2.928     4.436    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     4.560 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.962     5.521    seven_seg/counter_instance/RST_n
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600     5.023    seven_seg/counter_instance/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  seven_seg/counter_instance/c_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/clockfx_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.320ns (18.196%)  route 1.437ns (81.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.235     1.756    seven_seg/clk_filter/RST_n
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/clockfx_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.320ns (18.196%)  route 1.437ns (81.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.235     1.756    seven_seg/clk_filter/RST_n
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[14]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.320ns (17.569%)  route 1.499ns (82.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.298     1.819    seven_seg/clk_filter/RST_n
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[13]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.320ns (17.569%)  route 1.499ns (82.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.298     1.819    seven_seg/clk_filter/RST_n
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[15]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.320ns (17.569%)  route 1.499ns (82.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.298     1.819    seven_seg/clk_filter/RST_n
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.875     2.040    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.320ns (17.463%)  route 1.510ns (82.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.309     1.830    seven_seg/clk_filter/RST_n
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.873     2.038    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.320ns (17.463%)  route 1.510ns (82.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.309     1.830    seven_seg/clk_filter/RST_n
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.873     2.038    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[12]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.320ns (17.463%)  route 1.510ns (82.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.309     1.830    seven_seg/clk_filter/RST_n
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.873     2.038    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.320ns (16.886%)  route 1.573ns (83.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.372     1.893    seven_seg/clk_filter/RST_n
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.873     2.038    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            seven_seg/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.320ns (16.886%)  route 1.573ns (83.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.476    seven_seg/clk_filter/RST_IBUF
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  seven_seg/clk_filter/count_for_division.counter[16]_i_1/O
                         net (fo=21, routed)          0.372     1.893    seven_seg/clk_filter/RST_n
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.873     2.038    seven_seg/clk_filter/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seven_seg/clk_filter/count_for_division.counter_reg[7]/C





