TimeQuest Timing Analyzer report for g21_lab3
Sat Oct 28 15:45:45 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Recovery: 'CLK'
 14. Slow Model Removal: 'CLK'
 15. Slow Model Minimum Pulse Width: 'CLK'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLK'
 26. Fast Model Hold: 'CLK'
 27. Fast Model Recovery: 'CLK'
 28. Fast Model Removal: 'CLK'
 29. Fast Model Minimum Pulse Width: 'CLK'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g21_lab3                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 227.17 MHz ; 227.17 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -3.402 ; -64.468       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.967 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.870 ; -2.870        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 2.377 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.631 ; -28.515               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.402 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.440      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.368 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.406      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.293 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.331      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.270 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.303      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.244 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.282      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.101 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.139      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.095 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.133      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.079 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 4.112      ;
; -3.017 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 4.061      ;
; -2.983 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 4.027      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.962 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 4.000      ;
; -2.956 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.995      ;
; -2.908 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.952      ;
; -2.885 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.924      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.877 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.005     ; 3.910      ;
; -2.859 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 3.903      ;
; -2.839 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.001      ; 3.878      ;
; -2.803 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.846      ;
; -2.803 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.846      ;
; -2.803 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.846      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.967 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.980 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.985 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.271      ;
; 1.007 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.293      ;
; 1.008 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.294      ;
; 1.014 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.301      ;
; 1.022 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.308      ;
; 1.023 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.309      ;
; 1.042 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.328      ;
; 1.195 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.304 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.591      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.336 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.622      ;
; 1.399 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.685      ;
; 1.400 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.686      ;
; 1.401 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.687      ;
; 1.412 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.412 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.412 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.412 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.698      ;
; 1.440 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.726      ;
; 1.441 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.727      ;
; 1.441 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.727      ;
; 1.445 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.731      ;
; 1.448 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.734      ;
; 1.455 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.741      ;
; 1.456 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.742      ;
; 1.480 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.766      ;
; 1.481 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.767      ;
; 1.492 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.778      ;
; 1.492 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.778      ;
; 1.492 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.778      ;
; 1.502 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.788      ;
; 1.518 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.804      ;
; 1.520 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.806      ;
; 1.521 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.807      ;
; 1.521 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.807      ;
; 1.528 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.814      ;
; 1.535 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.821      ;
; 1.536 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.822      ;
; 1.560 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.846      ;
; 1.561 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.847      ;
; 1.572 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.858      ;
; 1.572 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.858      ;
; 1.582 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.868      ;
; 1.598 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.884      ;
; 1.600 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.886      ;
; 1.601 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.887      ;
; 1.601 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.887      ;
; 1.615 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.901      ;
; 1.619 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.905      ;
; 1.627 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.913      ;
; 1.640 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.926      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.922      ;
; 1.641 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.927      ;
; 1.652 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.938      ;
; 1.662 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.948      ;
; 1.678 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.964      ;
; 1.680 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.966      ;
; 1.681 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.967      ;
; 1.682 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 1.963      ;
; 1.695 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.981      ;
; 1.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.985      ;
; 1.710 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.996      ;
; 1.720 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.006      ;
; 1.732 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.018      ;
; 1.738 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.019      ;
; 1.742 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.028      ;
; 1.746 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.032      ;
; 1.760 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.046      ;
; 1.761 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.047      ;
; 1.762 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; -0.005     ; 2.043      ;
; 1.779 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.065      ;
; 1.790 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.076      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLK'                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -2.870 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.913      ;
; -2.836 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.879      ;
; -2.761 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.804      ;
; -2.738 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.776      ;
; -2.712 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.755      ;
; -2.569 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.612      ;
; -2.563 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.606      ;
; -2.547 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.585      ;
; -2.430 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 3.473      ;
; -2.345 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.383      ;
; -2.200 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.238      ;
; -1.983 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; inst    ; CLK          ; CLK         ; 1.000        ; -0.001     ; 3.020      ;
; -1.854 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 2.897      ;
; -1.625 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.005      ; 2.668      ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLK'                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 2.377 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.668      ;
; 2.606 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 2.897      ;
; 2.735 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; inst    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 3.020      ;
; 2.952 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 3.238      ;
; 3.097 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 3.383      ;
; 3.182 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 3.473      ;
; 3.299 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 3.585      ;
; 3.315 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 3.606      ;
; 3.321 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 3.612      ;
; 3.464 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 3.755      ;
; 3.490 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 3.776      ;
; 3.513 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 3.804      ;
; 3.578 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 3.869      ;
; 3.588 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.005      ; 3.879      ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; inst                                                                                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; inst                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|clk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|clk                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; SwitchEnable ; CLK        ; 3.071 ; 3.071 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; SwitchEnable ; CLK        ; -2.823 ; -2.823 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; SPG_ENABLE ; CLK        ; 6.575 ; 6.575 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; SPG_ENABLE ; CLK        ; 6.575 ; 6.575 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -0.772 ; -13.489       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.357 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -0.604 ; -0.604        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 1.018 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.380 ; -23.380               ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.772 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.804      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.756 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.788      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.699 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.731      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.687 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.719      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.685 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.711      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.668      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.634 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.666      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.617 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.643      ;
; -0.612 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.650      ;
; -0.596 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.634      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.623      ;
; -0.552 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.584      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.542 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.006     ; 1.568      ;
; -0.539 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.577      ;
; -0.539 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.577      ;
; -0.539 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.577      ;
; -0.539 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.577      ;
; -0.539 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.577      ;
; -0.539 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.577      ;
; -0.539 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.577      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.365 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.377 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.530      ;
; 0.432 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.584      ;
; 0.438 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.590      ;
; 0.495 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.648      ;
; 0.503 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.655      ;
; 0.509 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.664      ;
; 0.517 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.670      ;
; 0.531 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.683      ;
; 0.538 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.690      ;
; 0.544 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.698      ;
; 0.552 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.705      ;
; 0.559 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.711      ;
; 0.563 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.715      ;
; 0.566 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.718      ;
; 0.573 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.725      ;
; 0.573 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.725      ;
; 0.576 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.728      ;
; 0.579 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.732      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.587 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.739      ;
; 0.594 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.746      ;
; 0.601 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.753      ;
; 0.606 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.758      ;
; 0.608 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.760      ;
; 0.614 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.766      ;
; 0.622 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.774      ;
; 0.622 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.774      ;
; 0.626 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.772      ;
; 0.629 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.781      ;
; 0.636 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.788      ;
; 0.641 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.795      ;
; 0.647 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.799      ;
; 0.649 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.801      ;
; 0.649 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.801      ;
; 0.657 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.809      ;
; 0.661 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.807      ;
; 0.666 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.812      ;
; 0.667 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.819      ;
; 0.670 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.822      ;
; 0.671 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.823      ;
; 0.675 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.821      ;
; 0.676 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.828      ;
; 0.682 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.834      ;
; 0.684 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.836      ;
; 0.692 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.838      ;
; 0.692 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.838      ;
; 0.692 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.838      ;
; 0.692 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.838      ;
; 0.692 ; inst                                                                                       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; -0.006     ; 0.838      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLK'                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -0.604 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.642      ;
; -0.588 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.626      ;
; -0.531 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.569      ;
; -0.519 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.557      ;
; -0.517 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.549      ;
; -0.468 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.506      ;
; -0.466 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.504      ;
; -0.449 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.481      ;
; -0.423 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.461      ;
; -0.374 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.406      ;
; -0.331 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.363      ;
; -0.266 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.298      ;
; -0.205 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.243      ;
; -0.138 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; inst    ; CLK          ; CLK         ; 1.000        ; 0.006      ; 1.176      ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLK'                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 1.018 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.176      ;
; 1.085 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.243      ;
; 1.146 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.298      ;
; 1.211 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.363      ;
; 1.254 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.406      ;
; 1.303 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.461      ;
; 1.329 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.346 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.504      ;
; 1.348 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.506      ;
; 1.397 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ; inst    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.549      ;
; 1.399 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.557      ;
; 1.411 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.569      ;
; 1.433 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.591      ;
; 1.468 ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ; inst    ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.626      ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; SPG_lpm_counter:inst2|lpm_counter:LPM_COUNTER_component|cntr_30k:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; inst                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|clk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|clk                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; SwitchEnable ; CLK        ; 1.454 ; 1.454 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; SwitchEnable ; CLK        ; -1.334 ; -1.334 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; SPG_ENABLE ; CLK        ; 3.604 ; 3.604 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; SPG_ENABLE ; CLK        ; 3.604 ; 3.604 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.402  ; 0.357 ; -2.870   ; 1.018   ; -1.631              ;
;  CLK             ; -3.402  ; 0.357 ; -2.870   ; 1.018   ; -1.631              ;
; Design-wide TNS  ; -64.468 ; 0.0   ; -2.87    ; 0.0     ; -28.515             ;
;  CLK             ; -64.468 ; 0.000 ; -2.870   ; 0.000   ; -28.515             ;
+------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; SwitchEnable ; CLK        ; 3.071 ; 3.071 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; SwitchEnable ; CLK        ; -1.334 ; -1.334 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; SPG_ENABLE ; CLK        ; 6.575 ; 6.575 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; SPG_ENABLE ; CLK        ; 3.604 ; 3.604 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 589      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 589      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 15       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 15       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 28 15:45:44 2017
Info: Command: quartus_sta g21_lab3 -c g21_lab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g21_lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.402       -64.468 CLK 
Info (332146): Worst-case hold slack is 0.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.967         0.000 CLK 
Info (332146): Worst-case recovery slack is -2.870
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.870        -2.870 CLK 
Info (332146): Worst-case removal slack is 2.377
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.377         0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -28.515 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.772
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.772       -13.489 CLK 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 CLK 
Info (332146): Worst-case recovery slack is -0.604
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.604        -0.604 CLK 
Info (332146): Worst-case removal slack is 1.018
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.018         0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -23.380 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Sat Oct 28 15:45:45 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


