// Seed: 3042868852
module module_0 (
    input supply1 id_0,
    output supply0 id_1
    , id_18,
    input tri id_2,
    input wor id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    output wand id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    output uwire id_15,
    output wand id_16
);
  supply1 id_19 = 1;
  wand module_0 = 1'b0;
  assign id_18[1] = 1;
  wire id_20;
  assign id_4 = id_0;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input wor id_2
    , id_16,
    input wor id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    output tri1 id_14
);
  uwire id_17 = 1;
  module_0(
      id_3,
      id_5,
      id_3,
      id_12,
      id_4,
      id_13,
      id_13,
      id_4,
      id_8,
      id_4,
      id_9,
      id_9,
      id_3,
      id_12,
      id_1,
      id_8,
      id_10
  ); id_18(
      1, id_10
  );
endmodule
