library ieee;
use ieee.std_logic_1164.all;

entity fulladd is
    port(
        a, b, cin : in bit;
        s, cout : out bit
    );
end fulladd;

architecture dataflow of fulladd is 
begin
    s <= a xor b xor cin;
    cout <= (a and b) or (a and cin) or (b and cin);
end dataflow;