// Seed: 2803103757
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input uwire id_2
    , id_25,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    input wire id_6,
    output tri0 id_7,
    output wor id_8,
    output supply1 id_9,
    output supply1 id_10,
    output supply0 id_11,
    output supply0 id_12,
    input uwire id_13,
    output tri id_14,
    output tri1 id_15,
    input tri id_16,
    input wand id_17,
    output wand id_18,
    output uwire id_19,
    input tri0 id_20,
    output wor id_21,
    output tri id_22,
    input supply0 id_23
);
  initial begin : LABEL_0
    $clog2(81);
    ;
  end
  wire id_26;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2#(.id_30(1)),
    input supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input uwire id_8,
    output wire id_9,
    output tri id_10,
    input tri id_11,
    input wor id_12,
    input wand id_13,
    output uwire id_14,
    input wire id_15,
    input tri1 id_16,
    input wor id_17,
    input wand id_18,
    input supply1 id_19,
    input wor id_20,
    output supply1 id_21,
    input tri0 id_22,
    input wor id_23,
    input tri0 id_24,
    output wire id_25,
    input wire id_26,
    input wire id_27,
    output wire id_28
);
  parameter id_31 = 1;
  logic id_32;
  ;
  assign id_30 = -1;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_27,
      id_16,
      id_19,
      id_5,
      id_20,
      id_4,
      id_14,
      id_0,
      id_14,
      id_25,
      id_25,
      id_5,
      id_4,
      id_6,
      id_5,
      id_26,
      id_28,
      id_14,
      id_2,
      id_25,
      id_0,
      id_18
  );
  assign modCall_1.id_17 = 0;
endmodule
