Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 11:55:44 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.286    -1289.628                    593                 2638        0.101        0.000                      0                 2638        4.500        0.000                       0                  1093  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.286    -1289.628                    593                 2638        0.101        0.000                      0                 2638        4.500        0.000                       0                  1093  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          593  Failing Endpoints,  Worst Slack       -3.286ns,  Total Violation    -1289.628ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.286ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 3.476ns (26.571%)  route 9.606ns (73.429%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.247 f  sigma/pc/M_r_q_reg[483]_i_4/O[3]
                         net (fo=2, routed)           0.759    15.005    sigma/rf/M_r_q[480]_i_12_0[3]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.307    15.312 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.636    15.948    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    16.072 f  sigma/rf/M_r_q[480]_i_12/O
                         net (fo=1, routed)           0.551    16.623    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.747 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.305    17.052    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.176 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.149    17.325    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    17.449 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.784    18.232    sigma/rf/M_rf_wd[0]
    SLICE_X50Y52         FDRE                                         r  sigma/rf/M_r_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.443    14.847    sigma/rf/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  sigma/rf/M_r_q_reg[208]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)       -0.045    14.946    sigma/rf/M_r_q_reg[208]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                 -3.286    

Slack (VIOLATED) :        -3.262ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.063ns  (logic 3.476ns (26.610%)  route 9.587ns (73.390%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.247 f  sigma/pc/M_r_q_reg[483]_i_4/O[3]
                         net (fo=2, routed)           0.759    15.005    sigma/rf/M_r_q[480]_i_12_0[3]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.307    15.312 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.636    15.948    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    16.072 f  sigma/rf/M_r_q[480]_i_12/O
                         net (fo=1, routed)           0.551    16.623    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.747 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.305    17.052    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.176 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.149    17.325    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    17.449 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.764    18.213    sigma/rf/M_rf_wd[0]
    SLICE_X51Y50         FDRE                                         r  sigma/rf/M_r_q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.443    14.847    sigma/rf/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  sigma/rf/M_r_q_reg[192]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)       -0.040    14.951    sigma/rf/M_r_q_reg[192]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -18.213    
  -------------------------------------------------------------------
                         slack                                 -3.262    

Slack (VIOLATED) :        -3.165ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 3.723ns (28.756%)  route 9.224ns (71.244%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.275 r  sigma/pc/M_r_q_reg[483]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.275    sigma/pc/M_r_q_reg[483]_i_4_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.392 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.392    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.509 r  sigma/pc/M_r_q_reg[491]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.509    sigma/pc/M_r_q_reg[491]_i_6_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.748 r  sigma/pc/M_r_q_reg[495]_i_25/O[2]
                         net (fo=2, routed)           0.851    15.599    sigma/pc/O[2]
    SLICE_X44Y51         LUT5 (Prop_lut5_I3_O)        0.301    15.900 f  sigma/pc/M_r_q[494]_i_9/O
                         net (fo=1, routed)           0.667    16.566    sigma/pc/M_r_q[494]_i_9_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.690 f  sigma/pc/M_r_q[494]_i_2/O
                         net (fo=1, routed)           0.450    17.140    sigma/pc/M_r_q[494]_i_2_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.264 r  sigma/pc/M_r_q[494]_i_1/O
                         net (fo=32, routed)          0.833    18.097    sigma/rf/M_rf_wd[14]
    SLICE_X48Y52         FDRE                                         r  sigma/rf/M_r_q_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.442    14.846    sigma/rf/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  sigma/rf/M_r_q_reg[270]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X48Y52         FDRE (Setup_fdre_C_D)       -0.058    14.932    sigma/rf/M_r_q_reg[270]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                 -3.165    

Slack (VIOLATED) :        -3.163ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.972ns  (logic 3.476ns (26.797%)  route 9.496ns (73.203%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.247 f  sigma/pc/M_r_q_reg[483]_i_4/O[3]
                         net (fo=2, routed)           0.759    15.005    sigma/rf/M_r_q[480]_i_12_0[3]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.307    15.312 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.636    15.948    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    16.072 f  sigma/rf/M_r_q[480]_i_12/O
                         net (fo=1, routed)           0.551    16.623    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.747 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.305    17.052    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.176 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.149    17.325    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    17.449 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.673    18.122    sigma/rf/M_rf_wd[0]
    SLICE_X52Y53         FDRE                                         r  sigma/rf/M_r_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.442    14.846    sigma/rf/clk_IBUF_BUFG
    SLICE_X52Y53         FDRE                                         r  sigma/rf/M_r_q_reg[64]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)       -0.031    14.959    sigma/rf/M_r_q_reg[64]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -18.122    
  -------------------------------------------------------------------
                         slack                                 -3.163    

Slack (VIOLATED) :        -3.162ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.958ns  (logic 3.476ns (26.826%)  route 9.482ns (73.174%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.247 f  sigma/pc/M_r_q_reg[483]_i_4/O[3]
                         net (fo=2, routed)           0.759    15.005    sigma/rf/M_r_q[480]_i_12_0[3]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.307    15.312 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.636    15.948    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    16.072 f  sigma/rf/M_r_q[480]_i_12/O
                         net (fo=1, routed)           0.551    16.623    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.747 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.305    17.052    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.176 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.149    17.325    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    17.449 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.659    18.108    sigma/rf/M_rf_wd[0]
    SLICE_X49Y53         FDRE                                         r  sigma/rf/M_r_q_reg[368]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.441    14.845    sigma/rf/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  sigma/rf/M_r_q_reg[368]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X49Y53         FDRE (Setup_fdre_C_D)       -0.043    14.946    sigma/rf/M_r_q_reg[368]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -3.162    

Slack (VIOLATED) :        -3.144ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 3.476ns (26.857%)  route 9.467ns (73.143%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.247 f  sigma/pc/M_r_q_reg[483]_i_4/O[3]
                         net (fo=2, routed)           0.759    15.005    sigma/rf/M_r_q[480]_i_12_0[3]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.307    15.312 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.636    15.948    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    16.072 f  sigma/rf/M_r_q[480]_i_12/O
                         net (fo=1, routed)           0.551    16.623    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.747 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.305    17.052    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.176 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.149    17.325    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    17.449 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.645    18.093    sigma/rf/M_rf_wd[0]
    SLICE_X57Y52         FDRE                                         r  sigma/rf/M_r_q_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.444    14.848    sigma/rf/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sigma/rf/M_r_q_reg[176]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)       -0.043    14.949    sigma/rf/M_r_q_reg[176]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -18.093    
  -------------------------------------------------------------------
                         slack                                 -3.144    

Slack (VIOLATED) :        -3.143ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[272]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.943ns  (logic 3.476ns (26.855%)  route 9.467ns (73.144%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.247 f  sigma/pc/M_r_q_reg[483]_i_4/O[3]
                         net (fo=2, routed)           0.759    15.005    sigma/rf/M_r_q[480]_i_12_0[3]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.307    15.312 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.636    15.948    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    16.072 f  sigma/rf/M_r_q[480]_i_12/O
                         net (fo=1, routed)           0.551    16.623    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.747 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.305    17.052    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.176 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.149    17.325    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    17.449 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.645    18.094    sigma/rf/M_rf_wd[0]
    SLICE_X49Y51         FDRE                                         r  sigma/rf/M_r_q_reg[272]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.442    14.846    sigma/rf/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  sigma/rf/M_r_q_reg[272]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)       -0.040    14.950    sigma/rf/M_r_q_reg[272]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                 -3.143    

Slack (VIOLATED) :        -3.143ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.940ns  (logic 3.476ns (26.863%)  route 9.464ns (73.137%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.247 f  sigma/pc/M_r_q_reg[483]_i_4/O[3]
                         net (fo=2, routed)           0.759    15.005    sigma/rf/M_r_q[480]_i_12_0[3]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.307    15.312 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.636    15.948    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    16.072 f  sigma/rf/M_r_q[480]_i_12/O
                         net (fo=1, routed)           0.551    16.623    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.747 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.305    17.052    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.176 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.149    17.325    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    17.449 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.642    18.090    sigma/rf/M_rf_wd[0]
    SLICE_X48Y52         FDRE                                         r  sigma/rf/M_r_q_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.442    14.846    sigma/rf/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  sigma/rf/M_r_q_reg[256]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X48Y52         FDRE (Setup_fdre_C_D)       -0.043    14.947    sigma/rf/M_r_q_reg[256]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -18.090    
  -------------------------------------------------------------------
                         slack                                 -3.143    

Slack (VIOLATED) :        -3.143ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[416]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.921ns  (logic 3.476ns (26.903%)  route 9.445ns (73.097%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.247 f  sigma/pc/M_r_q_reg[483]_i_4/O[3]
                         net (fo=2, routed)           0.759    15.005    sigma/rf/M_r_q[480]_i_12_0[3]
    SLICE_X52Y47         LUT4 (Prop_lut4_I3_O)        0.307    15.312 f  sigma/rf/M_r_q[480]_i_15/O
                         net (fo=1, routed)           0.636    15.948    sigma/rf/M_r_q[480]_i_15_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    16.072 f  sigma/rf/M_r_q[480]_i_12/O
                         net (fo=1, routed)           0.551    16.623    sigma/pc/M_r_q[352]_i_4_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I1_O)        0.124    16.747 r  sigma/pc/M_r_q[480]_i_8/O
                         net (fo=2, routed)           0.305    17.052    sigma/pc/M_r_q[480]_i_8_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.176 f  sigma/pc/M_r_q[480]_i_2/O
                         net (fo=1, routed)           0.149    17.325    sigma/pc/M_r_q[480]_i_2_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I1_O)        0.124    17.449 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.622    18.071    sigma/rf/M_rf_wd[0]
    SLICE_X49Y50         FDRE                                         r  sigma/rf/M_r_q_reg[416]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.442    14.846    sigma/rf/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  sigma/rf/M_r_q_reg[416]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X49Y50         FDRE (Setup_fdre_C_D)       -0.062    14.928    sigma/rf/M_r_q_reg[416]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -18.071    
  -------------------------------------------------------------------
                         slack                                 -3.143    

Slack (VIOLATED) :        -3.142ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.896ns  (logic 3.723ns (28.868%)  route 9.173ns (71.132%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.566     5.150    sigma/pc/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sigma/pc/M_pc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sigma/pc/M_pc_q_reg[6]/Q
                         net (fo=209, routed)         1.332     6.939    sigma/pc/M_pc_ia[6]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  sigma/pc/M_r_q[494]_i_29/O
                         net (fo=1, routed)           0.000     7.063    sigma/pc/M_r_q[494]_i_29_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.304 r  sigma/pc/M_r_q_reg[494]_i_21/O
                         net (fo=2, routed)           0.986     8.290    sigma/pc/M_r_q_reg[494]_i_21_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.588 r  sigma/pc/M_r_q[494]_i_11/O
                         net (fo=5, routed)           0.847     9.435    sigma/pc/M_instructions_id__0__0[30]
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.559 r  sigma/pc/ram_reg_i_73/O
                         net (fo=4, routed)           0.753    10.311    sigma/pc/ram_reg_i_73_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.124    10.435 r  sigma/pc/ram_reg_i_78/O
                         net (fo=24, routed)          0.819    11.254    sigma/rf/M_rf_ra2[3]
    SLICE_X52Y44         MUXF8 (Prop_muxf8_S_O)       0.283    11.537 f  sigma/rf/M_r_q_reg[354]_i_12/O
                         net (fo=2, routed)           0.922    12.459    sigma/pc/M_r_q[480]_i_14
    SLICE_X51Y42         LUT5 (Prop_lut5_I0_O)        0.345    12.804 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=23, routed)          0.764    13.569    sigma/pc/p_0_out[0]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.326    13.895 r  sigma/pc/M_r_q[483]_i_7/O
                         net (fo=1, routed)           0.000    13.895    sigma/pc/M_r_q[483]_i_7_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.275 r  sigma/pc/M_r_q_reg[483]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.275    sigma/pc/M_r_q_reg[483]_i_4_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.392 r  sigma/pc/M_r_q_reg[487]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.392    sigma/pc/M_r_q_reg[487]_i_6_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.509 r  sigma/pc/M_r_q_reg[491]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.509    sigma/pc/M_r_q_reg[491]_i_6_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.748 r  sigma/pc/M_r_q_reg[495]_i_25/O[2]
                         net (fo=2, routed)           0.851    15.599    sigma/pc/O[2]
    SLICE_X44Y51         LUT5 (Prop_lut5_I3_O)        0.301    15.900 f  sigma/pc/M_r_q[494]_i_9/O
                         net (fo=1, routed)           0.667    16.566    sigma/pc/M_r_q[494]_i_9_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.690 f  sigma/pc/M_r_q[494]_i_2/O
                         net (fo=1, routed)           0.450    17.140    sigma/pc/M_r_q[494]_i_2_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.264 r  sigma/pc/M_r_q[494]_i_1/O
                         net (fo=32, routed)          0.782    18.047    sigma/rf/M_rf_wd[14]
    SLICE_X47Y53         FDRE                                         r  sigma/rf/M_r_q_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.438    14.842    sigma/rf/clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  sigma/rf/M_r_q_reg[318]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X47Y53         FDRE (Setup_fdre_C_D)       -0.081    14.905    sigma/rf/M_r_q_reg[318]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -18.047    
  -------------------------------------------------------------------
                         slack                                 -3.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.596     1.540    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.800    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.015    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X65Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.864     2.054    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.596     1.540    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.800    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.026    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X65Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.864     2.054    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     1.813    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.974    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[0]_i_3__4_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.028    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[4]_i_1__5_n_7
    SLICE_X58Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     1.813    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[2]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.974    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[0]_i_3__4_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.039    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[4]_i_1__5_n_5
    SLICE_X58Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.560     1.504    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  sigma/arith/rand/M_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sigma/arith/rand/M_x_q_reg[3]/Q
                         net (fo=3, routed)           0.077     1.722    sigma/arith/rand/M_x_q[3]
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.767 r  sigma/arith/rand/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    sigma/arith/rand/M_w_q[3]_i_1_n_0
    SLICE_X46Y35         FDRE                                         r  sigma/arith/rand/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.829     2.019    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  sigma/arith/rand/M_w_q_reg[3]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.121     1.638    sigma/arith/rand/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.596     1.540    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.800    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.051    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_6
    SLICE_X65Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.864     2.054    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.596     1.540    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.800    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.051    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X65Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.864     2.054    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.596     1.540    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.800    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.000    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1__0_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.054    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X65Y51         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.864     2.054    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.105     1.914    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.559     1.503    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  sigma/arith/rand/M_x_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sigma/arith/rand/M_x_q_reg[21]/Q
                         net (fo=2, routed)           0.069     1.713    sigma/arith/rand/M_x_q[21]
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.758 r  sigma/arith/rand/M_w_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.758    sigma/arith/rand/M_w_q[13]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  sigma/arith/rand/M_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.828     2.018    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  sigma/arith/rand/M_w_q_reg[13]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.092     1.608    sigma/arith/rand/M_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sigma/arith/rand/M_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/arith/rand/M_w_q_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.559     1.503    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  sigma/arith/rand/M_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sigma/arith/rand/M_x_q_reg[31]/Q
                         net (fo=2, routed)           0.069     1.713    sigma/arith/rand/M_x_q[31]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.758 r  sigma/arith/rand/M_w_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.758    sigma/arith/rand/M_w_q[31]_i_1_n_0
    SLICE_X40Y34         FDSE                                         r  sigma/arith/rand/M_w_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.827     2.017    sigma/arith/rand/clk_IBUF_BUFG
    SLICE_X40Y34         FDSE                                         r  sigma/arith/rand/M_w_q_reg[31]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y34         FDSE (Hold_fdse_C_D)         0.092     1.608    sigma/arith/rand/M_w_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18   sigma/data/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y33   sigma/arith/rand/M_z_q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y34   sigma/arith/rand/M_z_q_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X44Y36   sigma/arith/rand/M_z_q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y35   sigma/arith/rand/M_z_q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y46   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y46   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y43   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y43   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y44   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y44   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y44   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X44Y33   sigma/arith/rand/M_z_q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y34   sigma/arith/rand/M_z_q_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y46   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y48   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y32   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y32   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y32   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/C



