 
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-road-261.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2504520 heartbeat IPC: 3.99278 cumulative IPC: 3.99278 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5007126 heartbeat IPC: 3.99584 cumulative IPC: 3.99431 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 7508689 heartbeat IPC: 3.9975 cumulative IPC: 3.99537 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10014122 heartbeat IPC: 3.99133 cumulative IPC: 3.99436 (Simulation time: 0 hr 1 min 8 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10014122 (Simulation time: 0 hr 1 min 8 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 32249396 heartbeat IPC: 0.449736 cumulative IPC: 0.449736 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 54395347 heartbeat IPC: 0.45155 cumulative IPC: 0.450641 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 76648751 heartbeat IPC: 0.449369 cumulative IPC: 0.450216 (Simulation time: 0 hr 3 min 6 sec) Heartbeat CPU 0 instructions: 80000000 cycles: 100384217 heartbeat IPC: 0.42131 cumulative IPC: 0.442624 (Simulation time: 0 hr 3 min 51 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 122707251 heartbeat IPC: 0.447968 cumulative IPC: 0.443683 (Simulation time: 0 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 144657453 heartbeat IPC: 0.455577 cumulative IPC: 0.445622 (Simulation time: 0 hr 5 min 8 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 167050303 heartbeat IPC: 0.446571 cumulative IPC: 0.445757 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 189198459 heartbeat IPC: 0.451505 cumulative IPC: 0.446468 (Simulation time: 0 hr 6 min 23 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 211452571 heartbeat IPC: 0.449355 cumulative IPC: 0.446787 (Simulation time: 0 hr 7 min 0 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 233479964 heartbeat IPC: 0.45398 cumulative IPC: 0.447496 (Simulation time: 0 hr 7 min 37 sec) 
Finished CPU 0 instructions: 100000000 cycles: 223465844 cumulative IPC: 0.447496 (Simulation time: 0 hr 7 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.447496 instructions: 100000000 cycles: 223465844
cpu0_DTLB TOTAL     ACCESS:   26310222  HIT:   26262024  MISS:      48198
cpu0_DTLB LOAD      ACCESS:   21665608  HIT:   21617473  MISS:      48135
cpu0_DTLB RFO       ACCESS:    4644614  HIT:    4644551  MISS:         63
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 107.856 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 50735
cpu0_ITLB TOTAL     ACCESS:   10447738  HIT:   10447738  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10447738  HIT:   10447738  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      48198  HIT:      17096  MISS:      31102
cpu0_STLB LOAD      ACCESS:      48135  HIT:      17067  MISS:      31068
cpu0_STLB RFO       ACCESS:         63  HIT:         29  MISS:         34
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 154.189 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   24055012  HIT:   22062643  MISS:    1992369
cpu0_L1D LOAD      ACCESS:   18627135  HIT:   16650391  MISS:    1976744
cpu0_L1D RFO       ACCESS:    5396956  HIT:    5385192  MISS:      11764
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      30921  HIT:      27060  MISS:       3861
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 203.406 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 2479931
cpu0_L2C TOTAL     ACCESS:    2330782  HIT:     577089  MISS:    1753693
cpu0_L2C LOAD      ACCESS:    1976735  HIT:     229879  MISS:    1746856
cpu0_L2C RFO       ACCESS:      11764  HIT:       5151  MISS:       6613
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     338422  HIT:     338422  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       3861  HIT:       3637  MISS:        224
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 219.57 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1940293  HIT:      19391  MISS:    1734302
LLC LOAD      ACCESS:    1746856  HIT:      18510  MISS:    1728346
LLC RFO       ACCESS:       6613  HIT:        684  MISS:       5929
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     186600  HIT:          0  MISS:     186600
LLC TRANSLATION ACCESS:        224  HIT:        197  MISS:         27
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 201.791 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 2166171
blocks filled to llc = 243637
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      13496  ROW_BUFFER_MISS:    1720786
 DBUS AVG_CONGESTED_CYCLE:    3.80855
 WQ ROW_BUFFER_HIT:      88680  ROW_BUFFER_MISS:     241451  FULL:          0

Summary: DRAM events
Added_to_RQ : 1734282
Added_to_WQ : 330178
Merged_WQ_READ : 21
 DBUS congested total cycle: 12483788
 DBUS delay total cycle: 6655060500

CPU 0 Branch Prediction Accuracy: 63.1828% MPKI: 43.7732 Average ROB Occupancy at Mispredict: 98.0989
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.7732
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

