# UART-AI-Anomaly-Detector
FPGA-based Anomaly Detection System utilizing UART communication and FIFO buffering. Designed with Verilog HDL (RTL) and verified via self-checking testbenches.
