// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Mon Oct 31 12:38:28 2022
// Host        : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ intellight_v2_MOI_0_0_stub.v
// Design      : intellight_v2_MOI_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "MOI,Vivado 2022.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(Droad0, Droad1, Droad2, Droad3, Q_00, Q_01, Q_02, Q_03, 
  Q_10, Q_11, Q_12, Q_13, Q_20, Q_21, Q_22, Q_23, Q_30, Q_31, Q_32, Q_33)
/* synthesis syn_black_box black_box_pad_pin="Droad0[63:0],Droad1[63:0],Droad2[63:0],Droad3[63:0],Q_00[15:0],Q_01[15:0],Q_02[15:0],Q_03[15:0],Q_10[15:0],Q_11[15:0],Q_12[15:0],Q_13[15:0],Q_20[15:0],Q_21[15:0],Q_22[15:0],Q_23[15:0],Q_30[15:0],Q_31[15:0],Q_32[15:0],Q_33[15:0]" */;
  input [63:0]Droad0;
  input [63:0]Droad1;
  input [63:0]Droad2;
  input [63:0]Droad3;
  output [15:0]Q_00;
  output [15:0]Q_01;
  output [15:0]Q_02;
  output [15:0]Q_03;
  output [15:0]Q_10;
  output [15:0]Q_11;
  output [15:0]Q_12;
  output [15:0]Q_13;
  output [15:0]Q_20;
  output [15:0]Q_21;
  output [15:0]Q_22;
  output [15:0]Q_23;
  output [15:0]Q_30;
  output [15:0]Q_31;
  output [15:0]Q_32;
  output [15:0]Q_33;
endmodule
