Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/share-vm-digital/q9VHDL/register8bitsPIPOfall.vhd" into library work
Parsing entity <register7bitsPIPOfall>.
Parsing architecture <Behavioral> of entity <register7bitspipofall>.
Parsing VHDL file "/home/ise/share-vm-digital/q9VHDL/mux4_1.vhd" into library work
Parsing entity <mux4_1>.
Parsing architecture <Behavioral> of entity <mux4_1>.
Parsing VHDL file "/home/ise/share-vm-digital/q9VHDL/counter0_26.vhd" into library work
Parsing entity <counter0_25>.
Parsing architecture <Behavioral> of entity <counter0_25>.
Parsing VHDL file "/home/ise/share-vm-digital/q9VHDL/AZ_emitter.vhd" into library work
Parsing entity <AZ_emitter>.
Parsing architecture <Behavioral> of entity <az_emitter>.
Parsing VHDL file "/home/ise/share-vm-digital/q5VHDL/counter0_20M.vhd" into library work
Parsing entity <counter0_20M>.
Parsing architecture <Behavioral> of entity <counter0_20m>.
Parsing VHDL file "/home/ise/share-vm-digital/q5VHDL/counter0_20k.vhd" into library work
Parsing entity <counter0_20k>.
Parsing architecture <Behavioral> of entity <counter0_20k>.
Parsing VHDL file "/home/ise/share-vm-digital/q9VHDL/top.vhf" into library work
Parsing entity <FTC_HXILINX_top>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_top>.
Parsing entity <D2_4E_HXILINX_top>.
Parsing architecture <D2_4E_HXILINX_top_V> of entity <d2_4e_hxilinx_top>.
Parsing entity <top>.
Parsing architecture <BEHAVIORAL> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <counter0_20M> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter0_20k> (architecture <Behavioral>) from library <work>.

Elaborating entity <AZ_emitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <register7bitsPIPOfall> (architecture <Behavioral>) from library <work>.

Elaborating entity <FTC_HXILINX_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux4_1> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/share-vm-digital/q9VHDL/mux4_1.vhd" Line 24: r0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/share-vm-digital/q9VHDL/mux4_1.vhd" Line 25: r1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/share-vm-digital/q9VHDL/mux4_1.vhd" Line 26: r2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/share-vm-digital/q9VHDL/mux4_1.vhd" Line 27: r3 should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/ise/share-vm-digital/q9VHDL/mux4_1.vhd" Line 28. Case statement is complete. others clause is never selected

Elaborating entity <D2_4E_HXILINX_top> (architecture <D2_4E_HXILINX_top_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/share-vm-digital/q9VHDL/top.vhf" Line 93. Case statement is complete. others clause is never selected

Elaborating entity <counter0_25> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/share-vm-digital/q9VHDL/top.vhf".
    Set property "HU_SET = XLXI_18_0" for instance <XLXI_18>.
    Set property "HU_SET = XLXI_19_1" for instance <XLXI_19>.
    Set property "HU_SET = XLXI_25_2" for instance <XLXI_25>.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <counter0_20M>.
    Related source file is "/home/ise/share-vm-digital/q5VHDL/counter0_20M.vhd".
    Found 25-bit register for signal <count>.
    Found 1-bit register for signal <terminate_count>.
    Found 25-bit adder for signal <count[24]_GND_6_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <counter0_20M> synthesized.

Synthesizing Unit <counter0_20k>.
    Related source file is "/home/ise/share-vm-digital/q5VHDL/counter0_20k.vhd".
    Found 25-bit register for signal <count>.
    Found 1-bit register for signal <terminate_count>.
    Found 25-bit adder for signal <count[24]_GND_7_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <counter0_20k> synthesized.

Synthesizing Unit <AZ_emitter>.
    Related source file is "/home/ise/share-vm-digital/q9VHDL/AZ_emitter.vhd".
    Found 32x7-bit Read Only RAM for signal <segChar>
    Summary:
	inferred   1 RAM(s).
Unit <AZ_emitter> synthesized.

Synthesizing Unit <register7bitsPIPOfall>.
    Related source file is "/home/ise/share-vm-digital/q9VHDL/register8bitsPIPOfall.vhd".
    Found 7-bit register for signal <d_register>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <register7bitsPIPOfall> synthesized.

Synthesizing Unit <FTC_HXILINX_top>.
    Related source file is "/home/ise/share-vm-digital/q9VHDL/top.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_top> synthesized.

Synthesizing Unit <mux4_1>.
    Related source file is "/home/ise/share-vm-digital/q9VHDL/mux4_1.vhd".
    Found 7-bit 4-to-1 multiplexer for signal <seg> created at line 23.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4_1> synthesized.

Synthesizing Unit <D2_4E_HXILINX_top>.
    Related source file is "/home/ise/share-vm-digital/q9VHDL/top.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_top> synthesized.

Synthesizing Unit <counter0_25>.
    Related source file is "/home/ise/share-vm-digital/q9VHDL/counter0_26.vhd".
    Found 5-bit register for signal <temp_count>.
    Found 5-bit adder for signal <temp_count[4]_GND_13_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <counter0_25> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 25-bit adder                                          : 2
 5-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 4
 25-bit register                                       : 2
 5-bit register                                        : 1
 7-bit register                                        : 4
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AZ_emitter>.
INFO:Xst:3231 - The small RAM <Mram_segChar> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segChar>       |          |
    -----------------------------------------------------------------------
Unit <AZ_emitter> synthesized (advanced).

Synthesizing (advanced) Unit <counter0_20M>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter0_20M> synthesized (advanced).

Synthesizing (advanced) Unit <counter0_20k>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter0_20k> synthesized (advanced).

Synthesizing (advanced) Unit <counter0_25>.
The following registers are absorbed into counter <temp_count>: 1 register on signal <temp_count>.
Unit <counter0_25> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 3
 25-bit up counter                                     : 2
 5-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <FTC_HXILINX_top> ...

Optimizing unit <D2_4E_HXILINX_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop XLXI_1/count_23 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 254
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 48
#      LUT2                        : 5
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT5                        : 11
#      LUT6                        : 75
#      MUXCY                       : 48
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 88
#      FD                          : 51
#      FD_1                        : 30
#      FDCE                        : 2
#      FDR                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              88  out of  11440     0%  
 Number of Slice LUTs:                  154  out of   5720     2%  
    Number used as Logic:               154  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    168
   Number with an unused Flip Flop:      80  out of    168    47%  
   Number with an unused LUT:            14  out of    168     8%  
   Number of fully used LUT-FF pairs:    74  out of    168    44%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_osc                            | BUFGP                  | 53    |
XLXI_1/terminate_count             | BUFG                   | 33    |
XLXI_18/q_tmp                      | NONE(XLXI_19/q_tmp)    | 1     |
XLXI_2/terminate_count             | NONE(XLXI_18/q_tmp)    | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.223ns (Maximum Frequency: 310.265MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.984ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_osc'
  Clock period: 3.223ns (frequency: 310.265MHz)
  Total number of paths / destination ports: 1999 / 53
-------------------------------------------------------------------------
Delay:               3.223ns (Levels of Logic = 2)
  Source:            XLXI_1/count_5 (FF)
  Destination:       XLXI_1/count_19 (FF)
  Source Clock:      clk_osc falling
  Destination Clock: clk_osc falling

  Data Path: XLXI_1/count_5 to XLXI_1/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  XLXI_1/count_5 (XLXI_1/count_5)
     LUT6:I0->O           12   0.203   1.253  XLXI_1/count[24]_PWR_6_o_equal_1_o<24>3_1 (XLXI_1/count[24]_PWR_6_o_equal_1_o<24>31)
     LUT6:I1->O            1   0.203   0.000  XLXI_1/count_19_rstpot (XLXI_1/count_19_rstpot)
     FD:D                      0.102          XLXI_1/count_19
    ----------------------------------------
    Total                      3.223ns (0.955ns logic, 2.268ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/terminate_count'
  Clock period: 2.968ns (frequency: 336.956MHz)
  Total number of paths / destination ports: 96 / 38
-------------------------------------------------------------------------
Delay:               2.968ns (Levels of Logic = 1)
  Source:            XLXI_31/temp_count_4 (FF)
  Destination:       XLXI_31/temp_count_0 (FF)
  Source Clock:      XLXI_1/terminate_count falling
  Destination Clock: XLXI_1/terminate_count falling

  Data Path: XLXI_31/temp_count_4 to XLXI_31/temp_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.174  XLXI_31/temp_count_4 (XLXI_31/temp_count_4)
     LUT5:I0->O            5   0.203   0.714  XLXI_31/temp_count[4]_PWR_13_o_equal_1_o1 (XLXI_31/temp_count[4]_PWR_13_o_equal_1_o)
     FDR:R                     0.430          XLXI_31/temp_count_0
    ----------------------------------------
    Total                      2.968ns (1.080ns logic, 1.888ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/q_tmp'
  Clock period: 2.242ns (frequency: 446.100MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 1)
  Source:            XLXI_19/q_tmp (FF)
  Destination:       XLXI_19/q_tmp (FF)
  Source Clock:      XLXI_18/q_tmp falling
  Destination Clock: XLXI_18/q_tmp falling

  Data Path: XLXI_19/q_tmp to XLXI_19/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   0.908  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.242ns (0.755ns logic, 1.487ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/terminate_count'
  Clock period: 2.266ns (frequency: 441.248MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.266ns (Levels of Logic = 1)
  Source:            XLXI_18/q_tmp (FF)
  Destination:       XLXI_18/q_tmp (FF)
  Source Clock:      XLXI_2/terminate_count falling
  Destination Clock: XLXI_2/terminate_count falling

  Data Path: XLXI_18/q_tmp to XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   0.932  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_8_o1_INV_0 (q_tmp_INV_8_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.266ns (0.755ns logic, 1.511ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/terminate_count'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.984ns (Levels of Logic = 5)
  Source:            XLXI_18/q_tmp (FF)
  Destination:       common1 (PAD)
  Source Clock:      XLXI_2/terminate_count falling

  Data Path: XLXI_18/q_tmp to common1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.037  q_tmp (q_tmp)
     end scope: 'XLXI_18:Q'
     begin scope: 'XLXI_25:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_d_tmp21 (D1)
     end scope: 'XLXI_25:D1'
     INV:I->O              1   0.568   0.579  XLXI_28 (common1_OBUF)
     OBUF:I->O                 2.571          common1_OBUF (common1)
    ----------------------------------------
    Total                      5.984ns (3.789ns logic, 2.195ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/terminate_count'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              4.724ns (Levels of Logic = 2)
  Source:            XLXI_8/d_register_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_1/terminate_count falling

  Data Path: XLXI_8/d_register_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.447   0.924  XLXI_8/d_register_6 (XLXI_8/d_register_6)
     LUT6:I1->O            1   0.203   0.579  XLXI_24/Mmux_seg71 (seg_6_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      4.724ns (3.221ns logic, 1.503ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_18/q_tmp'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.960ns (Levels of Logic = 5)
  Source:            XLXI_19/q_tmp (FF)
  Destination:       common0 (PAD)
  Source Clock:      XLXI_18/q_tmp falling

  Data Path: XLXI_19/q_tmp to common0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   1.013  q_tmp (q_tmp)
     end scope: 'XLXI_19:Q'
     begin scope: 'XLXI_25:A1'
     LUT2:I0->O            1   0.203   0.579  Mmux_d_tmp41 (D3)
     end scope: 'XLXI_25:D3'
     INV:I->O              1   0.568   0.579  XLXI_30 (common3_OBUF)
     OBUF:I->O                 2.571          common3_OBUF (common3)
    ----------------------------------------
    Total                      5.960ns (3.789ns logic, 2.171ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_1/terminate_count
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_1/terminate_count|         |         |    2.968|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_18/q_tmp  |         |         |    2.242|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/terminate_count
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_2/terminate_count|         |         |    2.266|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_osc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_osc        |         |         |    3.223|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 1.04 secs
 
--> 


Total memory usage is 499924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

