Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Study Material/lab7/sequential_divider_isim_beh.exe -prj D:/Study Material/lab7/sequential_divider_beh.prj work.sequential_divider 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Study Material/lab7/sequential_divider.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity sequential_divider
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/Study Material/lab7/sequential_divider_isim_beh.exe
Fuse Memory Usage: 35808 KB
Fuse CPU Usage: 1156 ms
