# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../takeout_study_2021_logic_circuit.srcs/sources_1/new/FA.v" \

verilog work  \
"../../../../takeout_study_2021_logic_circuit.srcs/sources_1/new/FA_4BIT.v" \

verilog xil_defaultlib  \
"../../../../takeout_study_2021_logic_circuit.srcs/sim_1/new/Tb_PA_16BIT.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
