/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [7:0] _04_;
  wire [17:0] _05_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [19:0] celloutsig_0_28z;
  wire [26:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [33:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_0z ? celloutsig_0_1z[1] : celloutsig_0_3z[3];
  assign celloutsig_0_15z = celloutsig_0_1z[0] ? celloutsig_0_9z : celloutsig_0_0z;
  assign celloutsig_0_33z = !(celloutsig_0_2z[2] ? celloutsig_0_23z[6] : celloutsig_0_26z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z[2] | in_data[152]) & celloutsig_1_2z[4]);
  assign celloutsig_0_27z = ~((celloutsig_0_7z | celloutsig_0_13z) & celloutsig_0_11z[10]);
  assign celloutsig_0_20z = ~((celloutsig_0_19z[2] | celloutsig_0_15z) & (_01_ | _02_));
  assign celloutsig_0_26z = celloutsig_0_3z[2] | ~(celloutsig_0_9z);
  assign celloutsig_0_0z = in_data[66] | in_data[30];
  assign celloutsig_0_35z = celloutsig_0_28z[17] | celloutsig_0_15z;
  assign celloutsig_0_36z = celloutsig_0_13z | celloutsig_0_16z;
  assign celloutsig_1_6z = celloutsig_1_5z ^ celloutsig_1_1z[2];
  assign celloutsig_1_13z = celloutsig_1_8z[5] ^ celloutsig_1_6z;
  reg [4:0] _18_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _18_ <= 5'h00;
    else _18_ <= in_data[11:7];
  assign { _03_[4:2], _01_, _03_[0] } = _18_;
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _19_ <= 5'h00;
    else _19_ <= { celloutsig_0_19z[4:1], celloutsig_0_36z };
  assign out_data[4:0] = _19_;
  reg [7:0] _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _20_ <= 8'h00;
    else _20_ <= { celloutsig_0_2z[22:19], celloutsig_0_3z };
  assign { _04_[7:5], _00_, _04_[3:0] } = _20_;
  reg [17:0] _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 18'h00000;
    else _21_ <= { _03_[3:2], _01_, _03_[0], celloutsig_0_1z, celloutsig_0_1z, _04_[7:5], _00_, _04_[3:0] };
  assign { _05_[17:1], _02_ } = _21_;
  assign celloutsig_1_19z = { celloutsig_1_17z[1:0], celloutsig_1_5z } & { celloutsig_1_8z[9:8], celloutsig_1_6z };
  assign celloutsig_0_10z = { _04_[5], _00_, _04_[3:0] } & { celloutsig_0_1z[0], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_23z = { _04_[7], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_13z } & { _03_[4:2], _01_, _03_[0], celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_28z = { _03_[4:2], _01_, _03_[0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_27z, _03_[4:2], _01_, _03_[0] } / { 1'h1, celloutsig_0_2z[21:3] };
  assign celloutsig_1_3z = in_data[170:168] / { 1'h1, celloutsig_1_0z[5:4] };
  assign celloutsig_1_5z = celloutsig_1_2z[4:1] >= { celloutsig_1_1z[3], celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_0z[4:0], celloutsig_1_6z, celloutsig_1_5z } < in_data[140:134];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[14:12] };
  assign celloutsig_1_0z = in_data[135:129] % { 1'h1, in_data[104:99] };
  assign celloutsig_0_2z = in_data[90:64] % { 1'h1, in_data[53:31], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[161:158] * in_data[114:111];
  assign celloutsig_1_2z = { celloutsig_1_0z[6], celloutsig_1_1z } * in_data[128:124];
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[90:88];
  assign celloutsig_0_11z = celloutsig_0_7z ? { celloutsig_0_2z[12:0], celloutsig_0_5z } : { celloutsig_0_2z[23:12], celloutsig_0_5z, 1'h0 };
  assign celloutsig_1_17z = ~ in_data[159:157];
  assign celloutsig_0_18z = & celloutsig_0_5z;
  assign celloutsig_0_7z = | { celloutsig_0_2z[24:0], celloutsig_0_0z, celloutsig_0_5z, _04_[7:5], _00_, _04_[3:0] };
  assign celloutsig_1_8z = { in_data[178:161], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } >> { in_data[128:115], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_19z = { _04_[7:5], _00_, _04_[3:1] } <<< { celloutsig_0_10z[3], celloutsig_0_10z };
  assign celloutsig_0_5z = in_data[56:53] >>> { _03_[3:2], _01_, celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_2z ~^ { celloutsig_1_2z[3:0], celloutsig_1_13z };
  assign celloutsig_0_13z = ~((celloutsig_0_11z[11] & _02_) | (celloutsig_0_2z[4] & celloutsig_0_0z));
  assign celloutsig_0_16z = ~((celloutsig_0_3z[1] & celloutsig_0_2z[21]) | (celloutsig_0_10z[3] & _04_[6]));
  assign { out_data[33:32], out_data[35] } = ~ { celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_16z };
  assign _03_[1] = _01_;
  assign _04_[4] = _00_;
  assign _05_[0] = _02_;
  assign { out_data[132:128], out_data[98:96], out_data[34] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[35] };
endmodule
