{
  "Direction": {
    "component_box": [
      70.0,
      449.0,
      212.0,
      517.0
    ],
    "connections": {
      "input": [
        {
          "name": "i_arm_n",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Capacitor Voltage Balancing",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Core Steps of TSM": {
    "component_box": [
      526.0,
      65.0,
      668.0,
      150.0
    ],
    "connections": {
      "input": [
        {
          "name": "Complementary State Generator",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "H>0 comparator",
          "count": 1
        }
      ],
      "inout": [
        {
          "name": "Capacitor Voltage Balancing",
          "count": 1
        }
      ]
    }
  },
  "Modulation Strategy": {
    "component_box": [
      71.0,
      9.0,
      213.0,
      78.0
    ],
    "connections": {
      "input": [
        {
          "name": "U_ref_p",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Capacitor Voltage Balancing",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Capacitor Voltage Balancing": {
    "component_box": [
      280.0,
      13.0,
      431.0,
      150.0
    ],
    "connections": {
      "input": [
        {
          "name": "Modulation Strategy",
          "count": 1
        },
        {
          "name": "Direction",
          "count": 1
        },
        {
          "name": "U_C_p",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Complementary State Generator",
          "count": 1
        },
        {
          "name": "Core Steps of TSM",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Complementary State Generator": {
    "component_box": [
      378.0,
      222.0,
      586.0,
      309.0
    ],
    "connections": {
      "input": [
        {
          "name": "Capacitor Voltage Balancing",
          "count": 1
        },
        {
          "name": "Capacitor Voltage Balancing",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "Core Steps of TSM",
          "count": 1
        },
        {
          "name": "Core Steps of TSM",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Comparator": {
    "component_box": [
      734.0,
      407.0,
      807.0,
      471.0
    ],
    "connections": {
      "input": [
        {
          "name": "Core Steps of TSM",
          "count": 1
        },
        {
          "name": "U_ref",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "P_n",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "U_ref": {
    "component_box": [
      626.0,
      206.0,
      797.0,
      324.0
    ],
    "connections": {
      "input": [],
      "output": [
        {
          "name": "Core Steps of TSM",
          "count": 1
        },
        {
          "name": "Core Steps of TSM",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "H>0 comparator": {
    "component_box": [
      735.0,
      59.0,
      807.0,
      121.0
    ],
    "connections": {
      "input": [
        {
          "name": "Core Steps of TSM",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "P_p",
          "count": 1
        }
      ],
      "inout": []
    }
  }
}