./dsm 128000 4 64 16 0 /afs/eos.ncsu.edu/lockers/workspace/csc/CSC506-1/trace/swaptions_truncated
===== SP19 506 DSM cache configuration =====
L1_SIZE:              128000
L1_ASSOC:             4
L1_BLOCKSIZE:         64
NUMBER OF PROCESSORS: 16
COHERENCE PROTOCOL:   MESI with FBV
TRACE FILE:           /afs/eos.ncsu.edu/lockers/workspace/csc/CSC506-1/trace/swaptions_truncated
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      2580
2 . number of read misses:                129
3 . number of writes:                     2615
4 . number of write misses:               254
5 . total miss rate:                      0.073725
6 . number of writebacks:                 234
7 . number of cache-to-cache transfers:   48
8 . number of SignalRds:                  71
9 . number of SignalRdXs:                 0
10. number of SignalUpgrs                 94
11. number of invalidations:              154
12. number of interventions:              178
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      1039570
2 . number of read misses:                31626
3 . number of writes:                     297218
4 . number of write misses:               22122
5 . total miss rate:                      0.040207
6 . number of writebacks:                 35853
7 . number of cache-to-cache transfers:   30749
8 . number of SignalRds:                  29636
9 . number of SignalRdXs:                 17930
10. number of SignalUpgrs                 12437
11. number of invalidations:              36160
12. number of interventions:              14453
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      1036170
2 . number of read misses:                29556
3 . number of writes:                     296228
4 . number of write misses:               20962
5 . total miss rate:                      0.037915
6 . number of writebacks:                 35414
7 . number of cache-to-cache transfers:   28667
8 . number of SignalRds:                  28072
9 . number of SignalRdXs:                 16931
10. number of SignalUpgrs                 13526
11. number of invalidations:              34039
12. number of interventions:              15466
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      1043517
2 . number of read misses:                32960
3 . number of writes:                     297850
4 . number of write misses:               23517
5 . total miss rate:                      0.042104
6 . number of writebacks:                 34764
7 . number of cache-to-cache transfers:   32914
8 . number of SignalRds:                  30566
9 . number of SignalRdXs:                 18997
10. number of SignalUpgrs                 9375
11. number of invalidations:              38449
12. number of interventions:              11696
============ Simulation results (Cache 4) ============ 
1 . number of reads:                      1042831
2 . number of read misses:                32621
3 . number of writes:                     297572
4 . number of write misses:               24511
5 . total miss rate:                      0.042623
6 . number of writebacks:                 39046
7 . number of cache-to-cache transfers:   33761
8 . number of SignalRds:                  30743
9 . number of SignalRdXs:                 19909
10. number of SignalUpgrs                 13191
11. number of invalidations:              39187
12. number of interventions:              15381
============ Simulation results (Cache 5) ============ 
1 . number of reads:                      1041259
2 . number of read misses:                32956
3 . number of writes:                     297026
4 . number of write misses:               25445
5 . total miss rate:                      0.043639
6 . number of writebacks:                 39036
7 . number of cache-to-cache transfers:   33684
8 . number of SignalRds:                  31322
9 . number of SignalRdXs:                 20738
10. number of SignalUpgrs                 12518
11. number of invalidations:              39815
12. number of interventions:              14799
============ Simulation results (Cache 6) ============ 
1 . number of reads:                      1040744
2 . number of read misses:                32280
3 . number of writes:                     296934
4 . number of write misses:               22435
5 . total miss rate:                      0.040903
6 . number of writebacks:                 36445
7 . number of cache-to-cache transfers:   30966
8 . number of SignalRds:                  30740
9 . number of SignalRdXs:                 17943
10. number of SignalUpgrs                 13001
11. number of invalidations:              36680
12. number of interventions:              15051
============ Simulation results (Cache 7) ============ 
1 . number of reads:                      1041317
2 . number of read misses:                35472
3 . number of writes:                     296737
4 . number of write misses:               25485
5 . total miss rate:                      0.045556
6 . number of writebacks:                 38339
7 . number of cache-to-cache transfers:   35047
8 . number of SignalRds:                  33882
9 . number of SignalRdXs:                 20478
10. number of SignalUpgrs                 11828
11. number of invalidations:              41613
12. number of interventions:              14030
============ Simulation results (Cache 8) ============ 
1 . number of reads:                      1042689
2 . number of read misses:                32617
3 . number of writes:                     297031
4 . number of write misses:               25850
5 . total miss rate:                      0.043641
6 . number of writebacks:                 40293
7 . number of cache-to-cache transfers:   35100
8 . number of SignalRds:                  30910
9 . number of SignalRdXs:                 21639
10. number of SignalUpgrs                 13205
11. number of invalidations:              40816
12. number of interventions:              15712
============ Simulation results (Cache 9) ============ 
1 . number of reads:                      1043039
2 . number of read misses:                34088
3 . number of writes:                     297252
4 . number of write misses:               27460
5 . total miss rate:                      0.045921
6 . number of writebacks:                 42208
7 . number of cache-to-cache transfers:   36723
8 . number of SignalRds:                  32499
9 . number of SignalRdXs:                 22771
10. number of SignalUpgrs                 13699
11. number of invalidations:              42289
12. number of interventions:              15827
============ Simulation results (Cache 10) ============ 
1 . number of reads:                      1029674
2 . number of read misses:                25290
3 . number of writes:                     295535
4 . number of write misses:               14606
5 . total miss rate:                      0.030105
6 . number of writebacks:                 25802
7 . number of cache-to-cache transfers:   20349
8 . number of SignalRds:                  23998
9 . number of SignalRdXs:                 10466
10. number of SignalUpgrs                 10520
11. number of invalidations:              25330
12. number of interventions:              11756
============ Simulation results (Cache 11) ============ 
1 . number of reads:                      1025324
2 . number of read misses:                24982
3 . number of writes:                     294372
4 . number of write misses:               12810
5 . total miss rate:                      0.028637
6 . number of writebacks:                 18981
7 . number of cache-to-cache transfers:   18765
8 . number of SignalRds:                  23611
9 . number of SignalRdXs:                 8989
10. number of SignalUpgrs                 5411
11. number of invalidations:              23505
12. number of interventions:              6300
============ Simulation results (Cache 12) ============ 
1 . number of reads:                      1042498
2 . number of read misses:                33455
3 . number of writes:                     296783
4 . number of write misses:               25888
5 . total miss rate:                      0.044310
6 . number of writebacks:                 38295
7 . number of cache-to-cache transfers:   34884
8 . number of SignalRds:                  31822
9 . number of SignalRdXs:                 21299
10. number of SignalUpgrs                 11308
11. number of invalidations:              40596
12. number of interventions:              13262
============ Simulation results (Cache 13) ============ 
1 . number of reads:                      1022919
2 . number of read misses:                21675
3 . number of writes:                     293758
4 . number of write misses:               12787
5 . total miss rate:                      0.026173
6 . number of writebacks:                 23887
7 . number of cache-to-cache transfers:   17297
8 . number of SignalRds:                  20448
9 . number of SignalRdXs:                 9161
10. number of SignalUpgrs                 10547
11. number of invalidations:              21754
12. number of interventions:              11715
============ Simulation results (Cache 14) ============ 
1 . number of reads:                      1039930
2 . number of read misses:                29528
3 . number of writes:                     296421
4 . number of write misses:               17792
5 . total miss rate:                      0.035410
6 . number of writebacks:                 26728
7 . number of cache-to-cache transfers:   25418
8 . number of SignalRds:                  28181
9 . number of SignalRdXs:                 13306
10. number of SignalUpgrs                 8107
11. number of invalidations:              30276
12. number of interventions:              9681
============ Simulation results (Cache 15) ============ 
1 . number of reads:                      1020061
2 . number of read misses:                19231
3 . number of writes:                     292546
4 . number of write misses:               9266
5 . total miss rate:                      0.021710
6 . number of writebacks:                 18105
7 . number of cache-to-cache transfers:   12793
8 . number of SignalRds:                  18157
9 . number of SignalRdXs:                 5919
10. number of SignalUpgrs                 8381
11. number of invalidations:              16840
12. number of interventions:              8988
