Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon Jan 23 09:19:29 2023
| Host         : DESKTOP-7DLC06A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGA_ctrl_top_struc_cfg_timing_summary_routed.rpt -rpx VGA_ctrl_top_struc_cfg_timing_summary_routed.rpx
| Design       : VGA_ctrl_top_struc_cfg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.564        0.000                      0                 2045       -0.545      -25.301                     51                 2045        3.000        0.000                       0                   988  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.535        0.000                      0                  295        0.118        0.000                      0                  295        4.500        0.000                       0                   278  
  clk_out3_clk_wiz_0        0.564        0.000                      0                 1190        0.122        0.000                      0                 1190       19.500        0.000                       0                   706  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        2.146        0.000                      0                  615       -0.545      -25.301                     51                  615  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        3.686        0.000                      0                   96        0.058        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_end_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/rgb_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.084ns (32.371%)  route 4.354ns (67.629%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    -2.475    i_source_multiplexer/clk_out1
    SLICE_X34Y25         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  i_source_multiplexer/s_pixel_end_reg[2]/Q
                         net (fo=13, routed)          1.457    -0.500    i_source_multiplexer/pixel_end_o_reg[9]_0[2]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.124    -0.376 r  i_source_multiplexer/rgb_o1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    -0.376    i_source_multiplexer/rgb_o1_carry_i_7__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.174 r  i_source_multiplexer/rgb_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.174    i_source_multiplexer/rgb_o1_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  i_source_multiplexer/rgb_o1_carry__0/CO[0]
                         net (fo=1, routed)           0.961     1.406    i_source_multiplexer/rgb_o1_carry__0_n_3
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.373     1.779 r  i_source_multiplexer/rgb_o[11]_i_3__2/O
                         net (fo=13, routed)          1.266     3.045    i_io_ctrl/line_o_reg[9]
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124     3.169 r  i_io_ctrl/rgb_o[8]_i_2/O
                         net (fo=1, routed)           0.670     3.839    i_source_multiplexer/rgb_o_reg[8]_0
    SLICE_X34Y20         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  i_source_multiplexer/rgb_o[8]_i_1/O
                         net (fo=1, routed)           0.000     3.963    i_source_multiplexer/rgb_o[8]_i_1_n_0
    SLICE_X34Y20         FDCE                                         r  i_source_multiplexer/rgb_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.433     7.920    i_source_multiplexer/clk_out1
    SLICE_X34Y20         FDCE                                         r  i_source_multiplexer/rgb_o_reg[8]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X34Y20         FDCE (Setup_fdce_C_D)        0.081     7.498    i_source_multiplexer/rgb_o_reg[8]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -3.963    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_end_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_pixel_end_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 1.368ns (21.397%)  route 5.025ns (78.603%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    -2.475    i_source_multiplexer/clk_out1
    SLICE_X34Y25         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.957 f  i_source_multiplexer/s_pixel_end_reg[5]/Q
                         net (fo=10, routed)          0.918    -1.039    i_source_multiplexer/pixel_end_o_reg[9]_0[5]
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.124    -0.915 r  i_source_multiplexer/s_pixel_beg[2]_i_7/O
                         net (fo=1, routed)           0.689    -0.226    i_source_multiplexer/s_pixel_beg[2]_i_7_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124    -0.102 f  i_source_multiplexer/s_pixel_beg[2]_i_5/O
                         net (fo=4, routed)           1.622     1.521    i_io_ctrl/s_pixel_end_reg[9]_1
    SLICE_X38Y23         LUT5 (Prop_lut5_I0_O)        0.150     1.671 r  i_io_ctrl/s_pixel_beg[1]_i_2/O
                         net (fo=12, routed)          1.015     2.686    i_io_ctrl/s_pixel_beg_reg[1]
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.328     3.014 r  i_io_ctrl/s_pixel_end[6]_i_2/O
                         net (fo=1, routed)           0.781     3.795    i_io_ctrl/s_pixel_end[6]_i_2_n_0
    SLICE_X34Y26         LUT5 (Prop_lut5_I0_O)        0.124     3.919 r  i_io_ctrl/s_pixel_end[6]_i_1/O
                         net (fo=1, routed)           0.000     3.919    i_source_multiplexer/swsync_o_reg[2]_0[1]
    SLICE_X34Y26         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.429     7.916    i_source_multiplexer/clk_out1
    SLICE_X34Y26         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[6]/C
                         clock pessimism             -0.410     7.505    
                         clock uncertainty           -0.077     7.428    
    SLICE_X34Y26         FDCE (Setup_fdce_C_D)        0.077     7.505    i_source_multiplexer/s_pixel_end_reg[6]
  -------------------------------------------------------------------
                         required time                          7.505    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_beg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_pixel_beg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.580ns (24.911%)  route 4.763ns (75.089%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    -2.472    i_source_multiplexer/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_source_multiplexer/s_pixel_beg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -2.016 r  i_source_multiplexer/s_pixel_beg_reg[6]/Q
                         net (fo=13, routed)          1.634    -0.381    i_VGA_ctrl/s_pixel_beg_reg[9][6]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124    -0.257 r  i_VGA_ctrl/s_line_beg1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.257    i_source_multiplexer/pixel_o_reg[6][2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.141 f  i_source_multiplexer/s_line_beg1_carry/CO[3]
                         net (fo=4, routed)           1.137     1.278    i_io_ctrl/CO[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.402 r  i_io_ctrl/s_pixel_beg[9]_i_4/O
                         net (fo=3, routed)           0.965     2.367    i_io_ctrl/s_pixel_end_reg[9]_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.519 f  i_io_ctrl/s_pixel_beg[8]_i_3/O
                         net (fo=7, routed)           1.026     3.545    i_io_ctrl/s_pixel_beg_reg[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.326     3.871 r  i_io_ctrl/s_pixel_beg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.871    i_source_multiplexer/swsync_o_reg[3]_5[3]
    SLICE_X37Y27         FDPE                                         r  i_source_multiplexer/s_pixel_beg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.431     7.918    i_source_multiplexer/clk_out1
    SLICE_X37Y27         FDPE                                         r  i_source_multiplexer/s_pixel_beg_reg[3]/C
                         clock pessimism             -0.410     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X37Y27         FDPE (Setup_fdpe_C_D)        0.031     7.461    i_source_multiplexer/s_pixel_beg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_beg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_line_end_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.226ns (20.189%)  route 4.847ns (79.811%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    -2.472    i_source_multiplexer/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_source_multiplexer/s_pixel_beg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -2.016 r  i_source_multiplexer/s_pixel_beg_reg[6]/Q
                         net (fo=13, routed)          1.634    -0.381    i_VGA_ctrl/s_pixel_beg_reg[9][6]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124    -0.257 r  i_VGA_ctrl/s_line_beg1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.257    i_source_multiplexer/pixel_o_reg[6][2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.141 r  i_source_multiplexer/s_line_beg1_carry/CO[3]
                         net (fo=4, routed)           1.150     1.291    i_VGA_ctrl/CO[0]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.124     1.415 r  i_VGA_ctrl/s_line_end[9]_i_3/O
                         net (fo=2, routed)           0.852     2.267    i_source_multiplexer/s_button_act_reg_3
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     2.391 r  i_source_multiplexer/s_line_end[9]_i_1/O
                         net (fo=20, routed)          1.210     3.601    i_source_multiplexer/s_line_end
    SLICE_X44Y24         FDCE                                         r  i_source_multiplexer/s_line_end_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.431     7.918    i_source_multiplexer/clk_out1
    SLICE_X44Y24         FDCE                                         r  i_source_multiplexer/s_line_end_reg[7]/C
                         clock pessimism             -0.425     7.492    
                         clock uncertainty           -0.077     7.415    
    SLICE_X44Y24         FDCE (Setup_fdce_C_CE)      -0.205     7.210    i_source_multiplexer/s_line_end_reg[7]
  -------------------------------------------------------------------
                         required time                          7.210    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_end_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/rgb_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 2.084ns (33.190%)  route 4.195ns (66.810%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    -2.475    i_source_multiplexer/clk_out1
    SLICE_X34Y25         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  i_source_multiplexer/s_pixel_end_reg[2]/Q
                         net (fo=13, routed)          1.457    -0.500    i_source_multiplexer/pixel_end_o_reg[9]_0[2]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.124    -0.376 r  i_source_multiplexer/rgb_o1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    -0.376    i_source_multiplexer/rgb_o1_carry_i_7__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.174 r  i_source_multiplexer/rgb_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.174    i_source_multiplexer/rgb_o1_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  i_source_multiplexer/rgb_o1_carry__0/CO[0]
                         net (fo=1, routed)           0.961     1.406    i_source_multiplexer/rgb_o1_carry__0_n_3
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.373     1.779 r  i_source_multiplexer/rgb_o[11]_i_3__2/O
                         net (fo=13, routed)          1.204     2.983    i_io_ctrl/line_o_reg[9]
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.107 r  i_io_ctrl/rgb_o[5]_i_2/O
                         net (fo=1, routed)           0.573     3.680    i_source_multiplexer/rgb_o_reg[5]_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I3_O)        0.124     3.804 r  i_source_multiplexer/rgb_o[5]_i_1/O
                         net (fo=1, routed)           0.000     3.804    i_source_multiplexer/rgb_o[5]_i_1_n_0
    SLICE_X35Y19         FDCE                                         r  i_source_multiplexer/rgb_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.433     7.920    i_source_multiplexer/clk_out1
    SLICE_X35Y19         FDCE                                         r  i_source_multiplexer/rgb_o_reg[5]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.077     7.417    
    SLICE_X35Y19         FDCE (Setup_fdce_C_D)        0.031     7.448    i_source_multiplexer/rgb_o_reg[5]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_end_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/rgb_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.084ns (33.448%)  route 4.147ns (66.552%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    -2.475    i_source_multiplexer/clk_out1
    SLICE_X34Y25         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  i_source_multiplexer/s_pixel_end_reg[2]/Q
                         net (fo=13, routed)          1.457    -0.500    i_source_multiplexer/pixel_end_o_reg[9]_0[2]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.124    -0.376 r  i_source_multiplexer/rgb_o1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    -0.376    i_source_multiplexer/rgb_o1_carry_i_7__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.174 r  i_source_multiplexer/rgb_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.174    i_source_multiplexer/rgb_o1_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  i_source_multiplexer/rgb_o1_carry__0/CO[0]
                         net (fo=1, routed)           0.961     1.406    i_source_multiplexer/rgb_o1_carry__0_n_3
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.373     1.779 r  i_source_multiplexer/rgb_o[11]_i_3__2/O
                         net (fo=13, routed)          1.062     2.841    i_io_ctrl/line_o_reg[9]
    SLICE_X32Y20         LUT6 (Prop_lut6_I3_O)        0.124     2.965 r  i_io_ctrl/rgb_o[2]_i_2/O
                         net (fo=1, routed)           0.667     3.632    i_source_multiplexer/rgb_o_reg[2]_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I3_O)        0.124     3.756 r  i_source_multiplexer/rgb_o[2]_i_1/O
                         net (fo=1, routed)           0.000     3.756    i_source_multiplexer/rgb_o[2]_i_1_n_0
    SLICE_X32Y20         FDCE                                         r  i_source_multiplexer/rgb_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.434     7.921    i_source_multiplexer/clk_out1
    SLICE_X32Y20         FDCE                                         r  i_source_multiplexer/rgb_o_reg[2]/C
                         clock pessimism             -0.425     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X32Y20         FDCE (Setup_fdce_C_D)        0.031     7.449    i_source_multiplexer/rgb_o_reg[2]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_end_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/rgb_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 2.084ns (33.516%)  route 4.134ns (66.484%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    -2.475    i_source_multiplexer/clk_out1
    SLICE_X34Y25         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  i_source_multiplexer/s_pixel_end_reg[2]/Q
                         net (fo=13, routed)          1.457    -0.500    i_source_multiplexer/pixel_end_o_reg[9]_0[2]
    SLICE_X33Y23         LUT4 (Prop_lut4_I2_O)        0.124    -0.376 r  i_source_multiplexer/rgb_o1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    -0.376    i_source_multiplexer/rgb_o1_carry_i_7__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.174 r  i_source_multiplexer/rgb_o1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.174    i_source_multiplexer/rgb_o1_carry_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  i_source_multiplexer/rgb_o1_carry__0/CO[0]
                         net (fo=1, routed)           0.961     1.406    i_source_multiplexer/rgb_o1_carry__0_n_3
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.373     1.779 r  i_source_multiplexer/rgb_o[11]_i_3__2/O
                         net (fo=13, routed)          1.049     2.829    i_io_ctrl/line_o_reg[9]
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.953 r  i_io_ctrl/rgb_o[7]_i_3__0/O
                         net (fo=1, routed)           0.667     3.619    i_source_multiplexer/rgb_o_reg[7]_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.124     3.743 r  i_source_multiplexer/rgb_o[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.743    i_source_multiplexer/rgb_o[7]_i_1__0_n_0
    SLICE_X33Y19         FDCE                                         r  i_source_multiplexer/rgb_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.434     7.921    i_source_multiplexer/clk_out1
    SLICE_X33Y19         FDCE                                         r  i_source_multiplexer/rgb_o_reg[7]/C
                         clock pessimism             -0.425     7.495    
                         clock uncertainty           -0.077     7.418    
    SLICE_X33Y19         FDCE (Setup_fdce_C_D)        0.031     7.449    i_source_multiplexer/rgb_o_reg[7]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_beg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_pixel_beg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 1.580ns (25.483%)  route 4.620ns (74.517%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    -2.472    i_source_multiplexer/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_source_multiplexer/s_pixel_beg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -2.016 r  i_source_multiplexer/s_pixel_beg_reg[6]/Q
                         net (fo=13, routed)          1.634    -0.381    i_VGA_ctrl/s_pixel_beg_reg[9][6]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124    -0.257 r  i_VGA_ctrl/s_line_beg1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.257    i_source_multiplexer/pixel_o_reg[6][2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.141 f  i_source_multiplexer/s_line_beg1_carry/CO[3]
                         net (fo=4, routed)           1.137     1.278    i_io_ctrl/CO[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.402 r  i_io_ctrl/s_pixel_beg[9]_i_4/O
                         net (fo=3, routed)           0.965     2.367    i_io_ctrl/s_pixel_end_reg[9]_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.519 f  i_io_ctrl/s_pixel_beg[8]_i_3/O
                         net (fo=7, routed)           0.884     3.403    i_io_ctrl/s_pixel_beg_reg[0]
    SLICE_X36Y25         LUT6 (Prop_lut6_I0_O)        0.326     3.729 r  i_io_ctrl/s_pixel_beg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.729    i_source_multiplexer/swsync_o_reg[3]_5[2]
    SLICE_X36Y25         FDPE                                         r  i_source_multiplexer/s_pixel_beg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.428     7.915    i_source_multiplexer/clk_out1
    SLICE_X36Y25         FDPE                                         r  i_source_multiplexer/s_pixel_beg_reg[2]/C
                         clock pessimism             -0.410     7.504    
                         clock uncertainty           -0.077     7.427    
    SLICE_X36Y25         FDPE (Setup_fdpe_C_D)        0.029     7.456    i_source_multiplexer/s_pixel_beg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_beg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_pixel_beg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.580ns (25.494%)  route 4.618ns (74.506%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    -2.472    i_source_multiplexer/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_source_multiplexer/s_pixel_beg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -2.016 r  i_source_multiplexer/s_pixel_beg_reg[6]/Q
                         net (fo=13, routed)          1.634    -0.381    i_VGA_ctrl/s_pixel_beg_reg[9][6]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124    -0.257 r  i_VGA_ctrl/s_line_beg1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.257    i_source_multiplexer/pixel_o_reg[6][2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.141 f  i_source_multiplexer/s_line_beg1_carry/CO[3]
                         net (fo=4, routed)           1.137     1.278    i_io_ctrl/CO[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.402 r  i_io_ctrl/s_pixel_beg[9]_i_4/O
                         net (fo=3, routed)           0.965     2.367    i_io_ctrl/s_pixel_end_reg[9]_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.519 f  i_io_ctrl/s_pixel_beg[8]_i_3/O
                         net (fo=7, routed)           0.881     3.400    i_io_ctrl/s_pixel_beg_reg[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.326     3.726 r  i_io_ctrl/s_pixel_beg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.726    i_source_multiplexer/swsync_o_reg[3]_5[7]
    SLICE_X37Y27         FDPE                                         r  i_source_multiplexer/s_pixel_beg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.431     7.918    i_source_multiplexer/clk_out1
    SLICE_X37Y27         FDPE                                         r  i_source_multiplexer/s_pixel_beg_reg[7]/C
                         clock pessimism             -0.410     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X37Y27         FDPE (Setup_fdpe_C_D)        0.029     7.459    i_source_multiplexer/s_pixel_beg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 i_source_multiplexer/s_pixel_beg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_pixel_beg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 1.580ns (25.506%)  route 4.615ns (74.494%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    -2.472    i_source_multiplexer/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_source_multiplexer/s_pixel_beg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -2.016 r  i_source_multiplexer/s_pixel_beg_reg[6]/Q
                         net (fo=13, routed)          1.634    -0.381    i_VGA_ctrl/s_pixel_beg_reg[9][6]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124    -0.257 r  i_VGA_ctrl/s_line_beg1_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.257    i_source_multiplexer/pixel_o_reg[6][2]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.141 f  i_source_multiplexer/s_line_beg1_carry/CO[3]
                         net (fo=4, routed)           1.137     1.278    i_io_ctrl/CO[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.402 r  i_io_ctrl/s_pixel_beg[9]_i_4/O
                         net (fo=3, routed)           0.965     2.367    i_io_ctrl/s_pixel_end_reg[9]_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.519 f  i_io_ctrl/s_pixel_beg[8]_i_3/O
                         net (fo=7, routed)           0.878     3.397    i_io_ctrl/s_pixel_beg_reg[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.326     3.723 r  i_io_ctrl/s_pixel_beg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.723    i_source_multiplexer/swsync_o_reg[3]_5[8]
    SLICE_X37Y27         FDPE                                         r  i_source_multiplexer/s_pixel_beg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.431     7.918    i_source_multiplexer/clk_out1
    SLICE_X37Y27         FDPE                                         r  i_source_multiplexer/s_pixel_beg_reg[8]/C
                         clock pessimism             -0.410     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X37Y27         FDPE (Setup_fdpe_C_D)        0.031     7.461    i_source_multiplexer/s_pixel_beg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  3.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_io_ctrl/swsync_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_pixel_end_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.632%)  route 0.308ns (62.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.555    -0.574    i_io_ctrl/CLK
    SLICE_X37Y19         FDCE                                         r  i_io_ctrl/swsync_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_io_ctrl/swsync_o_reg[2]/Q
                         net (fo=39, routed)          0.308    -0.125    i_source_multiplexer/swsync_o_reg[3][1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.045    -0.080 r  i_source_multiplexer/s_pixel_end[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    i_source_multiplexer/s_pixel_end[4]_i_1_n_0
    SLICE_X34Y23         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.816    -0.353    i_source_multiplexer/clk_out1
    SLICE_X34Y23         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[4]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X34Y23         FDCE (Hold_fdce_C_D)         0.120    -0.198    i_source_multiplexer/s_pixel_end_reg[4]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_source_multiplexer/s_pixel_beg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_pixel_end_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.685%)  route 0.335ns (64.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.551    -0.578    i_source_multiplexer/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_source_multiplexer/s_pixel_beg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  i_source_multiplexer/s_pixel_beg_reg[6]/Q
                         net (fo=13, routed)          0.335    -0.102    i_io_ctrl/s_pixel_beg_reg[7][2]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.045    -0.057 r  i_io_ctrl/s_pixel_end[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    i_source_multiplexer/swsync_o_reg[2]_0[1]
    SLICE_X34Y26         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.816    -0.353    i_source_multiplexer/clk_out1
    SLICE_X34Y26         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[6]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X34Y26         FDCE (Hold_fdce_C_D)         0.120    -0.198    i_source_multiplexer/s_pixel_end_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_io_ctrl/swsync_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.185ns (34.129%)  route 0.357ns (65.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.555    -0.574    i_io_ctrl/CLK
    SLICE_X36Y19         FDCE                                         r  i_io_ctrl/swsync_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_io_ctrl/swsync_o_reg[0]/Q
                         net (fo=18, routed)          0.357    -0.076    i_io_ctrl/s_line_beg_reg[3][0]
    SLICE_X34Y18         LUT3 (Prop_lut3_I1_O)        0.044    -0.032 r  i_io_ctrl/s_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    i_source_multiplexer/swsync_o_reg[2]_1[0]
    SLICE_X34Y18         FDCE                                         r  i_source_multiplexer/s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.822    -0.347    i_source_multiplexer/clk_out1
    SLICE_X34Y18         FDCE                                         r  i_source_multiplexer/s_state_reg[0]/C
                         clock pessimism              0.034    -0.312    
    SLICE_X34Y18         FDCE (Hold_fdce_C_D)         0.133    -0.179    i_source_multiplexer/s_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_source_multiplexer/s_line_end_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/line_end_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.550    -0.579    i_source_multiplexer/clk_out1
    SLICE_X43Y24         FDPE                                         r  i_source_multiplexer/s_line_end_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  i_source_multiplexer/s_line_end_reg[8]/Q
                         net (fo=6, routed)           0.115    -0.323    i_source_multiplexer/line_end_o_reg[9]_0[8]
    SLICE_X42Y24         FDRE                                         r  i_source_multiplexer/line_end_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.817    -0.352    i_source_multiplexer/clk_out1
    SLICE_X42Y24         FDRE                                         r  i_source_multiplexer/line_end_o_reg[8]/C
                         clock pessimism             -0.215    -0.566    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.085    -0.481    i_source_multiplexer/line_end_o_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_source_multiplexer/s_pixel_end_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/s_pixel_end_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.549    -0.580    i_source_multiplexer/clk_out1
    SLICE_X35Y25         FDPE                                         r  i_source_multiplexer/s_pixel_end_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.439 r  i_source_multiplexer/s_pixel_end_reg[1]/Q
                         net (fo=14, routed)          0.114    -0.325    i_source_multiplexer/pixel_end_o_reg[9]_0[1]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  i_source_multiplexer/s_pixel_end[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    i_source_multiplexer/s_pixel_end[2]_i_1_n_0
    SLICE_X34Y25         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.815    -0.354    i_source_multiplexer/clk_out1
    SLICE_X34Y25         FDCE                                         r  i_source_multiplexer/s_pixel_end_reg[2]/C
                         clock pessimism             -0.214    -0.567    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.121    -0.446    i_source_multiplexer/s_pixel_end_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_source_multiplexer/s_pixel_beg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer/pixel_beg_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.801%)  route 0.366ns (72.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.551    -0.578    i_source_multiplexer/clk_out1
    SLICE_X37Y26         FDCE                                         r  i_source_multiplexer/s_pixel_beg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  i_source_multiplexer/s_pixel_beg_reg[9]/Q
                         net (fo=7, routed)           0.366    -0.071    i_source_multiplexer/pixel_beg_o_reg[9]_0[9]
    SLICE_X30Y24         FDRE                                         r  i_source_multiplexer/pixel_beg_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.816    -0.353    i_source_multiplexer/clk_out1
    SLICE_X30Y24         FDRE                                         r  i_source_multiplexer/pixel_beg_o_reg[9]/C
                         clock pessimism              0.034    -0.318    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.063    -0.255    i_source_multiplexer/pixel_beg_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.560    -0.569    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y19         FDRE                                         r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.289    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X57Y19         FDRE                                         r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.342    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y19         FDRE                                         r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.070    -0.486    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.570    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y18          FDRE                                         r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.290    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X9Y18          FDRE                                         r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.342    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y18          FDRE                                         r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.216    -0.557    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.070    -0.487    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.560    -0.569    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X56Y19         FDRE                                         r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.289    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X57Y19         FDRE                                         r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.342    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X57Y19         FDRE                                         r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.066    -0.490    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.570    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y18          FDRE                                         r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.290    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X9Y18          FDRE                                         r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.827    -0.342    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y18          FDRE                                         r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.216    -0.557    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.066    -0.491    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0     i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1     i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8     i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8     i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y25    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y25    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y25    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y25    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21    i_pattern_gen_1/rgb_o_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21    i_pattern_gen_1/rgb_o_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21    i_pattern_gen_1/rgb_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y24    i_source_multiplexer/pixel_beg_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y24    i_source_multiplexer/pixel_beg_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y24    i_source_multiplexer/pixel_beg_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y25    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y25    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y25    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y25    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21    i_pattern_gen_1/rgb_o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21    i_pattern_gen_1/rgb_o_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21    i_pattern_gen_1/rgb_o_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y24    i_source_multiplexer/line_beg_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y24    i_source_multiplexer/line_beg_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y24    i_source_multiplexer/line_beg_o_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.758ns  (logic 12.462ns (32.153%)  route 26.296ns (67.847%))
  Logic Levels:           46  (CARRY4=10 LUT2=1 LUT3=5 LUT4=3 LUT5=11 LUT6=13 MUXF7=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.529 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.643 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.643    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.865 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[0]
                         net (fo=1, routed)           0.566    33.431    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_7
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.299    33.730 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3/O
                         net (fo=1, routed)           0.000    33.730    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3_n_0
    SLICE_X34Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    33.944 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[12]_i_1/O
                         net (fo=10, routed)          1.627    35.571    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y60          LUT3 (Prop_lut3_I1_O)        0.297    35.868 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.485    36.353    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.477    37.964    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.098    37.360    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.917    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.917    
                         arrival time                         -36.353    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.639ns  (logic 12.462ns (32.253%)  route 26.176ns (67.747%))
  Logic Levels:           46  (CARRY4=10 LUT2=1 LUT3=5 LUT4=3 LUT5=11 LUT6=13 MUXF7=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.529 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.643 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.643    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.865 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[0]
                         net (fo=1, routed)           0.566    33.431    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_7
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.299    33.730 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3/O
                         net (fo=1, routed)           0.000    33.730    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3_n_0
    SLICE_X34Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    33.944 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[12]_i_1/O
                         net (fo=10, routed)          1.288    35.232    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.297    35.529 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.704    36.233    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.486    37.972    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497    37.475    
                         clock uncertainty           -0.098    37.377    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.934    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.934    
                         arrival time                         -36.233    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.564ns  (logic 12.583ns (32.629%)  route 25.981ns (67.371%))
  Logic Levels:           46  (CARRY4=10 LUT2=1 LUT3=5 LUT4=3 LUT5=11 LUT6=13 MUXF7=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.529 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.643 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.643    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.977 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.458    33.435    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_6
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.303    33.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3/O
                         net (fo=1, routed)           0.000    33.738    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3_n_0
    SLICE_X29Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    33.955 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]_i_1/O
                         net (fo=10, routed)          1.367    35.322    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.299    35.621 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.538    36.159    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.481    37.968    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.098    37.364    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.921    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                         -36.159    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.523ns  (logic 12.462ns (32.349%)  route 26.061ns (67.651%))
  Logic Levels:           46  (CARRY4=10 LUT2=1 LUT3=5 LUT4=3 LUT5=11 LUT6=13 MUXF7=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 37.969 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.529 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.643 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.643    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.865 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[0]
                         net (fo=1, routed)           0.566    33.431    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_7
    SLICE_X34Y41         LUT5 (Prop_lut5_I0_O)        0.299    33.730 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3/O
                         net (fo=1, routed)           0.000    33.730    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3_n_0
    SLICE_X34Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    33.944 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[12]_i_1/O
                         net (fo=10, routed)          1.521    35.466    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.297    35.763 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.355    36.118    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.482    37.969    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505    37.463    
                         clock uncertainty           -0.098    37.365    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.922    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.922    
                         arrival time                         -36.118    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.441ns  (logic 12.583ns (32.733%)  route 25.858ns (67.267%))
  Logic Levels:           46  (CARRY4=10 LUT2=1 LUT3=5 LUT4=3 LUT5=11 LUT6=13 MUXF7=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.529 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.643 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.643    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.977 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.458    33.435    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_6
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.303    33.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3/O
                         net (fo=1, routed)           0.000    33.738    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3_n_0
    SLICE_X29Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    33.955 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]_i_1/O
                         net (fo=10, routed)          1.153    35.108    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.299    35.407 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.629    36.036    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.490    37.976    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497    37.479    
                         clock uncertainty           -0.098    37.381    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.938    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                         -36.036    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.519ns  (logic 12.583ns (32.667%)  route 25.936ns (67.333%))
  Logic Levels:           46  (CARRY4=10 LUT2=1 LUT3=5 LUT4=3 LUT5=11 LUT6=13 MUXF7=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 37.981 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.529 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.643 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.643    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.977 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.458    33.435    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_6
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.303    33.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3/O
                         net (fo=1, routed)           0.000    33.738    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3_n_0
    SLICE_X29Y43         MUXF7 (Prop_muxf7_I1_O)      0.217    33.955 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]_i_1/O
                         net (fo=10, routed)          0.918    34.872    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.299    35.171 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           0.942    36.114    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.495    37.981    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.386    37.595    
                         clock uncertainty           -0.098    37.497    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    37.054    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.054    
                         arrival time                         -36.114    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.304ns  (logic 12.487ns (32.600%)  route 25.817ns (67.400%))
  Logic Levels:           46  (CARRY4=10 LUT2=1 LUT3=5 LUT4=3 LUT5=11 LUT6=13 MUXF7=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.529 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.643 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.643    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[2]
                         net (fo=1, routed)           0.432    33.314    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_5
    SLICE_X31Y41         LUT5 (Prop_lut5_I0_O)        0.302    33.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[14]_i_3/O
                         net (fo=1, routed)           0.000    33.616    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[14]_i_3_n_0
    SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    33.833 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[14]_i_1/O
                         net (fo=10, routed)          1.424    35.257    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.299    35.556 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.343    35.899    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.494    37.980    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497    37.483    
                         clock uncertainty           -0.098    37.385    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.942    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                         -35.899    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.151ns  (logic 11.945ns (31.309%)  route 26.206ns (68.690%))
  Logic Levels:           43  (CARRY4=8 LUT2=1 LUT3=4 LUT4=3 LUT5=10 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.728 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/O[3]
                         net (fo=1, routed)           0.404    33.132    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_4
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.306    33.438 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_4/O
                         net (fo=1, routed)           0.604    34.042    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_4_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124    34.166 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_1/O
                         net (fo=9, routed)           1.580    35.746    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.477    37.964    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.098    37.360    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    36.794    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -35.746    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.974ns  (logic 12.149ns (31.993%)  route 25.825ns (68.007%))
  Logic Levels:           44  (CARRY4=9 LUT2=1 LUT3=4 LUT4=3 LUT5=11 LUT6=13 MUXF7=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.529 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.842 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.427    33.269    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_4
    SLICE_X34Y40         LUT5 (Prop_lut5_I0_O)        0.306    33.575 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_3/O
                         net (fo=1, routed)           0.000    33.575    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[11]_i_3_n_0
    SLICE_X34Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    33.789 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_1/O
                         net (fo=9, routed)           1.780    35.569    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.477    37.964    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.098    37.360    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.739    36.621    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.621    
                         arrival time                         -35.569    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.100ns  (logic 11.963ns (31.399%)  route 26.137ns (68.601%))
  Logic Levels:           43  (CARRY4=8 LUT2=1 LUT3=4 LUT4=3 LUT5=10 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.614    -2.405    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.049 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.967     2.016    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[56]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.140    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     2.354 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=16, routed)          0.908     3.262    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/bbstub_douta[7][0]
    SLICE_X30Y46         LUT5 (Prop_lut5_I4_O)        0.297     3.559 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=66, routed)          0.908     4.467    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_342
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.149     4.616 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56/O
                         net (fo=19, routed)          0.698     5.315    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_56_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.332     5.647 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53/O
                         net (fo=1, routed)           0.000     5.647    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_53_n_0
    SLICE_X34Y49         MUXF7 (Prop_muxf7_I0_O)      0.209     5.856 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46/O
                         net (fo=1, routed)           0.789     6.645    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw_reg[6]_i_46_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.297     6.942 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.403     7.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.469 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_18/O
                         net (fo=39, routed)          0.802     8.271    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.395 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.196     9.591    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     9.715 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.043    10.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    10.882 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.867    11.749    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.873 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12/O
                         net (fo=2, routed)           0.160    12.032    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_12_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.124    12.156 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.518    12.675    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    12.799 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8/O
                         net (fo=4, routed)           0.585    13.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_8_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I0_O)        0.124    13.508 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000    13.508    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.058 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.208    15.266    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.152    15.418 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.693    16.111    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.326    16.437 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    16.437    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.987 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.746    17.733    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.857 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry_i_2/O
                         net (fo=6, routed)           0.616    18.474    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[4]_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I0_O)        0.124    18.598 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_6/O
                         net (fo=1, routed)           0.000    18.598    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2][1]
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.148 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.087    20.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.152    20.387 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.649    21.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.326    21.362 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    21.362    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_2[3]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.738 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/minusOp_carry__0/O[1]
                         net (fo=4, routed)           0.757    22.819    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]_0[1]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.306    23.125 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9/O
                         net (fo=2, routed)           0.456    23.580    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_9_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.124    23.704 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_1/O
                         net (fo=1, routed)           0.493    24.197    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_6[3]
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.582 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.737    25.319    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    25.443 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.415    25.858    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help_reg[0]_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124    25.982 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_3/O
                         net (fo=4, routed)           0.446    26.428    i_mc8051_top/i_mc8051_core/i_mc8051_control/s_alu_data0[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.552 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80/O
                         net (fo=1, routed)           0.652    27.204    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_80_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.328 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72/O
                         net (fo=2, routed)           0.363    27.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_72_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62/O
                         net (fo=1, routed)           0.534    28.348    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_62_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42/O
                         net (fo=1, routed)           0.282    28.754    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_42_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I0_O)        0.124    28.878 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25/O
                         net (fo=1, routed)           0.763    29.642    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_25_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.124    29.766 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.460    30.226    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X31Y46         LUT5 (Prop_lut5_I2_O)        0.124    30.350 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.797    31.147    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X33Y38         LUT3 (Prop_lut3_I1_O)        0.124    31.271 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_10/O
                         net (fo=1, routed)           0.618    31.889    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[0]
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.749 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.560    33.309    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_6
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.303    33.612 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[5]_i_4/O
                         net (fo=1, routed)           0.292    33.904    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[5]_i_4_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I2_O)        0.124    34.028 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[5]_i_1/O
                         net (fo=9, routed)           1.667    35.695    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.477    37.964    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.098    37.360    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    36.794    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -35.695    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.555    -0.574    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out3
    SLICE_X33Y30         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/Q
                         net (fo=2, routed)           0.056    -0.377    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_scon_i[0]
    SLICE_X33Y30         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.822    -0.347    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out3
    SLICE_X33Y30         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/C
                         clock pessimism             -0.228    -0.574    
    SLICE_X33Y30         FDCE (Hold_fdce_C_D)         0.075    -0.499    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.558    -0.571    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out3
    SLICE_X33Y33         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf1_reg/Q
                         net (fo=1, routed)           0.056    -0.374    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_all_tf1_0
    SLICE_X33Y33         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.825    -0.344    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out3
    SLICE_X33Y33         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]/C
                         clock pessimism             -0.228    -0.571    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.071    -0.500    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf0_h1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.557    -0.572    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out3
    SLICE_X32Y32         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf0_reg/Q
                         net (fo=1, routed)           0.065    -0.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_tf0_i[0]
    SLICE_X32Y32         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf0_h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.824    -0.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out3
    SLICE_X32Y32         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf0_h1_reg[0]/C
                         clock pessimism             -0.228    -0.572    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.075    -0.497    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf0_h1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.562%)  route 0.353ns (71.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.556    -0.573    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out3
    SLICE_X29Y31         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h1_reg[0]/Q
                         net (fo=2, routed)           0.353    -0.080    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h1
    SLICE_X39Y32         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.824    -0.345    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out3
    SLICE_X39Y32         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h2_reg[0]/C
                         clock pessimism              0.034    -0.310    
    SLICE_X39Y32         FDCE (Hold_fdce_C_D)         0.075    -0.235    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_VGA_ctrl/s_pixel_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_VGA_ctrl/s_pixel_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.729%)  route 0.111ns (37.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.553    -0.576    i_VGA_ctrl/CLK
    SLICE_X39Y21         FDCE                                         r  i_VGA_ctrl/s_pixel_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.435 f  i_VGA_ctrl/s_pixel_count_reg[9]/Q
                         net (fo=10, routed)          0.111    -0.325    i_VGA_ctrl/s_pixel_count_reg[9]
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.280 r  i_VGA_ctrl/s_pixel_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    i_VGA_ctrl/s_pixel_count[8]_i_1_n_0
    SLICE_X38Y21         FDCE                                         r  i_VGA_ctrl/s_pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.820    -0.349    i_VGA_ctrl/CLK
    SLICE_X38Y21         FDCE                                         r  i_VGA_ctrl/s_pixel_count_reg[8]/C
                         clock pessimism             -0.215    -0.563    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)         0.121    -0.442    i_VGA_ctrl/s_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_trans_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_trans_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.556    -0.573    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out3
    SLICE_X31Y31         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_trans_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_trans_o_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.322    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/all_trans_o[0]
    SLICE_X30Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.277 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_trans_i_1/O
                         net (fo=1, routed)           0.000    -0.277    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_trans_i_1_n_0
    SLICE_X30Y31         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_trans_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.823    -0.346    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out3
    SLICE_X30Y31         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_trans_reg/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X30Y31         FDCE (Hold_fdce_C_D)         0.120    -0.440    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_trans_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_count3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_rom_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.553    -0.576    i_mem_ctrl_1/clk_out3
    SLICE_X53Y25         FDRE                                         r  i_mem_ctrl_1/s_count3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  i_mem_ctrl_1/s_count3_reg[16]/Q
                         net (fo=3, routed)           0.110    -0.325    i_mem_ctrl_1/s_count3_reg[16]
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.045    -0.280 r  i_mem_ctrl_1/s_rom_addr[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.280    i_mem_ctrl_1/p_1_in[16]
    SLICE_X52Y25         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.821    -0.348    i_mem_ctrl_1/clk_out3
    SLICE_X52Y25         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[16]/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.120    -0.443    i_mem_ctrl_1/s_rom_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/s_rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.557    -0.572    i_mem_ctrl_1/clk_out3
    SLICE_X52Y20         FDRE                                         r  i_mem_ctrl_1/s_count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  i_mem_ctrl_1/s_count1_reg[5]/Q
                         net (fo=2, routed)           0.060    -0.348    i_mem_ctrl_1/s_count1_reg[5]
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  i_mem_ctrl_1/s_rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    i_mem_ctrl_1/p_1_in[5]
    SLICE_X53Y20         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.826    -0.343    i_mem_ctrl_1/clk_out3
    SLICE_X53Y20         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[5]/C
                         clock pessimism             -0.217    -0.559    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.092    -0.467    i_mem_ctrl_1/s_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/s_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_2/s_rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.786%)  route 0.099ns (34.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.559    -0.570    i_mem_ctrl_2/clk_out3
    SLICE_X28Y14         FDRE                                         r  i_mem_ctrl_2/s_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  i_mem_ctrl_2/s_count_reg[8]/Q
                         net (fo=2, routed)           0.099    -0.331    i_mem_ctrl_2/s_count_reg[8]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.049    -0.282 r  i_mem_ctrl_2/s_rom_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    i_mem_ctrl_2/s_rom_addr[8]_i_1__0_n_0
    SLICE_X29Y14         FDRE                                         r  i_mem_ctrl_2/s_rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.828    -0.341    i_mem_ctrl_2/clk_out3
    SLICE_X29Y14         FDRE                                         r  i_mem_ctrl_2/s_rom_addr_reg[8]/C
                         clock pessimism             -0.217    -0.557    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.107    -0.450    i_mem_ctrl_2/s_rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.693%)  route 0.136ns (42.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.559    -0.570    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out3
    SLICE_X33Y35         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload_reg[0][4]/Q
                         net (fo=4, routed)           0.136    -0.293    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/all_reload_o[3]
    SLICE_X34Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0[4]_i_1_n_0
    SLICE_X34Y34         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.825    -0.344    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out3
    SLICE_X34Y34         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[4]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X34Y34         FDCE (Hold_fdce_C_D)         0.121    -0.417    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y21    i_VGA_ctrl/h_sync_o_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X43Y22    i_VGA_ctrl/line_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y20    i_VGA_ctrl/line_o_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X39Y22    i_VGA_ctrl/pixel_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y22    i_VGA_ctrl/pixel_o_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y22    i_VGA_ctrl/pixel_o_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y22    i_VGA_ctrl/pixel_o_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y22    i_VGA_ctrl/pixel_o_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y21    i_VGA_ctrl/pixel_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y20    i_mem_ctrl_1/rgb_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y21    i_VGA_ctrl/line_o_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y21    i_VGA_ctrl/line_o_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y21    i_VGA_ctrl/line_o_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y21    i_VGA_ctrl/line_o_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y20    i_VGA_ctrl/line_o_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y22    i_mem_ctrl_1/s_count1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y22    i_mem_ctrl_1/s_count1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y22    i_mem_ctrl_1/s_count1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y22    i_mem_ctrl_1/s_count1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y23    i_mem_ctrl_1/s_count1_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   i_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  i_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
Hold  :           51  Failing Endpoints,  Worst Slack       -0.545ns,  Total Violation      -25.301ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.456ns (6.600%)  route 6.453ns (93.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.553    -2.466    i_mem_ctrl_1/clk_out3
    SLICE_X49Y22         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  i_mem_ctrl_1/s_rom_addr_reg[7]/Q
                         net (fo=27, routed)          6.453     4.444    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y11         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.477     7.964    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.155    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.589    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.589    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.642ns (9.493%)  route 6.121ns (90.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.551    -2.468    i_mem_ctrl_1/clk_out3
    SLICE_X52Y24         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.950 f  i_mem_ctrl_1/s_rom_addr_reg[13]/Q
                         net (fo=28, routed)          4.566     2.617    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     2.741 r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           1.555     4.295    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.486     7.972    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.590     7.382    
                         clock uncertainty           -0.218     7.164    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.721    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 0.456ns (6.939%)  route 6.115ns (93.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 7.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.553    -2.466    i_mem_ctrl_1/clk_out3
    SLICE_X49Y22         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  i_mem_ctrl_1/s_rom_addr_reg[7]/Q
                         net (fo=27, routed)          6.115     4.106    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y12         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.474     7.961    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.590     7.371    
                         clock uncertainty           -0.218     7.152    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.586    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.518ns (7.898%)  route 6.041ns (92.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 7.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.553    -2.466    i_mem_ctrl_1/clk_out3
    SLICE_X54Y23         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.948 r  i_mem_ctrl_1/s_rom_addr_reg[10]/Q
                         net (fo=27, routed)          6.041     4.093    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.474     7.961    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.590     7.371    
                         clock uncertainty           -0.218     7.152    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.586    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 0.642ns (9.817%)  route 5.897ns (90.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.551    -2.468    i_mem_ctrl_1/clk_out3
    SLICE_X52Y24         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.950 f  i_mem_ctrl_1/s_rom_addr_reg[13]/Q
                         net (fo=28, routed)          4.670     2.720    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.844 r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           1.228     4.072    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.479     7.966    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.590     7.376    
                         clock uncertainty           -0.218     7.157    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.714    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.456ns (7.110%)  route 5.957ns (92.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 7.973 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.553    -2.466    i_mem_ctrl_1/clk_out3
    SLICE_X49Y22         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  i_mem_ctrl_1/s_rom_addr_reg[6]/Q
                         net (fo=27, routed)          5.957     3.948    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.487     7.973    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.590     7.383    
                         clock uncertainty           -0.218     7.165    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.599    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 0.456ns (7.157%)  route 5.915ns (92.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 7.959 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.553    -2.466    i_mem_ctrl_1/clk_out3
    SLICE_X49Y22         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.010 r  i_mem_ctrl_1/s_rom_addr_reg[7]/Q
                         net (fo=27, routed)          5.915     3.906    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y12         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.472     7.959    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.590     7.369    
                         clock uncertainty           -0.218     7.150    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.584    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 0.518ns (8.327%)  route 5.703ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.553    -2.466    i_mem_ctrl_1/clk_out3
    SLICE_X54Y23         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518    -1.948 r  i_mem_ctrl_1/s_rom_addr_reg[10]/Q
                         net (fo=27, routed)          5.703     3.755    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y11         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.477     7.964    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.155    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.589    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.589    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.642ns (10.182%)  route 5.663ns (89.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.551    -2.468    i_mem_ctrl_1/clk_out3
    SLICE_X52Y24         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.950 r  i_mem_ctrl_1/s_rom_addr_reg[13]/Q
                         net (fo=28, routed)          4.307     2.357    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     2.481 r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           1.356     3.838    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.491     7.977    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.590     7.387    
                         clock uncertainty           -0.218     7.169    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.726    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/s_rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 0.642ns (10.291%)  route 5.596ns (89.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.551    -2.468    i_mem_ctrl_1/clk_out3
    SLICE_X52Y24         FDRE                                         r  i_mem_ctrl_1/s_rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.950 f  i_mem_ctrl_1/s_rom_addr_reg[13]/Q
                         net (fo=28, routed)          4.773     2.824    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.948 r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.823     3.771    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.477     7.964    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.590     7.374    
                         clock uncertainty           -0.218     7.155    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.712    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  2.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.545ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.026ns (2.149%)  route 1.184ns (97.851%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.683    -0.446    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB18_X0Y11         RAMB18E1                                     r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.866    -0.302    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.099    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                 -0.545    

Slack (VIOLATED) :        -0.545ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.188ns  (logic 0.026ns (2.188%)  route 1.162ns (97.812%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns = ( 19.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    18.344 f  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    18.845    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.871 f  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.661    19.532    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena
    RAMB18_X1Y13         RAMB18E1                                     f  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    18.257 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    18.803    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.832 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.871    19.703    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.087    19.790    
                         clock uncertainty            0.218    20.008    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    20.077    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -20.077    
                         arrival time                          19.532    
  -------------------------------------------------------------------
                         slack                                 -0.545    

Slack (VIOLATED) :        -0.534ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.206ns  (logic 0.026ns (2.156%)  route 1.180ns (97.844%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns = ( 19.710 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    18.344 f  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    18.845    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.871 f  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.679    19.550    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena
    RAMB36_X1Y8          RAMB36E1                                     f  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    18.257 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    18.803    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.832 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.878    19.710    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.087    19.797    
                         clock uncertainty            0.218    20.015    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    20.084    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -20.084    
                         arrival time                          19.550    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.534ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.204ns  (logic 0.026ns (2.159%)  route 1.178ns (97.841%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns = ( 19.708 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    18.344 f  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    18.845    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.871 f  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.677    19.548    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ena
    RAMB36_X1Y7          RAMB36E1                                     f  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    18.257 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    18.803    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.832 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.876    19.708    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.087    19.795    
                         clock uncertainty            0.218    20.013    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    20.082    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -20.082    
                         arrival time                          19.548    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.533ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.206ns  (logic 0.026ns (2.156%)  route 1.180ns (97.844%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns = ( 19.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    18.344 f  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    18.845    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.871 f  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.679    19.550    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     f  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    18.257 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    18.803    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.832 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.877    19.709    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.087    19.796    
                         clock uncertainty            0.218    20.014    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    20.083    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -20.083    
                         arrival time                          19.550    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.533ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.206ns  (logic 0.026ns (2.156%)  route 1.180ns (97.844%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns = ( 19.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    18.344 f  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    18.845    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.871 f  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.679    19.550    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena
    RAMB36_X1Y1          RAMB36E1                                     f  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    18.257 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    18.803    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.832 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.877    19.709    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.087    19.796    
                         clock uncertainty            0.218    20.014    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    20.083    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -20.083    
                         arrival time                          19.550    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.533ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.206ns  (logic 0.026ns (2.156%)  route 1.180ns (97.844%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns = ( 19.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    18.344 f  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    18.845    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.871 f  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.679    19.550    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena
    RAMB36_X2Y7          RAMB36E1                                     f  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    18.257 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    18.803    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.832 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.877    19.709    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.087    19.796    
                         clock uncertainty            0.218    20.014    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    20.083    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -20.083    
                         arrival time                          19.550    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.533ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.208ns  (logic 0.026ns (2.152%)  route 1.182ns (97.848%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 19.711 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    18.344 f  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    18.845    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.871 f  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.681    19.552    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena
    RAMB36_X2Y8          RAMB36E1                                     f  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    18.257 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    18.803    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.832 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.879    19.711    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.087    19.798    
                         clock uncertainty            0.218    20.016    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    20.085    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -20.085    
                         arrival time                          19.552    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.533ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.026ns (2.159%)  route 1.178ns (97.841%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.677    -0.452    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    RAMB36_X1Y11         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.875    -0.293    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.087    -0.206    
                         clock uncertainty            0.218     0.012    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.081    i_mem_ctrl_1/i_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                 -0.533    

Slack (VIOLATED) :        -0.532ns  (arrival time - required time)
  Source:                 i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.230ns  (logic 0.026ns (2.114%)  route 1.204ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns = ( 19.705 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.656ns = ( 18.344 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    18.344 f  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    18.845    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.871 f  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.703    19.574    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     f  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    18.257 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    18.803    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.832 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.873    19.705    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.087    19.792    
                         clock uncertainty            0.218    20.010    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    20.106    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -20.106    
                         arrival time                          19.574    
  -------------------------------------------------------------------
                         slack                                 -0.532    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 1.734ns (32.236%)  route 3.645ns (67.764%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.411    32.908    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[2]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524    36.594    i_mem_ctrl_2/rgb_o_reg[2]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -32.908    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 1.734ns (32.236%)  route 3.645ns (67.764%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.411    32.908    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[6]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524    36.594    i_mem_ctrl_2/rgb_o_reg[6]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -32.908    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 1.734ns (32.236%)  route 3.645ns (67.764%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.411    32.908    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[7]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524    36.594    i_mem_ctrl_2/rgb_o_reg[7]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -32.908    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 1.734ns (32.236%)  route 3.645ns (67.764%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.411    32.908    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[9]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524    36.594    i_mem_ctrl_2/rgb_o_reg[9]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -32.908    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 1.734ns (32.236%)  route 3.645ns (67.764%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.411    32.908    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X9Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X9Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[1]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y20          FDRE (Setup_fdre_C_R)       -0.429    36.689    i_mem_ctrl_2/rgb_o_reg[1]
  -------------------------------------------------------------------
                         required time                         36.689    
                         arrival time                         -32.908    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 1.734ns (32.236%)  route 3.645ns (67.764%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.411    32.908    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X9Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X9Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[8]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y20          FDRE (Setup_fdre_C_R)       -0.429    36.689    i_mem_ctrl_2/rgb_o_reg[8]
  -------------------------------------------------------------------
                         required time                         36.689    
                         arrival time                         -32.908    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.081ns  (logic 1.734ns (34.126%)  route 3.347ns (65.874%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.113    32.610    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[3]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.524    36.594    i_mem_ctrl_2/rgb_o_reg[3]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -32.610    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.081ns  (logic 1.734ns (34.126%)  route 3.347ns (65.874%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.113    32.610    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[4]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.524    36.594    i_mem_ctrl_2/rgb_o_reg[4]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -32.610    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.081ns  (logic 1.734ns (34.126%)  route 3.347ns (65.874%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.113    32.610    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[5]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X8Y19          FDRE (Setup_fdre_C_R)       -0.524    36.594    i_mem_ctrl_2/rgb_o_reg[5]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -32.610    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 i_source_multiplexer/line_beg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.990ns  (logic 1.734ns (34.747%)  route 3.256ns (65.253%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.472ns = ( 27.528 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_i (IN)
                         net (fo=0)                   0.000    30.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.981 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.547    27.528    i_source_multiplexer/clk_out1
    SLICE_X47Y24         FDRE                                         r  i_source_multiplexer/line_beg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456    27.984 r  i_source_multiplexer/line_beg_o_reg[2]/Q
                         net (fo=2, routed)           0.849    28.834    i_source_multiplexer/s_count_reg[0]_1[2]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    28.958 r  i_source_multiplexer/rgb_o2_inferred__0_carry_i_7/O
                         net (fo=1, routed)           0.000    28.958    i_mem_ctrl_2/line_beg_o_reg[7][1]
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.491 r  i_mem_ctrl_2/rgb_o2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.009    29.500    i_mem_ctrl_2/rgb_o2_inferred__0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.754 f  i_mem_ctrl_2/rgb_o2_inferred__0_carry__0/CO[0]
                         net (fo=3, routed)           1.376    31.130    i_mem_ctrl_2/rgb_o2_inferred__0_carry__0_n_3
    SLICE_X30Y22         LUT5 (Prop_lut5_I0_O)        0.367    31.497 r  i_mem_ctrl_2/rgb_o[11]_i_1__0/O
                         net (fo=12, routed)          1.022    32.519    i_mem_ctrl_2/rgb_o[11]_i_1__0_n_0
    SLICE_X12Y19         FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    34.819 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.396    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         1.439    37.926    i_mem_ctrl_2/clk_out3
    SLICE_X12Y19         FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[10]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X12Y19         FDRE (Setup_fdre_C_R)       -0.524    36.594    i_mem_ctrl_2/rgb_o_reg[10]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -32.519    
  -------------------------------------------------------------------
                         slack                                  4.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.204ns (33.791%)  route 0.400ns (66.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.598    -0.531    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.327 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.400     0.073    i_mem_ctrl_2/s_rom_dout[11]
    SLICE_X12Y19         FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.826    -0.343    i_mem_ctrl_2/clk_out3
    SLICE_X12Y19         FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[11]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.218    -0.037    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.052     0.015    i_mem_ctrl_2/rgb_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_source_multiplexer/pixel_end_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/s_end_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.185ns (25.842%)  route 0.531ns (74.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.550    -0.579    i_source_multiplexer/clk_out1
    SLICE_X31Y25         FDRE                                         r  i_source_multiplexer/pixel_end_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  i_source_multiplexer/pixel_end_o_reg[8]/Q
                         net (fo=2, routed)           0.531     0.093    i_source_multiplexer/s_pixel_end[8]
    SLICE_X32Y26         LUT5 (Prop_lut5_I0_O)        0.044     0.137 r  i_source_multiplexer/s_end_buff[9]_i_1/O
                         net (fo=1, routed)           0.000     0.137    i_mem_ctrl_2/pixel_end_o_reg[8][8]
    SLICE_X32Y26         FDRE                                         r  i_mem_ctrl_2/s_end_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.817    -0.352    i_mem_ctrl_2/clk_out3
    SLICE_X32Y26         FDRE                                         r  i_mem_ctrl_2/s_end_buff_reg[9]/C
                         clock pessimism              0.087    -0.265    
                         clock uncertainty            0.218    -0.046    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.107     0.061    i_mem_ctrl_2/s_end_buff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_source_multiplexer/pixel_end_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/s_end_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.209ns (28.581%)  route 0.522ns (71.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.551    -0.578    i_source_multiplexer/clk_out1
    SLICE_X30Y26         FDRE                                         r  i_source_multiplexer/pixel_end_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  i_source_multiplexer/pixel_end_o_reg[3]/Q
                         net (fo=4, routed)           0.522     0.108    i_source_multiplexer/s_end_buff_reg[5][3]
    SLICE_X30Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.153 r  i_source_multiplexer/s_end_buff[5]_i_1/O
                         net (fo=1, routed)           0.000     0.153    i_mem_ctrl_2/pixel_end_o_reg[8][4]
    SLICE_X30Y27         FDRE                                         r  i_mem_ctrl_2/s_end_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.819    -0.350    i_mem_ctrl_2/clk_out3
    SLICE_X30Y27         FDRE                                         r  i_mem_ctrl_2/s_end_buff_reg[5]/C
                         clock pessimism              0.087    -0.263    
                         clock uncertainty            0.218    -0.044    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.121     0.077    i_mem_ctrl_2/s_end_buff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_source_multiplexer/pixel_end_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/s_end_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.208ns (28.034%)  route 0.534ns (71.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.551    -0.578    i_source_multiplexer/clk_out1
    SLICE_X30Y26         FDRE                                         r  i_source_multiplexer/pixel_end_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  i_source_multiplexer/pixel_end_o_reg[4]/Q
                         net (fo=3, routed)           0.534     0.120    i_source_multiplexer/s_end_buff_reg[5][4]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.044     0.164 r  i_source_multiplexer/s_end_buff[4]_i_1/O
                         net (fo=1, routed)           0.000     0.164    i_mem_ctrl_2/pixel_end_o_reg[8][3]
    SLICE_X30Y27         FDRE                                         r  i_mem_ctrl_2/s_end_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.819    -0.350    i_mem_ctrl_2/clk_out3
    SLICE_X30Y27         FDRE                                         r  i_mem_ctrl_2/s_end_buff_reg[4]/C
                         clock pessimism              0.087    -0.263    
                         clock uncertainty            0.218    -0.044    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.131     0.087    i_mem_ctrl_2/s_end_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_source_multiplexer/pixel_beg_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/s_beg_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.206ns (28.643%)  route 0.513ns (71.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.550    -0.579    i_source_multiplexer/clk_out1
    SLICE_X30Y24         FDRE                                         r  i_source_multiplexer/pixel_beg_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  i_source_multiplexer/pixel_beg_o_reg[9]/Q
                         net (fo=1, routed)           0.513     0.098    i_source_multiplexer/s_pixel_beg[9]
    SLICE_X31Y24         LUT5 (Prop_lut5_I4_O)        0.042     0.140 r  i_source_multiplexer/s_beg_buff[9]_i_2/O
                         net (fo=1, routed)           0.000     0.140    i_mem_ctrl_2/D[8]
    SLICE_X31Y24         FDRE                                         r  i_mem_ctrl_2/s_beg_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.816    -0.353    i_mem_ctrl_2/clk_out3
    SLICE_X31Y24         FDRE                                         r  i_mem_ctrl_2/s_beg_buff_reg[9]/C
                         clock pessimism              0.087    -0.266    
                         clock uncertainty            0.218    -0.047    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.107     0.060    i_mem_ctrl_2/s_beg_buff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.249ns (35.213%)  route 0.458ns (64.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.589    -0.540    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204    -0.336 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.458     0.122    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.167 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.167    i_mem_ctrl_2/s_rom_dout[2]
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.825    -0.344    i_mem_ctrl_2/clk_out3
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[2]/C
                         clock pessimism              0.087    -0.257    
                         clock uncertainty            0.218    -0.038    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.120     0.082    i_mem_ctrl_2/rgb_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.249ns (35.334%)  route 0.456ns (64.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.593    -0.536    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.204    -0.332 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           0.456     0.124    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_7_out[6]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045     0.169 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.169    i_mem_ctrl_2/s_rom_dout[7]
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.825    -0.344    i_mem_ctrl_2/clk_out3
    SLICE_X8Y20          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[7]/C
                         clock pessimism              0.087    -0.257    
                         clock uncertainty            0.218    -0.038    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     0.083    i_mem_ctrl_2/rgb_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.215%)  route 0.532ns (71.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.570    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y18          FDRE                                         r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=9, routed)           0.532     0.125    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.170 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.170    i_mem_ctrl_2/s_rom_dout[4]
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.826    -0.343    i_mem_ctrl_2/clk_out3
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[4]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.218    -0.037    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.121     0.084    i_mem_ctrl_2/rgb_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.249ns (35.012%)  route 0.462ns (64.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.589    -0.540    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204    -0.336 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.462     0.126    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[4]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.171 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.171    i_mem_ctrl_2/s_rom_dout[5]
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.826    -0.343    i_mem_ctrl_2/clk_out3
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[5]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.218    -0.037    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.121     0.084    i_mem_ctrl_2/rgb_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_2/rgb_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.177%)  route 0.533ns (71.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.559    -0.570    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y18          FDRE                                         r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=9, routed)           0.533     0.126    i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y19          LUT6 (Prop_lut6_I2_O)        0.045     0.171 r  i_mem_ctrl_2/i_rom2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.171    i_mem_ctrl_2/s_rom_dout[3]
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  i_clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    i_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=778, routed)         0.826    -0.343    i_mem_ctrl_2/clk_out3
    SLICE_X8Y19          FDRE                                         r  i_mem_ctrl_2/rgb_o_reg[3]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.218    -0.037    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.120     0.083    i_mem_ctrl_2/rgb_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.089    





