{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1551710624861 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "signalgenerate EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"signalgenerate\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551710625165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551710625400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551710625401 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ram_block2a31 " "Atom \"scfifo:UUT_DmaDesc_FIFO\|scfifo_h5m:auto_generated\|a_dpfifo_ujt:dpfifo\|dpram_rms:FIFOram\|altsyncram_c6k1:altsyncram1\|ram_block2a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1551710625600 "|PCI|scfifo:UUT_DmaDesc_FIFO|scfifo_h5m:auto_generated|a_dpfifo_ujt:dpfifo|dpram_rms:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a31"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1551710625600 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551710626346 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1551710627259 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551710627259 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12232 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551710627306 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12234 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551710627306 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12236 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551710627306 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12238 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1551710627306 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1551710627306 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551710627325 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551710628269 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 87 " "No exact pin location assignment(s) for 36 pins of 87 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1551710630476 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1551710632735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1551710632735 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1551710632735 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1551710632735 ""}
{ "Info" "ISTA_SDC_FOUND" "signalgenerate.out.sdc " "Reading SDC File: 'signalgenerate.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551710632884 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1551710632888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signalgenerate.out.sdc 42 CLK_40 port " "Ignored filter at signalgenerate.out.sdc(42): CLK_40 could not be matched with a port" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551710632889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock signalgenerate.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at signalgenerate.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk_40\} -period 25.000 -waveform \{ 0.000 12.500 \} \[get_ports \{CLK_40\}\] " "create_clock -name \{Clk_40\} -period 25.000 -waveform \{ 0.000 12.500 \} \[get_ports \{CLK_40\}\]" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1551710632893 ""}  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551710632893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signalgenerate.out.sdc 43 spi_clk_r port " "Ignored filter at signalgenerate.out.sdc(43): spi_clk_r could not be matched with a port" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551710632894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock signalgenerate.out.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at signalgenerate.out.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{SPI_Clk\} -period 50.000 -waveform \{ 0.000 25.000 \} \[get_ports \{spi_clk_r\}\] " "create_clock -name \{SPI_Clk\} -period 50.000 -waveform \{ 0.000 25.000 \} \[get_ports \{spi_clk_r\}\]" {  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1551710632895 ""}  } { { "F:/altera_pci/SelfTest/signalgenerate.out.sdc" "" { Text "F:/altera_pci/SelfTest/signalgenerate.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551710632895 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] CLK " "Register SpiMaster:UUT_AD9642_SPI1\|TimeCounter\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710632956 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551710632956 "|PCI|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk_Board " "Node: Clk_Board was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed Clk_Board " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by Clk_Board" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1551710632957 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1551710632957 "|PCI|Clk_Board"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710633107 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1551710633107 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1551710633107 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1551710633109 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551710633112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551710633112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1551710633112 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1551710633112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_Board~input (placed in PIN B11 (CLK11, DIFFCLK_4p)) " "Automatically promoted node Clk_Board~input (placed in PIN B11 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551710634408 ""}  } { { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 12139 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551710634408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551710634409 ""}  } { { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 2844 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551710634409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1551710634409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 7380 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551710634409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 3592 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1551710634409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1551710634409 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 5345 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551710634409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551710637870 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551710637896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551710637900 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551710637937 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551710638012 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551710638072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551710638074 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551710638129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551710638957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1551710638985 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551710638985 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 30 4 2 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 30 input, 4 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1551710639087 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1551710639087 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1551710639087 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710639102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710639102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710639102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710639102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710639102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 28 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710639102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 17 26 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710639102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 25 18 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1551710639102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1551710639102 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1551710639102 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710640970 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1551710641007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551710647512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710650466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551710650773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551710658101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710658102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551710661650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "F:/altera_pci/SelfTest/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1551710671437 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551710671437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710672628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1551710672649 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1551710672649 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551710672649 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.97 " "Total time spent on timing analysis during the Fitter is 3.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1551710673235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551710673604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551710675494 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551710675752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551710678570 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551710682744 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "56 Cyclone IV E " "56 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk_Board 3.3-V LVCMOS B11 " "Pin Clk_Board uses I/O standard 3.3-V LVCMOS at B11" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { Clk_Board } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Board" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 225 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nSERR 3.3-V LVCMOS B6 " "Pin nSERR uses I/O standard 3.3-V LVCMOS at B6" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { nSERR } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nSERR" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 226 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nPERR 3.3-V LVCMOS B10 " "Pin nPERR uses I/O standard 3.3-V LVCMOS at B10" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { nPERR } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nPERR" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 227 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nREQ 3.3-V LVCMOS E21 " "Pin nREQ uses I/O standard 3.3-V LVCMOS at E21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { nREQ } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nREQ" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 217 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C2_DCO 2.5 V J22 " "Pin AD9642_C2_DCO uses I/O standard 2.5 V at J22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C2_DCO } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 236 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C2_D\[0\] 2.5 V G9 " "Pin AD9642_C2_D\[0\] uses I/O standard 2.5 V at G9" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C2_D[0] } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 193 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C2_D\[1\] 2.5 V G8 " "Pin AD9642_C2_D\[1\] uses I/O standard 2.5 V at G8" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C2_D[1] } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 194 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C2_D\[2\] 2.5 V J21 " "Pin AD9642_C2_D\[2\] uses I/O standard 2.5 V at J21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C2_D[2] } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 195 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C2_D\[6\] 2.5 V G10 " "Pin AD9642_C2_D\[6\] uses I/O standard 2.5 V at G10" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C2_D[6] } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 199 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FRAME 3.3-V LVCMOS B9 " "Pin FRAME uses I/O standard 3.3-V LVCMOS at B9" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { FRAME } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FRAME" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 218 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[0\] 3.3-V LVCMOS C4 " "Pin AD\[0\] uses I/O standard 3.3-V LVCMOS at C4" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[0] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[0\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 110 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[1\] 3.3-V LVCMOS C3 " "Pin AD\[1\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[1] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[1\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 109 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[2\] 3.3-V LVCMOS C8 " "Pin AD\[2\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[2] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[2\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 108 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[3\] 3.3-V LVCMOS C7 " "Pin AD\[3\] uses I/O standard 3.3-V LVCMOS at C7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[3] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[3\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 107 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[4\] 3.3-V LVCMOS C6 " "Pin AD\[4\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[4] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[4\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 106 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[5\] 3.3-V LVCMOS E7 " "Pin AD\[5\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[5] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[5\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 105 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[6\] 3.3-V LVCMOS D7 " "Pin AD\[6\] uses I/O standard 3.3-V LVCMOS at D7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[6] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[6\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 104 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[7\] 3.3-V LVCMOS E6 " "Pin AD\[7\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[7] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[7\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 103 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[8\] 3.3-V LVCMOS E10 " "Pin AD\[8\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[8] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[8\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 102 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[9\] 3.3-V LVCMOS E11 " "Pin AD\[9\] uses I/O standard 3.3-V LVCMOS at E11" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[9] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[9\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 101 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[10\] 3.3-V LVCMOS B4 " "Pin AD\[10\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[10] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[10\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 100 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[11\] 3.3-V LVCMOS A3 " "Pin AD\[11\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[11] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[11\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 99 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[12\] 3.3-V LVCMOS D10 " "Pin AD\[12\] uses I/O standard 3.3-V LVCMOS at D10" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[12] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[12\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 98 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[13\] 3.3-V LVCMOS A6 " "Pin AD\[13\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[13] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[13\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 97 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[14\] 3.3-V LVCMOS A5 " "Pin AD\[14\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[14] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[14\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 96 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[15\] 3.3-V LVCMOS A4 " "Pin AD\[15\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[15] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[15\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 95 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[16\] 3.3-V LVCMOS A16 " "Pin AD\[16\] uses I/O standard 3.3-V LVCMOS at A16" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[16] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[16\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 94 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[17\] 3.3-V LVCMOS B15 " "Pin AD\[17\] uses I/O standard 3.3-V LVCMOS at B15" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[17] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[17\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 93 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[18\] 3.3-V LVCMOS B13 " "Pin AD\[18\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[18] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[18\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 92 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[19\] 3.3-V LVCMOS B17 " "Pin AD\[19\] uses I/O standard 3.3-V LVCMOS at B17" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[19] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[19\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 91 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[20\] 3.3-V LVCMOS A17 " "Pin AD\[20\] uses I/O standard 3.3-V LVCMOS at A17" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[20] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[20\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 90 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[21\] 3.3-V LVCMOS A14 " "Pin AD\[21\] uses I/O standard 3.3-V LVCMOS at A14" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[21] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[21\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 89 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[22\] 3.3-V LVCMOS A18 " "Pin AD\[22\] uses I/O standard 3.3-V LVCMOS at A18" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[22] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[22\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 88 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[23\] 3.3-V LVCMOS B18 " "Pin AD\[23\] uses I/O standard 3.3-V LVCMOS at B18" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[23] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[23\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 87 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[24\] 3.3-V LVCMOS B20 " "Pin AD\[24\] uses I/O standard 3.3-V LVCMOS at B20" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[24] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[24\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 86 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[25\] 3.3-V LVCMOS B19 " "Pin AD\[25\] uses I/O standard 3.3-V LVCMOS at B19" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[25] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[25\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 85 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[26\] 3.3-V LVCMOS A19 " "Pin AD\[26\] uses I/O standard 3.3-V LVCMOS at A19" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[26] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[26\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 84 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[27\] 3.3-V LVCMOS B22 " "Pin AD\[27\] uses I/O standard 3.3-V LVCMOS at B22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[27] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[27\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 83 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[28\] 3.3-V LVCMOS B21 " "Pin AD\[28\] uses I/O standard 3.3-V LVCMOS at B21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[28] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[28\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 82 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[29\] 3.3-V LVCMOS C21 " "Pin AD\[29\] uses I/O standard 3.3-V LVCMOS at C21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[29] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[29\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 81 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[30\] 3.3-V LVCMOS A20 " "Pin AD\[30\] uses I/O standard 3.3-V LVCMOS at A20" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[30] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[30\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 80 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[31\] 3.3-V LVCMOS D21 " "Pin AD\[31\] uses I/O standard 3.3-V LVCMOS at D21" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD[31] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD\[31\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 520 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 79 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBE\[0\] 3.3-V LVCMOS B3 " "Pin CBE\[0\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CBE[0] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CBE\[0\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 865 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBE\[1\] 3.3-V LVCMOS A7 " "Pin CBE\[1\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CBE[1] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CBE\[1\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 865 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBE\[2\] 3.3-V LVCMOS B16 " "Pin CBE\[2\] uses I/O standard 3.3-V LVCMOS at B16" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CBE[2] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CBE\[2\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 865 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBE\[3\] 3.3-V LVCMOS B14 " "Pin CBE\[3\] uses I/O standard 3.3-V LVCMOS at B14" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CBE[3] } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CBE\[3\]" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 865 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDY 3.3-V LVCMOS A9 " "Pin IRDY uses I/O standard 3.3-V LVCMOS at A9" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { IRDY } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDY" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 219 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TRDY 3.3-V LVCMOS A13 " "Pin TRDY uses I/O standard 3.3-V LVCMOS at A13" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { TRDY } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRDY" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 209 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DEVSEL 3.3-V LVCMOS B8 " "Pin DEVSEL uses I/O standard 3.3-V LVCMOS at B8" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { DEVSEL } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DEVSEL" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 220 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "STOP 3.3-V LVCMOS A8 " "Pin STOP uses I/O standard 3.3-V LVCMOS at A8" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { STOP } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STOP" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 211 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PAR 3.3-V LVCMOS B7 " "Pin PAR uses I/O standard 3.3-V LVCMOS at B7" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { PAR } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PAR" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 208 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVCMOS C22 " "Pin CLK uses I/O standard 3.3-V LVCMOS at C22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 223 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3-V LVCMOS D22 " "Pin RST uses I/O standard 3.3-V LVCMOS at D22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { RST } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 222 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IDSEL 3.3-V LVCMOS A15 " "Pin IDSEL uses I/O standard 3.3-V LVCMOS at A15" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { IDSEL } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IDSEL" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 224 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nGNT 3.3-V LVCMOS E22 " "Pin nGNT uses I/O standard 3.3-V LVCMOS at E22" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { nGNT } } } { "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nGNT" } } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 228 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD9642_C1_DCO 2.5 V K19 " "Pin AD9642_C1_DCO uses I/O standard 2.5 V at K19" {  } { { "e:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.1/quartus/bin64/pin_planner.ppl" { AD9642_C1_DCO } } } { "signalgenerate.vhd" "" { Text "F:/altera_pci/SelfTest/signalgenerate.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "F:/altera_pci/SelfTest/" { { 0 { 0 ""} 0 232 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1551710685703 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1551710685703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera_pci/SelfTest/signalgenerate.fit.smsg " "Generated suppressed messages file F:/altera_pci/SelfTest/signalgenerate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551710687229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5751 " "Peak virtual memory: 5751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551710692696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 22:44:52 2019 " "Processing ended: Mon Mar 04 22:44:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551710692696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551710692696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551710692696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551710692696 ""}
