<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcrambrg200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcrambrg200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcrambrg200')">atcrambrg200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.39</td>
<td class="s6 cl rt"><a href="mod190.html#Line" > 67.74</a></td>
<td class="s5 cl rt"><a href="mod190.html#Cond" > 58.82</a></td>
<td class="s7 cl rt"><a href="mod190.html#Toggle" > 75.86</a></td>
<td class="s0 cl rt"><a href="mod190.html#FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod190.html#Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/peripheral_ip/atcrambrg200/hdl/atcrambrg200.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/peripheral_ip/atcrambrg200/hdl/atcrambrg200.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod190.html#inst_tag_12988"  onclick="showContent('inst_tag_12988')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.rom_bridge</a></td>
<td class="s5 cl rt"> 51.39</td>
<td class="s6 cl rt"><a href="mod190.html#Line" > 67.74</a></td>
<td class="s5 cl rt"><a href="mod190.html#Cond" > 58.82</a></td>
<td class="s7 cl rt"><a href="mod190.html#Toggle" > 75.86</a></td>
<td class="s0 cl rt"><a href="mod190.html#FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod190.html#Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_atcrambrg200'>
<hr>
<a name="inst_tag_12988"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_12988" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.rom_bridge</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.39</td>
<td class="s6 cl rt"><a href="mod190.html#Line" > 67.74</a></td>
<td class="s5 cl rt"><a href="mod190.html#Cond" > 58.82</a></td>
<td class="s7 cl rt"><a href="mod190.html#Toggle" > 75.86</a></td>
<td class="s0 cl rt"><a href="mod190.html#FSM" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod190.html#Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.39</td>
<td class="s6 cl rt"> 67.74</td>
<td class="s5 cl rt"> 58.82</td>
<td class="s7 cl rt"> 75.86</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.70</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod115.html#inst_tag_8539" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcrambrg200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod190.html" >atcrambrg200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>31</td><td>21</td><td>67.74</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>110</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>122</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>133</td><td>15</td><td>5</td><td>33.33</td></tr>
</table>
<pre class="code"><br clear=all>
102                     always @(posedge hclk or negedge hresetn) begin
103        1/1          	if (~hresetn)
104        1/1          		brg_cs			&lt;= S_IDLE;
105                     	else
106        1/1          		brg_cs			&lt;= brg_ns;
107                     end
108                     
109                     always @(posedge hclk or negedge hresetn) begin
110        1/1          	if (~hresetn) begin
111        1/1          		hsize_d1		&lt;= {HSIZE_D1_WIDTH{1'b0}};
112        1/1          		cs_error_2		&lt;= 1'b0;
113        1/1          		haddr_hit_mem_d1	&lt;= 1'b0;
114                     	end
115                     	else begin
116        1/1          		hsize_d1		&lt;= hsize_nx;
117        1/1          		cs_error_2		&lt;= cs_error_1;
118        1/1          		haddr_hit_mem_d1	&lt;= haddr_hit_mem;
119                     	end
120                     end
121                     always @(posedge hclk or negedge hresetn) begin
122        1/1          	if (~hresetn) begin
123        1/1          		haddr_d1	&lt;= {(MEM_ADDR_MSB+1){1'b0}};
124        1/1          		valid_wr_dp	&lt;= 1'b0;
125                     	end
126        1/1          	else if (hready) begin
127        1/1          		haddr_d1	&lt;= haddr[MEM_ADDR_MSB:0];
128        1/1          		valid_wr_dp	&lt;= valid_wr_ap &amp;&amp; haddr_hit_mem;
129                     	end
                   <font color = "red">==>  MISSING_ELSE</font>
130                     end
131                     
132                     always @(*) begin
133        1/1                  case(brg_cs)
134                                     S_ERROR_1:
135        <font color = "red">0/1     ==>                          brg_ns = S_ERROR_2;</font>
136                                     S_RAW_WAIT:
137        <font color = "red">0/1     ==>                          brg_ns = S_RD_DATA;</font>
138                                     S_WR:
139        <font color = "red">0/1     ==>                          if (haddr_invalid)</font>
140        <font color = "red">0/1     ==>                                  brg_ns = S_ERROR_1;</font>
141        <font color = "red">0/1     ==>                          else if (valid_rd_ap)</font>
142        <font color = "red">0/1     ==>                                  brg_ns = S_RAW_WAIT;</font>
143        <font color = "red">0/1     ==>                          else if (valid_wr_ap &amp;&amp; haddr_hit_mem)</font>
144        <font color = "red">0/1     ==>                                  brg_ns = S_WR;</font>
145                                             else
146        <font color = "red">0/1     ==>                                  brg_ns = S_IDLE;</font>
147                                     default:
148        1/1                                  if (haddr_invalid)
149        <font color = "red">0/1     ==>                                  brg_ns = S_ERROR_1;</font>
150        1/1                                  else if (valid_wr_ap &amp;&amp; haddr_hit_mem)
151        1/1                                          brg_ns = S_WR;
152                                             else
153        1/1                                          brg_ns = S_IDLE;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod190.html" >atcrambrg200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>51</td><td>30</td><td>58.82</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>51</td><td>30</td><td>58.82</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82
 EXPRESSION (hready &amp;&amp; hsel &amp;&amp; ((htrans == HTRANS_NONSEQ) || (htrans == HTRANS_SEQ)))
             ---1--    --2-    --------------------------3--------------------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       82
 SUB-EXPRESSION ((htrans == HTRANS_NONSEQ) || (htrans == HTRANS_SEQ))
                 ------------1------------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (valid_ap &amp;&amp; hwrite)
             ----1---    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (valid_ap &amp;&amp; ((!hwrite)))
             ----1---    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION ( ! (cs_error_1 || cs_raw_wait) )
                -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 SUB-EXPRESSION (cs_error_1 || cs_raw_wait)
                 -----1----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       86
 EXPRESSION (cs_error_1 || cs_error_2)
             -----1----    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION (valid_ap ? hsize[(HSIZE_D1_WIDTH - 1):0] : hsize_d1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION (valid_wr_dp ? ({WSTRB_WIDTH {1'b0}}) : ({WSTRB_WIDTH {1'b1}}))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION ((cs_raw_wait || cs_wr) ? haddr_d1 : haddr[MEM_ADDR_MSB:0])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 SUB-EXPRESSION (cs_raw_wait || cs_wr)
                 -----1-----    --2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99
 EXPRESSION ( ! ((valid_rd_ap &amp;&amp; haddr_hit_mem) || valid_wr_dp || (cs_raw_wait &amp;&amp; haddr_hit_mem_d1)) )
                ------------------------------------------1-----------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99
 SUB-EXPRESSION ((valid_rd_ap &amp;&amp; haddr_hit_mem) || valid_wr_dp || (cs_raw_wait &amp;&amp; haddr_hit_mem_d1))
                 ---------------1--------------    -----2-----    ----------------3----------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99
 SUB-EXPRESSION (valid_rd_ap &amp;&amp; haddr_hit_mem)
                 -----1-----    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       99
 SUB-EXPRESSION (cs_raw_wait &amp;&amp; haddr_hit_mem_d1)
                 -----1-----    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       128
 EXPRESSION (valid_wr_ap &amp;&amp; haddr_hit_mem)
             -----1-----    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       143
 EXPRESSION (valid_wr_ap &amp;&amp; haddr_hit_mem)
             -----1-----    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       150
 EXPRESSION (valid_wr_ap &amp;&amp; haddr_hit_mem)
             -----1-----    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod190.html" >atcrambrg200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">88</td>
<td class="rt">75.86 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">44</td>
<td class="rt">75.86 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">44</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">88</td>
<td class="rt">75.86 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">44</td>
<td class="rt">75.86 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">44</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>hclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>htrans[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>htrans[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hreadyout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_csb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_web[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mem_addr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod190.html" >atcrambrg200</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: brg_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: brg_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>S_ERROR_1</td>
<td class="rt">140</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>S_ERROR_2</td>
<td class="rt">135</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>S_RAW_WAIT</td>
<td class="rt">142</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_WR</td>
<td class="rt">144</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>S_ERROR_1->S_ERROR_2</td>
<td class="rt">135</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_ERROR_2->S_ERROR_1</td>
<td class="rt">149</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_ERROR_2->S_WR</td>
<td class="rt">151</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_RAW_WAIT->S_ERROR_2</td>
<td class="rt">104</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_WR->S_ERROR_1</td>
<td class="rt">140</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_WR->S_ERROR_2</td>
<td class="rt">104</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>S_WR->S_RAW_WAIT</td>
<td class="rt">142</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod190.html" >atcrambrg200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">12</td>
<td class="rt">54.55 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">98</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">110</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">133</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         assign hsize_nx		=   valid_ap              ? hsize[HSIZE_D1_WIDTH-1:0]   : hsize_d1;
                          		                          <font color = "green">-1-</font>  
                          		                          <font color = "green">==></font>  
                          		                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
98         assign mem_addr_all_bit	=  (cs_raw_wait || cs_wr) ? haddr_d1     : haddr[MEM_ADDR_MSB:0];
                                  	                          <font color = "red">-1-</font>  
                                  	                          <font color = "red">==></font>  
                                  	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95         		assign mem_web		=   valid_wr_dp           ? {WSTRB_WIDTH{1'b0}} : {WSTRB_WIDTH{1'b1}};
           		              		                          <font color = "red">-1-</font>  
           		              		                          <font color = "red">==></font>  
           		              		                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103        	if (~hresetn)
           	<font color = "green">-1-</font>  
104        		brg_cs			<= S_IDLE;
           <font color = "green">		==></font>
105        	else
106        		brg_cs			<= brg_ns;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
110        	if (~hresetn) begin
           	<font color = "green">-1-</font>  
111        		hsize_d1		<= {HSIZE_D1_WIDTH{1'b0}};
           <font color = "green">		==></font>
112        		cs_error_2		<= 1'b0;
113        		haddr_hit_mem_d1	<= 1'b0;
114        	end
115        	else begin
116        		hsize_d1		<= hsize_nx;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122        	if (~hresetn) begin
           	<font color = "green">-1-</font>  
123        		haddr_d1	<= {(MEM_ADDR_MSB+1){1'b0}};
           <font color = "green">		==></font>
124        		valid_wr_dp	<= 1'b0;
125        	end
126        	else if (hready) begin
           	     <font color = "red">-2-</font>  
127        		haddr_d1	<= haddr[MEM_ADDR_MSB:0];
           <font color = "green">		==></font>
128        		valid_wr_dp	<= valid_wr_ap && haddr_hit_mem;
129        	end
           	MISSING_ELSE
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
133                case(brg_cs)
                   <font color = "red">-1-</font>  
134                        S_ERROR_1:
135                                brg_ns = S_ERROR_2;
           <font color = "red">                        ==></font>
136                        S_RAW_WAIT:
137                                brg_ns = S_RD_DATA;
           <font color = "red">                        ==></font>
138                        S_WR:
139                                if (haddr_invalid)
                                   <font color = "red">-2-</font>  
140                                        brg_ns = S_ERROR_1;
           <font color = "red">                                ==></font>
141                                else if (valid_rd_ap)
                                        <font color = "red">-3-</font>  
142                                        brg_ns = S_RAW_WAIT;
           <font color = "red">                                ==></font>
143                                else if (valid_wr_ap && haddr_hit_mem)
                                        <font color = "red">-4-</font>  
144                                        brg_ns = S_WR;
           <font color = "red">                                ==></font>
145                                else
146                                        brg_ns = S_IDLE;
           <font color = "red">                                ==></font>
147                        default:
148                                if (haddr_invalid)
                                   <font color = "red">-5-</font>  
149                                        brg_ns = S_ERROR_1;
           <font color = "red">                                ==></font>
150                                else if (valid_wr_ap && haddr_hit_mem)
                                        <font color = "green">-6-</font>  
151                                        brg_ns = S_WR;
           <font color = "green">                                ==></font>
152                                else
153                                        brg_ns = S_IDLE;
           <font color = "green">                                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>S_ERROR_1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>S_RAW_WAIT </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>S_WR </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>S_WR </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>S_WR </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>S_WR </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12988">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcrambrg200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
