/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az342-96
+ date
Thu Mar 30 00:43:02 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1680136982
+ CACTUS_STARTTIME=1680136982
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Mar 30 2023 (00:10:26)
Run date:          Mar 30 2023 (00:43:02+0000)
Run host:          fv-az342-96 (pid=111867)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az342-96
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110652KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=f1944cc5-2be7-3e4d-9d8e-d23f3452f992, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1034-azure, OSVersion="#41~20.04.1-Ubuntu SMP Sat Feb 11 17:02:42 UTC 2023", HostName=fv-az342-96, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110652KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00164993 sec
      iterations=10000000... time=0.0161369 sec
      iterations=100000000... time=0.160974 sec
      iterations=700000000... time=1.12741 sec
      iterations=700000000... time=1.12976 sec
      result: -596.204 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00362029 sec
      iterations=10000000... time=0.0361675 sec
      iterations=100000000... time=0.359091 sec
      iterations=300000000... time=1.07734 sec
      result: 8.91087 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00240319 sec
      iterations=10000000... time=0.023792 sec
      iterations=100000000... time=0.242379 sec
      iterations=500000000... time=1.20846 sec
      result: 6.61999 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000161813 sec
      iterations=10000... time=0.00160553 sec
      iterations=100000... time=0.0160919 sec
      iterations=1000000... time=0.161706 sec
      iterations=7000000... time=1.12783 sec
      result: 1.61118 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000687455 sec
      iterations=10000... time=0.0061855 sec
      iterations=100000... time=0.0611058 sec
      iterations=1000000... time=0.61321 sec
      iterations=2000000... time=1.23295 sec
      result: 6.16477 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=4.001e-06 sec
      iterations=100... time=3.7103e-05 sec
      iterations=1000... time=0.00036843 sec
      iterations=10000... time=0.0036958 sec
      iterations=100000... time=0.0368945 sec
      iterations=1000000... time=0.370038 sec
      iterations=3000000... time=1.11019 sec
      result: 66.41 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.8303e-05 sec
      iterations=10... time=0.000198816 sec
      iterations=100... time=0.00190055 sec
      iterations=1000... time=0.0187229 sec
      iterations=10000... time=0.187328 sec
      iterations=60000... time=1.12616 sec
      result: 41.8999 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4e-06 sec
      iterations=10000... time=3.2602e-05 sec
      iterations=100000... time=0.000321226 sec
      iterations=1000000... time=0.00322916 sec
      iterations=10000000... time=0.0321824 sec
      iterations=100000000... time=0.322577 sec
      iterations=300000000... time=0.970025 sec
      iterations=600000000... time=1.93663 sec
      result: 0.403465 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.6103e-05 sec
      iterations=10000... time=0.000181715 sec
      iterations=100000... time=0.00172434 sec
      iterations=1000000... time=0.0170244 sec
      iterations=10000000... time=0.170044 sec
      iterations=60000000... time=1.02096 sec
      result: 2.12699 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=2.401e-06 sec
      iterations=100... time=1.8601e-05 sec
      iterations=1000... time=0.000180315 sec
      iterations=10000... time=0.00179974 sec
      iterations=100000... time=0.0183481 sec
      iterations=1000000... time=0.181264 sec
      iterations=6000000... time=1.08426 sec
      result: 135.997 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.8003e-05 sec
      iterations=10... time=0.000343628 sec
      iterations=100... time=0.00341067 sec
      iterations=1000... time=0.0326448 sec
      iterations=10000... time=0.267198 sec
      iterations=40000... time=0.845188 sec
      iterations=80000... time=3.98065 sec
      result: 15.8051 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.2702e-05 sec
      iterations=10... time=0.000239919 sec
      iterations=100... time=0.0024347 sec
      iterations=1000... time=0.246128 sec
      iterations=4000... time=0.365007 sec
      iterations=12000... time=0.296768 sec
      iterations=48000... time=3.73883 sec
      result: 0.0221845 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000213317 sec
      iterations=10... time=0.00200946 sec
      iterations=100... time=0.0195987 sec
      iterations=1000... time=0.564266 sec
      iterations=2000... time=1.41519 sec
      result: 0.0715847 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00478028 sec
      iterations=10... time=0.0510888 sec
      iterations=100... time=1.31465 sec
      result: 0.134756 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160403 sec
      iterations=10000000... time=0.0923294 sec
      iterations=100000000... time=0.606783 sec
      iterations=200000000... time=0.550221 sec
      iterations=400000000... time=1.25787 sec
      iterations=400000000... time=1.42898 sec
      result: -4.67528 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00362439 sec
      iterations=10000000... time=0.0359673 sec
      iterations=100000000... time=0.359567 sec
      iterations=300000000... time=1.07683 sec
      result: 8.91502 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00241549 sec
      iterations=10000000... time=0.0241251 sec
      iterations=100000000... time=0.241822 sec
      iterations=500000000... time=1.21419 sec
      result: 6.58875 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161213 sec
      iterations=10000... time=0.00163233 sec
      iterations=100000... time=0.016274 sec
      iterations=1000000... time=0.160892 sec
      iterations=7000000... time=1.12927 sec
      result: 1.61324 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000679354 sec
      iterations=10000... time=0.00632456 sec
      iterations=100000... time=0.0630997 sec
      iterations=1000000... time=0.625276 sec
      iterations=2000000... time=1.25473 sec
      result: 6.27367 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.5e-07 sec
      iterations=10... time=4e-06 sec
      iterations=100... time=3.7153e-05 sec
      iterations=1000... time=0.00036878 sec
      iterations=10000... time=0.00369135 sec
      iterations=100000... time=0.0372079 sec
      iterations=1000000... time=0.369962 sec
      iterations=3000000... time=1.10765 sec
      result: 66.5628 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=4.2353e-05 sec
      iterations=10... time=0.000204166 sec
      iterations=100... time=0.00192325 sec
      iterations=1000... time=0.0187885 sec
      iterations=10000... time=0.188352 sec
      iterations=60000... time=1.13035 sec
      result: 41.7444 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.85e-06 sec
      iterations=10000... time=3.2552e-05 sec
      iterations=100000... time=0.000332877 sec
      iterations=1000000... time=0.00321131 sec
      iterations=10000000... time=0.0325437 sec
      iterations=100000000... time=0.32172 sec
      iterations=300000000... time=0.966531 sec
      iterations=600000000... time=1.93667 sec
      result: 0.403473 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.6253e-05 sec
      iterations=10000... time=0.000188465 sec
      iterations=100000... time=0.00170439 sec
      iterations=1000000... time=0.0170183 sec
      iterations=10000000... time=0.169968 sec
      iterations=60000000... time=1.02018 sec
      result: 2.12538 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=2.3e-06 sec
      iterations=100... time=1.8902e-05 sec
      iterations=1000... time=0.000185615 sec
      iterations=10000... time=0.0018603 sec
      iterations=100000... time=0.0184685 sec
      iterations=1000000... time=0.198462 sec
      iterations=6000000... time=1.11955 sec
      result: 131.71 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.40525e-05 sec
      iterations=10... time=0.000341428 sec
      iterations=100... time=0.00344078 sec
      iterations=1000... time=0.0319539 sec
      iterations=10000... time=0.260157 sec
      iterations=40000... time=0.773034 sec
      iterations=80000... time=1.62462 sec
      result: 38.7257 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.951e-06 sec
      iterations=10... time=9.3257e-05 sec
      iterations=100... time=0.000956327 sec
      iterations=1000... time=0.0093307 sec
      iterations=10000... time=0.0943954 sec
      iterations=100000... time=0.945602 sec
      iterations=200000... time=1.88441 sec
      result: 0.0773719 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.00012626 sec
      iterations=10... time=0.00120735 sec
      iterations=100... time=0.0118355 sec
      iterations=1000... time=0.117523 sec
      iterations=9000... time=1.06021 sec
      result: 0.207036 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 2200 nsec
    MPI bandwidth: 4.15258 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Mar 30 00:44:00 UTC 2023
+ echo Done.
Done.
  Elapsed time: 58.5 s
