

================================================================
== Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col'
================================================================
* Date:           Mon Mar  6 12:21:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %c"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:79]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln79 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:79]   --->   Operation 14 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln79_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:79]   --->   Operation 15 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc8.i, void %for.inc.i4.preheader.exitStub" [dct.cpp:79]   --->   Operation 16 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:81]   --->   Operation 17 'load' 'c_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:79]   --->   Operation 18 'load' 'r_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln79 = add i4 %r_load, i4 1" [dct.cpp:79]   --->   Operation 19 'add' 'add_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln81 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:81]   --->   Operation 20 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln79 = select i1 %icmp_ln81, i4 0, i4 %c_load" [dct.cpp:79]   --->   Operation 21 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln79_1 = select i1 %icmp_ln81, i4 %add_ln79, i4 %r_load" [dct.cpp:79]   --->   Operation 22 'select' 'select_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %select_ln79_1" [dct.cpp:82]   --->   Operation 23 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln82, i3 0" [dct.cpp:82]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i4 %select_ln79" [dct.cpp:82]   --->   Operation 25 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln82 = add i6 %tmp, i6 %zext_ln82_1" [dct.cpp:82]   --->   Operation 26 'add' 'add_ln82' <Predicate = (!icmp_ln79)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i4 %select_ln79" [dct.cpp:82]   --->   Operation 27 'trunc' 'trunc_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln82, i3 %trunc_ln82_1" [dct.cpp:82]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %add_ln" [dct.cpp:82]   --->   Operation 29 'zext' 'zext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln82" [dct.cpp:82]   --->   Operation 30 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [dct.cpp:82]   --->   Operation 31 'load' 'input_r_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln81 = add i4 %select_ln79, i4 1" [dct.cpp:81]   --->   Operation 32 'add' 'add_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln81 = store i7 %add_ln79_1, i7 %indvar_flatten" [dct.cpp:81]   --->   Operation 33 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %select_ln79_1, i4 %r" [dct.cpp:81]   --->   Operation 34 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %add_ln81, i4 %c" [dct.cpp:81]   --->   Operation 35 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RD_Loop_Row_RD_Loop_Col_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i6 %add_ln82" [dct.cpp:82]   --->   Operation 38 'zext' 'zext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln82_2" [dct.cpp:82]   --->   Operation 39 'getelementptr' 'buf_2d_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution3/directives.tcl:9]   --->   Operation 40 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dct.cpp:76]   --->   Operation 41 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [dct.cpp:82]   --->   Operation 42 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln82 = store i16 %input_r_load, i6 %buf_2d_in_addr" [dct.cpp:82]   --->   Operation 43 'store' 'store_ln82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i" [dct.cpp:81]   --->   Operation 44 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.01ns
The critical path consists of the following:
	'alloca' operation ('r') [4]  (0 ns)
	'load' operation ('r_load', dct.cpp:79) on local variable 'r' [18]  (0 ns)
	'add' operation ('add_ln79', dct.cpp:79) [19]  (1.74 ns)
	'select' operation ('select_ln79_1', dct.cpp:79) [24]  (1.02 ns)
	'getelementptr' operation ('input_r_addr', dct.cpp:82) [36]  (0 ns)
	'load' operation ('input_r_load', dct.cpp:82) on array 'input_r' [37]  (3.25 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_r_load', dct.cpp:82) on array 'input_r' [37]  (3.25 ns)
	'store' operation ('store_ln82', dct.cpp:82) of variable 'input_r_load', dct.cpp:82 on array 'buf_2d_in' [38]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
