%YAML 1.2
---
name: array_test
configuration:
  include: ~
  hdl:
    rtlPath: "array_test/src"
    simPath: "/array_test/sim"
    tbPath: "/array_test/tb"
    rtlLibrary: yard_array_test_lib
    tbLibrary: yard_array_test_lib
    indentunit: "  "
    pagewidth: 100
  software:
    path: "/array_test/sw"
  documentation:
    path: "/array_test/doc"
    moduleTemplate:
    - "/../templates/docx/moduleregistermap-template.docx"
    - "/../templates/docx/registerdescription-template.docx"
interfaces:
- name: axi
  type: AXI
  description:
  - Control/Status register interface.
  registers:
  - name: full_spec_reg
    address: 0:array:4:0x100
    access: RW
    brief:
    - Full specified array register.
    detail:
    - This register is just for testing the array capabilities of the YARD.
    
  - name: auto_start_reg1
    address: -1:array:4:0x100
    access: RW
    brief:
    - Automatic start address register I.
    detail:
    - This register is just for testing the array capabilities of the YARD.
    
  - name: auto_start_reg2
    address: -1:array:4:0x100
    access: RW
    brief:
    - Automatic start address register II.
    detail:
    - This register is just for testing the array capabilities of the YARD.
    
  - name: auto_start_auto_step_reg1
    address: -1:array:4
    access: RW
    brief:
    - Automatic start address register I.
    detail:
    - This register is just for testing the array capabilities of the YARD.
    
  - name: auto_start_auto_step_reg2
    address: -1:array:4
    access: RW
    brief:
    - Automatic start address register II.
    detail:
    - This register is just for testing the array capabilities of the YARD.
    