read_verilog -I .. build/*.v; synth_ice40 -top Top -json build/top.json
