{"/home/sumanto/Desktop/verilog/eSim/arraymultiplier": ["arraymultiplier.cir.out", "arraymultiplier_Previous_Values.xml", "arraymultiplier-cache.lib", "arraymultiplier.sch", "arraymultiplier.pro", "arraymultiplier.cir", "_saved_arraymultiplier.sch", "arraymultiplier.proj", "plot_data_i.txt", "arraymultiplier.bak", "plot_data_v.txt", "analysis"], "/home/sumanto/Desktop/verilog/eSim/boothmultiplier": ["boothmultiplier.sch", "boothmultiplier_Previous_Values.xml", "boothmultiplier.cir", "boothmultiplier.proj", "boothmultiplier.bak", "plot_data_i.txt", "boothmultiplier.cir.out", "boothmultiplier.pro", "plot_data_v.txt", "boothmultiplier-cache.lib", "analysis"], "/home/sumanto/Desktop/verilog/eSim/Mealy1110withoverlap": ["Mealy1110withoverlap_Previous_Values.xml", "Mealy1110withoverlap.proj", "Mealy1110withoverlap.cir.out", "Mealy1110withoverlap.pro", "Mealy1110withoverlap.cir", "Mealy1110withoverlap-cache.lib", "Mealy1110withoverlap.sch"], "/home/sumanto/Desktop/verilog/eSim/Moore1110withoverlap": ["Moore1110withoverlap.cir.out", "Moore1110withoverlap.cir", "Moore1110withoverlap-cache.lib", "Moore1110withoverlap_Previous_Values.xml", "Moore1110withoverlap.proj", "Moore1110withoverlap.sch", "Moore1110withoverlap.pro", "Moore1110withoverlap.bak", "analysis"], "/home/sumanto/Desktop/verilog/eSim/basicgates": ["basicgates.cir", "basicgates.proj", "basicgates-cache.lib", "basicgates_Previous_Values.xml", "basicgates.pro", "basicgates.sch", "basicgates.cir.out", "basicgates.bak", "analysis"], "/home/sumanto/Desktop/verilog/eSim/serialadder": ["serialadder-cache.lib", "serialadder.proj", "serialadder_Previous_Values.xml", "serialadder.cir", "serialadder.pro", "serialadder.cir.out", "serialadder.sch", "analysis"], "/home/sumanto/Desktop/verilog/eSim/transmissiongate": ["transmissiongate.sch", "transmissiongate.cir", "transmissiongate.cir.out", "transmissiongate.pro", "transmissiongate_Previous_Values.xml", "transmissiongate.proj", "transmissiongate-cache.lib", "analysis"], "/home/sumanto/Desktop/verilog/eSim/xorxnor": ["xorxnor.proj", "xorxnor-cache.lib", "plot_data_i.txt", "xorxnor.cir", "xorxnor.cir.out", "xorxnor_Previous_Values.xml", "plot_data_v.txt", "xorxnor.pro", "xorxnor.sch", "analysis"], "/home/sumanto/Desktop/verilog/eSim/dual_clk_RAM": ["dual_clk_RAM.sch", "dual_clk_RAM.bak", "dual_clk_RAM-cache.lib", "dual_clk_RAM.pro", "dual_clk_RAM.cir.out", "dual_clk_RAM_Previous_Values.xml", "dual_clk_RAM.proj", "dual_clk_RAM.cir", "analysis"], "/home/sumanto/Desktop/verilog/eSim/intel_state_machine": ["intel_state_machine_Previous_Values.xml", "intel_state_machine.cir.out", "plot_data_i.txt", "intel_state_machine-cache.lib", "intel_state_machine.pro", "intel_state_machine.proj", "intel_state_machine.sch", "intel_state_machine.cir", "plot_data_v.txt", "intel_state_machine.bak", "analysis"], "/home/sumanto/Desktop/verilog/eSim/UART": ["UART-cache.lib", "UART.pro", "UART.cir", "UART_Previous_Values.xml", "UART.bak", "UART.cir.out", "UART.proj", "UART.sch", "analysis"], "/home/sumanto/Desktop/verilog/eSim/arbiter": ["arbiter.proj", "arbiter.cir.out", "arbiter_Previous_Values.xml", "arbiter.pro", "arbiter.cir", "arbiter-cache.lib", "arbiter.sch", "analysis"], "/home/sumanto/Desktop/verilog/eSim/parallel_crc": ["parallel_crc.proj", "parallel_crc-cache.lib", "parallel_crc.bak", "parallel_crc.pro", "parallel_crc.sch", "parallel_crc.cir"], "/home/sumanto/Desktop/verilog/eSim/divideby45": ["divideby45.bak", "divideby45_Previous_Values.xml", "divideby45.cir.out", "plot_data_i.txt", "divideby45.cir", "divideby45.pro", "divideby45.sch", "divideby45.proj", "plot_data_v.txt", "analysis", "divideby45-cache.lib"], "/home/sumanto/Desktop/verilog/eSim/LFSR_Random_Counter": ["LFSR_Random_Counter.cir", "LFSR_Random_Counter.pro", "LFSR_Random_Counter.bak", "LFSR_Random_Counter.cir.out", "LFSR_Random_Counter-cache.lib", "LFSR_Random_Counter-rescue.lib", "LFSR_Random_Counter.sch", "LFSR_Random_Counter_Previous_Values.xml", "LFSR_Random_Counter.proj"], "/home/sumanto/Desktop/verilog/eSim/One_Hot_Counter": ["One_Hot_Counter.cir", "One_Hot_Counter.sch", "One_Hot_Counter_Previous_Values.xml", "One_Hot_Counter.pro", "One_Hot_Counter-cache.lib", "One_Hot_Counter.proj", "One_Hot_Counter.cir.out", "analysis", "One_Hot_Counter.bak"], "/home/sumanto/Desktop/verilog/eSim/romusingfile": ["romusingfile_Previous_Values.xml", "romusingfile.cir", "_saved_romusingfile.sch", "romusingfile.cir.out", "romusingfile.proj", "romusingfile.pro", "analysis"], "/home/sumanto/Desktop/verilog/eSim/cam": ["cam.pro", "cam-cache.lib", "cam.sch", "cam.proj", "cam.cir.out", "cam.cir", "cam_Previous_Values.xml", "analysis"], "/home/sumanto/Desktop/verilog/eSim/i2c": ["i2c.proj", "i2c_Previous_Values.xml", "plot_data_i.txt", "i2c.sch", "i2c.bak", "i2c-cache.lib", "i2c.pro", "plot_data_v.txt", "i2c.cir.out", "i2c.cir", "analysis"], "/home/sumanto/Desktop/verilog/eSim/microcomputer": ["microcomputer.sch", "microcomputer-cache.lib", "plot_data_i.txt", "microcomputer.cir.out", "microcomputer_Previous_Values.xml", "plot_data_v.txt", "microcomputer.cir", "microcomputer.pro", "analysis", "microcomputer.proj"], "/home/sumanto/Desktop/verilog/eSim/fpgamul": ["fpgamul-cache.lib", "fpgamul_Previous_Values.xml", "fpgamul.cir.out", "fpgamul.bak", "plot_data_i.txt", "fpgamul.proj", "fpgamul.pro", "fpgamul-rescue.lib", "plot_data_v.txt", "fpgamul.sch", "analysis", "fpgamul.cir"], "/home/sumanto/Desktop/verilog/eSim/multitlv": ["multitlv.bak", "multitlv.cir.out", "multitlv.cir", "plot_data_i.txt", "multitlv-cache.lib", "multitlv.sch", "multitlv.proj", "multitlv_Previous_Values.xml", "plot_data_v.txt", "multitlv.pro", "analysis"], "/home/sumanto/Desktop/verilog/eSim/ledtraffic": ["ledtraffic.pro", "ledtraffic.cir", "ledtraffic.proj", "ledtraffic-cache.lib", "ledtraffic.cir.out", "ledtraffic.sch", "ledtraffic_Previous_Values.xml", "ledtraffic.bak"], "/home/sumanto/Desktop/verilog/eSim/ultrasonic": ["ultrasonic_Previous_Values.xml", "ultrasonic.cir", "ultrasonic.pro", "ultrasonic-cache.lib", "ultrasonic.bak", "ultrasonic.sch", "ultrasonic.proj", "ultrasonic.cir.out", "analysis"], "/home/sumanto/Desktop/verilog/eSim/TrafficController": ["TrafficController.proj", "TrafficController-cache.lib", "TrafficController.cir", "TrafficController.bak", "TrafficController.cir.out", "TrafficController.pro", "TrafficController.sch", "TrafficController_Previous_Values.xml", "analysis"], "/home/sumanto/Desktop/verilog/eSim/division": ["division.pro", "division.cir.out", "division.proj", "division.cir", "division-cache.lib", "division_Previous_Values.xml", "division.bak", "division.sch"], "/home/sumanto/Desktop/verilog/eSim/calculator": ["calculator.pro", "calculator.cir.out", "plot_data_i.txt", "calculator.proj", "calculator.cir", "calculator-cache.lib", "calculator_Previous_Values.xml", "calculator.bak", "plot_data_v.txt", "calculator.sch", "analysis"], "/home/sumanto/Desktop/verilog/eSim/ddr2": ["ddr2.cir.out", "ddr2.pro", "ddr2_Previous_Values.xml", "ddr2.sch", "ddr2.proj", "ddr2.bak", "ddr2.cir", "ddr2-cache.lib", "analysis"], "/home/sumanto/Desktop/verilog/eSim/interruptcontroller": ["interruptcontroller.pro", "interruptcontroller.proj", "interruptcontroller.cir.out", "plot_data_i.txt", "interruptcontroller.bak", "interruptcontroller-rescue.lib", "interruptcontroller-cache.lib", "interruptcontroller.cir", "plot_data_v.txt", "interruptcontroller_Previous_Values.xml", "interruptcontroller.sch", "analysis"], "/home/sumanto/Desktop/verilog/eSim/spi": ["spi.sch", "spi-cache.lib", "spi_Previous_Values.xml", "spi.proj", "spi.bak", "spi.pro", "spi.cir.out", "spi.cir", "analysis"]}