
********************************************************************************
At Local date and time: Wed Aug 01 03:11:43 2018
 make -f kkk.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp kkk.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/kkk.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\17\kkk.mhs line 118 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp kkk.xmp -report SDK\SDK_Export\hw/kkk.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing kkk_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst kkk.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst kkk.mhs 

Parse D:/fpga_project/cpu/17/kkk.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\17\kkk.mhs line 118 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\17\kkk.mhs line 74 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\17\kkk.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - D:\fpga_project\cpu\17\kkk.mhs line 22 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - D:\fpga_project\cpu\17\kkk.mhs line 35 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - D:\fpga_project\cpu\17\kkk.mhs line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - D:\fpga_project\cpu\17\kkk.mhs line 49 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\17\kkk.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\17\kkk.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - D:\fpga_project\cpu\17\kkk.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\17\kkk.mhs line 81 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - D:\fpga_project\cpu\17\kkk.mhs line 96 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - D:\fpga_project\cpu\17\kkk.mhs line 108 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:kkk_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\fpga_project\cpu\17\kkk.mhs line 22 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd .. kkk_microblaze_0_wrapper.ngc
../kkk_microblaze_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/17/implementation/microblaze_0_wrapper/kkk_microblaze_0_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../kkk_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../kkk_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:kkk_ilmb_wrapper INSTANCE:ilmb - D:\fpga_project\cpu\17\kkk.mhs line 42 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd .. kkk_ilmb_wrapper.ngc
../kkk_ilmb_wrapper

Reading NGO file
"D:/fpga_project/cpu/17/implementation/ilmb_wrapper/kkk_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../kkk_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../kkk_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:kkk_dlmb_wrapper INSTANCE:dlmb - D:\fpga_project\cpu\17\kkk.mhs line 49 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd .. kkk_dlmb_wrapper.ngc
../kkk_dlmb_wrapper

Reading NGO file
"D:/fpga_project/cpu/17/implementation/dlmb_wrapper/kkk_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../kkk_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../kkk_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:kkk_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\17\kkk.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
kkk_clock_generator_0_wrapper.ngc ../kkk_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/17/implementation/clock_generator_0_wrapper/kkk_clock_gener
ator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../kkk_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../kkk_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/kkk.ucf file.

Rebuilding cache ...

Total run time: 118.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "kkk_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt kkk.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt kkk.ngc  
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/fpga_project/cpu/17/implementation/fpga.flw 
Using Option File(s): 
 D:/fpga_project/cpu/17/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx4tqg144-3 -nt timestamp -bm kkk.bmm
"D:/fpga_project/cpu/17/implementation/kkk.ngc" -uc kkk.ucf kkk.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.ex
e -p xc6slx4tqg144-3 -nt timestamp -bm kkk.bmm
D:/fpga_project/cpu/17/implementation/kkk.ngc -uc kkk.ucf kkk.ngd

Reading NGO file "D:/fpga_project/cpu/17/implementation/kkk.ngc" ...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_microblaze_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_mb_plb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_ilmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_dlmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_mdm_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "kkk.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "kkk.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "kkk.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "kkk.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o kkk_map.ncd -w -pr b -ol high -timing -detail kkk.ngd kkk.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx4tqg144-3".
Mapping design into LUTs...
Writing file kkk_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8c1e28) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8c1e28) REAL time: 8 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:983d3328) REAL time: 8 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a316b891) REAL time: 10 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a316b891) REAL time: 10 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a316b891) REAL time: 10 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:a3187aac) REAL time: 10 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a3187aac) REAL time: 10 secs 

Phase 9.8  Global Placement
.....................
........................................
.............................................................................................................................
...............................................................................................................
.......................................................
Phase 9.8  Global Placement (Checksum:c5759a4e) REAL time: 25 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c5759a4e) REAL time: 25 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:dc9d0854) REAL time: 28 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:dc9d0854) REAL time: 28 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d476607d) REAL time: 28 secs 

Total REAL time to Placer completion: 28 secs 
Total CPU  time to Placer completion: 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 1,176 out of   4,800   24
    Number used as Flip Flops:               1,171
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                      1,590 out of   2,400   66
    Number used as logic:                    1,415 out of   2,400   58
      Number using O6 output only:           1,116
      Number using O5 output only:              41
      Number using O5 and O6:                  258
      Number used as ROM:                        0
    Number used as Memory:                     130 out of   1,200   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            66
        Number using O6 output only:            19
        Number using O5 output only:             1
        Number using O5 and O6:                 46
    Number used exclusively as route-thrus:     45
      Number with same-slice register load:     42
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   539 out of     600   89
  Number of MUXCYs used:                       204 out of   1,200   17
  Number of LUT Flip Flop pairs used:        1,781
    Number with an unused Flip Flop:           705 out of   1,781   39
    Number with an unused LUT:                 191 out of   1,781   10
    Number of fully used LUT-FF pairs:         885 out of   1,781   49
    Number of unique control sets:              85
    Number of slice register sites lost
      to control set restrictions:             365 out of   4,800    7

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     102    1

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of      12   33
  Number of RAMB8BWERs:                          0 out of      24    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of       8   37
  Number of ICAPs:                               0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.94

Peak Memory Usage:  512 MB
Total REAL time to MAP completion:  30 secs 
Total CPU time to MAP completion:   28 secs 

Mapping completed.
See MAP report file "kkk_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high kkk_map.ncd kkk.ncd kkk.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: kkk.pcf.
Loading device for application Rf_Device from file '6slx4.nph' in environment
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\;F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK.
   "kkk" is an NCD, version 3.2, device xc6slx4, package tqg144, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,176 out of   4,800   24
    Number used as Flip Flops:               1,171
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                      1,590 out of   2,400   66
    Number used as logic:                    1,415 out of   2,400   58
      Number using O6 output only:           1,116
      Number using O5 output only:              41
      Number using O5 and O6:                  258
      Number used as ROM:                        0
    Number used as Memory:                     130 out of   1,200   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            66
        Number using O6 output only:            19
        Number using O5 output only:             1
        Number using O5 and O6:                 46
    Number used exclusively as route-thrus:     45
      Number with same-slice register load:     42
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   539 out of     600   89
  Number of MUXCYs used:                       204 out of   1,200   17
  Number of LUT Flip Flop pairs used:        1,781
    Number with an unused Flip Flop:           705 out of   1,781   39
    Number with an unused LUT:                 191 out of   1,781   10
    Number of fully used LUT-FF pairs:         885 out of   1,781   49
    Number of slice register sites lost
      to control set restrictions:               0 out of   4,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     102    1

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of      12   33
  Number of RAMB8BWERs:                          0 out of      24    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of       8   37
  Number of ICAPs:                               0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 10570 unrouted;      REAL time: 18 secs 

Phase  2  : 8947 unrouted;      REAL time: 18 secs 

Phase  3  : 4355 unrouted;      REAL time: 23 secs 

Phase  4  : 4355 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: kkk.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 13 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  460 |  0.121     |  1.189      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   53 |  0.112     |  1.184      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   19 |  3.069     |  3.998      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     8.079ns|    11.921ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.337ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  pin" 50 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     11.921ns|            0|            0|            0|       197844|
| TS_clock_generator_0_clock_gen|     20.000ns|     11.921ns|          N/A|            0|            0|       197844|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 29 secs 
Total CPU time to PAR completion: 14 secs 

Peak Memory Usage:  455 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file kkk.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml kkk.twx kkk.ncd kkk.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx4.nph' in environment
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\;F:\xilinx\embeded_development
_kit\14.7\ISE_DS\EDK.
   "kkk" is an NCD, version 3.2, device xc6slx4, package tqg144, speed -3
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-e 3 -xml kkk.twx kkk.ncd kkk.pcf


Design file:              kkk.ncd
Physical constraint file: kkk.pcf
Device,speed:             xc6slx4,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 197844 paths, 0 nets, and 8606 connections

Design statistics:
   Minimum period:  11.921ns (Maximum frequency:  83.886MHz)


Analysis completed Wed Aug 01 03:15:38 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 4 secs 


xflow done!
touch __xps/kkk_routed
xilperl F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/kkk.par
Analyzing implementation/kkk.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut kkk & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx4.nph' in environment
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\;F:\xilinx\embeded_development
_kit\14.7\ISE_DS\EDK.
   "kkk" is an NCD, version 3.2, device xc6slx4, package tqg144, speed -3
Opened constraints file kkk.pcf.

Wed Aug 01 03:15:43 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "kkk.bit".
Bitstream generation is complete.
Done!
Assigned Driver usart 1.00.a for instance usart_0
usart_0 has been added to the project
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral usart_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Aug 01 03:17:18 2018
 make -f kkk.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp kkk.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/kkk.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\17\kkk.mhs line 118 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp kkk.xmp -report SDK\SDK_Export\hw/kkk.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing usart_0.jpg.....
Rasterizing kkk_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst kkk.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx4tqg144-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst kkk.mhs 

Parse D:/fpga_project/cpu/17/kkk.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xce200000-0xce20ffff) usart_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   D:\fpga_project\cpu\17\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   D:\fpga_project\cpu\17\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: usart, INSTANCE:usart_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   D:\fpga_project\cpu\17\pcores\usart_v1_00_a\data\usart_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - D:\fpga_project\cpu\17\kkk.mhs line 118 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pco
   res\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - D:\fpga_project\cpu\17\kkk.mhs line 22
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - D:\fpga_project\cpu\17\kkk.mhs line 42 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - D:\fpga_project\cpu\17\kkk.mhs line 49 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\17\kkk.mhs line 74 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - D:\fpga_project\cpu\17\kkk.mhs line 96 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - D:\fpga_project\cpu\17\kkk.mhs
line 108 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\fpga_project\cpu\17\kkk.mhs line 74 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\17\kkk.mhs line 81 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb - D:\fpga_project\cpu\17\kkk.mhs line 35 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - D:\fpga_project\cpu\17\kkk.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - D:\fpga_project\cpu\17\kkk.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - D:\fpga_project\cpu\17\kkk.mhs line 81 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usart_0 - D:\fpga_project\cpu\17\kkk.mhs line 121 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:kkk_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\fpga_project\cpu\17\kkk.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.ex
e -p xc6slx4tqg144-3 -intstyle silent -i -sd ..
kkk_clock_generator_0_wrapper.ngc ../kkk_clock_generator_0_wrapper

Reading NGO file
"D:/fpga_project/cpu/17/implementation/clock_generator_0_wrapper/kkk_clock_gener
ator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../kkk_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../kkk_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/kkk.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "kkk_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt kkk.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx4tqg144-3 -implement xflow.opt kkk.ngc  
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: D:/fpga_project/cpu/17/implementation/fpga.flw 
Using Option File(s): 
 D:/fpga_project/cpu/17/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx4tqg144-3 -nt timestamp -bm kkk.bmm
"D:/fpga_project/cpu/17/implementation/kkk.ngc" -uc kkk.ucf kkk.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line:
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.ex
e -p xc6slx4tqg144-3 -nt timestamp -bm kkk.bmm
D:/fpga_project/cpu/17/implementation/kkk.ngc -uc kkk.ucf kkk.ngd

Reading NGO file "D:/fpga_project/cpu/17/implementation/kkk.ngc" ...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_microblaze_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_mb_plb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_ilmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_dlmb_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_dlmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_ilmb_cntlr_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_mdm_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_usart_0_wrapper.ngc"...
Loading design module
"D:/fpga_project/cpu/17/implementation/kkk_lmb_bram_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "kkk.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "kkk.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "kkk.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "kkk.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o kkk_map.ncd -w -pr b -ol high -timing -detail kkk.ngd kkk.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx4tqg144-3".
Mapping design into LUTs...
Writing file kkk_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b6b238) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b6b238) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:445258f8) REAL time: 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:47431f37) REAL time: 14 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:47431f37) REAL time: 14 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:47431f37) REAL time: 14 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:47472e39) REAL time: 14 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:47472e39) REAL time: 14 secs 

Phase 9.8  Global Placement
........................
...............................................................
.......................................................................................................................................................................
.........................................................................................................................................................................
..................................................
Phase 9.8  Global Placement (Checksum:810f9a6c) REAL time: 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:810f9a6c) REAL time: 36 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9bc08c4d) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9bc08c4d) REAL time: 39 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:82d6a6eb) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 35 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 1,414 out of   4,800   29
    Number used as Flip Flops:               1,409
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                      1,761 out of   2,400   73
    Number used as logic:                    1,602 out of   2,400   66
      Number using O6 output only:           1,296
      Number using O5 output only:              42
      Number using O5 and O6:                  264
      Number used as ROM:                        0
    Number used as Memory:                     130 out of   1,200   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            66
        Number using O6 output only:            19
        Number using O5 output only:             1
        Number using O5 and O6:                 46
    Number used exclusively as route-thrus:     29
      Number with same-slice register load:     26
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   590 out of     600   98
  Number of MUXCYs used:                       204 out of   1,200   17
  Number of LUT Flip Flop pairs used:        1,964
    Number with an unused Flip Flop:           660 out of   1,964   33
    Number with an unused LUT:                 203 out of   1,964   10
    Number of fully used LUT-FF pairs:       1,101 out of   1,964   56
    Number of unique control sets:              89
    Number of slice register sites lost
      to control set restrictions:             375 out of   4,800    7

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     102    1

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of      12   33
  Number of RAMB8BWERs:                          0 out of      24    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of       8   37
  Number of ICAPs:                               0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  529 MB
Total REAL time to MAP completion:  41 secs 
Total CPU time to MAP completion:   37 secs 

Mapping completed.
See MAP report file "kkk_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high kkk_map.ncd kkk.ncd kkk.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: kkk.pcf.
Loading device for application Rf_Device from file '6slx4.nph' in environment
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\;F:\xilinx\embeded_development_kit\14.7\ISE_DS\EDK.
   "kkk" is an NCD, version 3.2, device xc6slx4, package tqg144, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,414 out of   4,800   29
    Number used as Flip Flops:               1,409
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                      1,761 out of   2,400   73
    Number used as logic:                    1,602 out of   2,400   66
      Number using O6 output only:           1,296
      Number using O5 output only:              42
      Number using O5 and O6:                  264
      Number used as ROM:                        0
    Number used as Memory:                     130 out of   1,200   10
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            66
        Number using O6 output only:            19
        Number using O5 output only:             1
        Number using O5 and O6:                 46
    Number used exclusively as route-thrus:     29
      Number with same-slice register load:     26
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   590 out of     600   98
  Number of MUXCYs used:                       204 out of   1,200   17
  Number of LUT Flip Flop pairs used:        1,964
    Number with an unused Flip Flop:           660 out of   1,964   33
    Number with an unused LUT:                 203 out of   1,964   10
    Number of fully used LUT-FF pairs:       1,101 out of   1,964   56
    Number of slice register sites lost
      to control set restrictions:               0 out of   4,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     102    1

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of      12   33
  Number of RAMB8BWERs:                          0 out of      24    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of       8   37
  Number of ICAPs:                               0 out of       1    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 11599 unrouted;      REAL time: 10 secs 

Phase  2  : 9887 unrouted;      REAL time: 11 secs 

Phase  3  : 4992 unrouted;      REAL time: 16 secs 

Phase  4  : 4992 unrouted; (Setup:0, Hold:402, Component Switching Limit:0)     REAL time: 17 secs 

Updating file: kkk.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:390, Component Switching Limit:0)     REAL time: 22 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:390, Component Switching Limit:0)     REAL time: 22 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:390, Component Switching Limit:0)     REAL time: 22 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:390, Component Switching Limit:0)     REAL time: 22 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 
Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 16 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz |  BUFGMUX_X2Y3| No   |  516 |  0.122     |  1.190      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   51 |  0.119     |  1.187      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   18 |  4.783     |  5.669      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     8.138ns|    11.862ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.308ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  pin" 50 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     11.862ns|            0|            0|            0|       203411|
| TS_clock_generator_0_clock_gen|     20.000ns|     11.862ns|          N/A|            0|            0|       203411|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 16 secs 

Peak Memory Usage:  471 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file kkk.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml kkk.twx kkk.ncd kkk.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx4.nph' in environment
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\;F:\xilinx\embeded_development
_kit\14.7\ISE_DS\EDK.
   "kkk" is an NCD, version 3.2, device xc6slx4, package tqg144, speed -3
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-e 3 -xml kkk.twx kkk.ncd kkk.pcf


Design file:              kkk.ncd
Physical constraint file: kkk.pcf
Device,speed:             xc6slx4,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 203411 paths, 0 nets, and 9615 connections

Design statistics:
   Minimum period:  11.862ns (Maximum frequency:  84.303MHz)


Analysis completed Wed Aug 01 03:20:20 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 4 secs 


xflow done!
touch __xps/kkk_routed
xilperl F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/kkk.par
Analyzing implementation/kkk.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut kkk & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd>
with local file
<F:/xilinx/embeded_development_kit/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx4.nph' in environment
F:\xilinx\embeded_development_kit\14.7\ISE_DS\ISE\;F:\xilinx\embeded_development
_kit\14.7\ISE_DS\EDK.
   "kkk" is an NCD, version 3.2, device xc6slx4, package tqg144, speed -3
Opened constraints file kkk.pcf.

Wed Aug 01 03:20:24 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "kkk.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	D:\fpga_project\cpu\17\etc\kkk.filters
Done writing Tab View settings to:
	D:\fpga_project\cpu\17\etc\kkk.gui
