|NES_FPGA
CLOCK_50 => CLOCK_50.IN3
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
LEDG[0] <= nios_system:NIOS.out_port_from_the_output1
LEDG[1] <= nios_system:NIOS.out_port_from_the_output1
LEDG[2] <= nios_system:NIOS.out_port_from_the_output1
LEDG[3] <= nios_system:NIOS.out_port_from_the_output1
LEDG[4] <= nios_system:NIOS.out_port_from_the_output1
LEDG[5] <= nios_system:NIOS.out_port_from_the_output1
LEDG[6] <= nios_system:NIOS.out_port_from_the_output1
LEDG[7] <= nios_system:NIOS.out_port_from_the_output1
LEDG[8] <= <GND>
LEDR[0] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[1] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[2] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[3] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[4] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[5] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[6] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[7] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[8] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[9] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[10] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[11] <= snes_controller:CONTROLLER1.BUTTONS
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => input_one[0].IN1
SW[1] => input_one[1].IN1
SW[2] => input_one[2].IN1
SW[3] => input_one[3].IN1
SW[4] => input_one[4].IN1
SW[5] => input_one[5].IN1
SW[6] => input_one[6].IN1
SW[7] => input_one[7].IN1
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= <GND>
LCD_ON <= <GND>
LCD_RS <= <GND>
LCD_RW <= <GND>
SD_CLK <= nios_system:NIOS.o_SD_clock_from_the_Altera_UP_SD_Card_Avalon_Interface_0
SD_CMD <> nios_system:NIOS.b_SD_cmd_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0
SD_DAT[0] <> nios_system:NIOS.b_SD_dat_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> nios_system:NIOS.b_SD_dat3_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0
SD_WP_N => ~NO_FANOUT~
VGA_B[0] <= color_gen:IMG_GEN.B
VGA_B[1] <= color_gen:IMG_GEN.B
VGA_B[2] <= color_gen:IMG_GEN.B
VGA_B[3] <= color_gen:IMG_GEN.B
VGA_B[4] <= color_gen:IMG_GEN.B
VGA_B[5] <= color_gen:IMG_GEN.B
VGA_B[6] <= color_gen:IMG_GEN.B
VGA_B[7] <= color_gen:IMG_GEN.B
VGA_BLANK_N <= <VCC>
VGA_CLK <= pclock_w.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= color_gen:IMG_GEN.G
VGA_G[1] <= color_gen:IMG_GEN.G
VGA_G[2] <= color_gen:IMG_GEN.G
VGA_G[3] <= color_gen:IMG_GEN.G
VGA_G[4] <= color_gen:IMG_GEN.G
VGA_G[5] <= color_gen:IMG_GEN.G
VGA_G[6] <= color_gen:IMG_GEN.G
VGA_G[7] <= color_gen:IMG_GEN.G
VGA_HS <= vga640x480:VGA.HSYNC
VGA_R[0] <= color_gen:IMG_GEN.R
VGA_R[1] <= color_gen:IMG_GEN.R
VGA_R[2] <= color_gen:IMG_GEN.R
VGA_R[3] <= color_gen:IMG_GEN.R
VGA_R[4] <= color_gen:IMG_GEN.R
VGA_R[5] <= color_gen:IMG_GEN.R
VGA_R[6] <= color_gen:IMG_GEN.R
VGA_R[7] <= color_gen:IMG_GEN.R
VGA_SYNC_N <= <GND>
VGA_VS <= vga640x480:VGA.VSYNC
DRAM_ADDR[0] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[1] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[2] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[3] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[4] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[5] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[6] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[7] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[8] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[9] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[10] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[11] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_ADDR[12] <= nios_system:NIOS.zs_addr_from_the_sdram_0
DRAM_BA[0] <= nios_system:NIOS.zs_ba_from_the_sdram_0
DRAM_BA[1] <= nios_system:NIOS.zs_ba_from_the_sdram_0
DRAM_CAS_N <= nios_system:NIOS.zs_cas_n_from_the_sdram_0
DRAM_CKE <= nios_system:NIOS.zs_cke_from_the_sdram_0
DRAM_CLK <= nios_system:NIOS.clocks_SDRAM_CLK_out
DRAM_CS_N <= nios_system:NIOS.zs_cs_n_from_the_sdram_0
DRAM_DQ[0] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[1] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[2] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[3] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[4] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[5] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[6] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[7] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[8] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[9] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[10] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[11] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[12] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[13] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[14] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[15] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[16] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[17] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[18] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[19] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[20] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[21] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[22] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[23] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[24] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[25] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[26] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[27] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[28] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[29] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[30] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[31] <> nios_system:NIOS.zs_dq_to_and_from_the_sdram_0
DRAM_DQM[0] <= nios_system:NIOS.zs_dqm_from_the_sdram_0
DRAM_DQM[1] <= nios_system:NIOS.zs_dqm_from_the_sdram_0
DRAM_DQM[2] <= nios_system:NIOS.zs_dqm_from_the_sdram_0
DRAM_DQM[3] <= nios_system:NIOS.zs_dqm_from_the_sdram_0
DRAM_RAS_N <= nios_system:NIOS.zs_ras_n_from_the_sdram_0
DRAM_WE_N <= nios_system:NIOS.zs_we_n_from_the_sdram_0
GPIO[0] <> snes_controller:CONTROLLER1.LATCH
GPIO[1] <> snes_controller:CONTROLLER1.DATA
GPIO[2] <> snes_controller:CONTROLLER1.PULSE
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>
FAN_CTRL <> FAN_CTRL


|NES_FPGA|pixel_clock:PCLOCK
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|NES_FPGA|pixel_clock:PCLOCK|altpll:altpll_component
inclk[0] => pixel_clock_altpll:auto_generated.inclk[0]
inclk[1] => pixel_clock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|NES_FPGA|pixel_clock:PCLOCK|altpll:altpll_component|pixel_clock_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|NES_FPGA|vga640x480:VGA
CLK => VCS[0].CLK
CLK => VCS[1].CLK
CLK => VCS[2].CLK
CLK => VCS[3].CLK
CLK => VCS[4].CLK
CLK => VCS[5].CLK
CLK => VCS[6].CLK
CLK => VCS[7].CLK
CLK => VCS[8].CLK
CLK => VCS[9].CLK
CLK => VSenable.CLK
CLK => HCS[0].CLK
CLK => HCS[1].CLK
CLK => HCS[2].CLK
CLK => HCS[3].CLK
CLK => HCS[4].CLK
CLK => HCS[5].CLK
CLK => HCS[6].CLK
CLK => HCS[7].CLK
CLK => HCS[8].CLK
CLK => HCS[9].CLK
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => HCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VCS.OUTPUTSELECT
CLR => VSenable.ENA
HSYNC <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
VSYNC <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
HC[0] <= HCS[0].DB_MAX_OUTPUT_PORT_TYPE
HC[1] <= HCS[1].DB_MAX_OUTPUT_PORT_TYPE
HC[2] <= HCS[2].DB_MAX_OUTPUT_PORT_TYPE
HC[3] <= HCS[3].DB_MAX_OUTPUT_PORT_TYPE
HC[4] <= HCS[4].DB_MAX_OUTPUT_PORT_TYPE
HC[5] <= HCS[5].DB_MAX_OUTPUT_PORT_TYPE
HC[6] <= HCS[6].DB_MAX_OUTPUT_PORT_TYPE
HC[7] <= HCS[7].DB_MAX_OUTPUT_PORT_TYPE
HC[8] <= HCS[8].DB_MAX_OUTPUT_PORT_TYPE
HC[9] <= HCS[9].DB_MAX_OUTPUT_PORT_TYPE
VC[0] <= VCS[0].DB_MAX_OUTPUT_PORT_TYPE
VC[1] <= VCS[1].DB_MAX_OUTPUT_PORT_TYPE
VC[2] <= VCS[2].DB_MAX_OUTPUT_PORT_TYPE
VC[3] <= VCS[3].DB_MAX_OUTPUT_PORT_TYPE
VC[4] <= VCS[4].DB_MAX_OUTPUT_PORT_TYPE
VC[5] <= VCS[5].DB_MAX_OUTPUT_PORT_TYPE
VC[6] <= VCS[6].DB_MAX_OUTPUT_PORT_TYPE
VC[7] <= VCS[7].DB_MAX_OUTPUT_PORT_TYPE
VC[8] <= VCS[8].DB_MAX_OUTPUT_PORT_TYPE
VC[9] <= VCS[9].DB_MAX_OUTPUT_PORT_TYPE
VIDON <= VIDON.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|color_gen:IMG_GEN
VIDON => G.OUTPUTSELECT
VIDON => G.OUTPUTSELECT
VIDON => G.OUTPUTSELECT
VIDON => G.OUTPUTSELECT
VIDON => G.OUTPUTSELECT
VIDON => G.OUTPUTSELECT
VIDON => G.OUTPUTSELECT
VIDON => G.OUTPUTSELECT
VIDON => R.OUTPUTSELECT
VIDON => R.OUTPUTSELECT
VIDON => R.OUTPUTSELECT
VIDON => R.OUTPUTSELECT
VIDON => R.OUTPUTSELECT
VIDON => R.OUTPUTSELECT
VIDON => R.OUTPUTSELECT
VIDON => R.OUTPUTSELECT
VIDON => B.OUTPUTSELECT
VIDON => B.OUTPUTSELECT
VIDON => B.OUTPUTSELECT
VIDON => B.OUTPUTSELECT
VIDON => B.OUTPUTSELECT
VIDON => B.OUTPUTSELECT
VIDON => B.OUTPUTSELECT
VIDON => B.OUTPUTSELECT
HC[0] => R.DATAB
HC[1] => R.DATAB
HC[2] => R.DATAB
HC[3] => R.DATAB
HC[4] => R.DATAB
HC[5] => R.DATAB
HC[6] => R.DATAB
HC[7] => R.DATAB
HC[8] => ~NO_FANOUT~
HC[9] => ~NO_FANOUT~
VC[0] => G.DATAB
VC[0] => B.DATAB
VC[1] => G.DATAB
VC[1] => B.DATAB
VC[2] => G.DATAB
VC[2] => B.DATAB
VC[3] => G.DATAB
VC[3] => B.DATAB
VC[4] => G.DATAB
VC[4] => B.DATAB
VC[5] => G.DATAB
VC[5] => B.DATAB
VC[6] => G.DATAB
VC[6] => B.DATAB
VC[7] => G.DATAB
VC[7] => B.DATAB
VC[8] => ~NO_FANOUT~
VC[9] => ~NO_FANOUT~
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|snes_controller:CONTROLLER1
LATCH <= latch.DB_MAX_OUTPUT_PORT_TYPE
DATA => buttons[11].DATAIN
DATA => buttons[10].DATAIN
DATA => buttons[9].DATAIN
DATA => buttons[8].DATAIN
DATA => buttons[7].DATAIN
DATA => buttons[6].DATAIN
DATA => buttons[5].DATAIN
DATA => buttons[4].DATAIN
DATA => buttons[3].DATAIN
DATA => buttons[2].DATAIN
DATA => buttons[1].DATAIN
DATA => buttons[0].DATAIN
PULSE <= pulse.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => snes_clock.CLK
CLOCK => prescaler[0].CLK
CLOCK => prescaler[1].CLK
CLOCK => prescaler[2].CLK
CLOCK => prescaler[3].CLK
CLOCK => prescaler[4].CLK
CLOCK => prescaler[5].CLK
CLOCK => prescaler[6].CLK
CLOCK => prescaler[7].CLK
CLOCK => prescaler[8].CLK
CLOCK => prescaler[9].CLK
CLOCK => prescaler[10].CLK
CLOCK => prescaler[11].CLK
CLOCK => prescaler[12].CLK
CLOCK => prescaler[13].CLK
CLOCK => prescaler[14].CLK
CLOCK => prescaler[15].CLK
CLOCK => prescaler[16].CLK
CLOCK => prescaler[17].CLK
BUTTONS[0] <= buttons[0].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[1] <= buttons[1].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[2] <= buttons[2].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[3] <= buttons[3].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[4] <= buttons[4].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[5] <= buttons[5].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[6] <= buttons[6].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[7] <= buttons[7].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[8] <= buttons[8].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[9] <= buttons[9].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[10] <= buttons[10].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[11] <= buttons[11].DB_MAX_OUTPUT_PORT_TYPE
BUTTONS[12] <= <GND>


|NES_FPGA|nios_system:NIOS
clk_0 => clk_0.IN20
clocks_SDRAM_CLK_out <= clocks:the_clocks.SDRAM_CLK
clocks_sys_clk_out <= clocks:the_clocks.sys_clk
reset_n => reset_n_sources.IN1
b_SD_cmd_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0 <> Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.b_SD_cmd
b_SD_dat3_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0 <> Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.b_SD_dat3
b_SD_dat_to_and_from_the_Altera_UP_SD_Card_Avalon_Interface_0 <> Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.b_SD_dat
o_SD_clock_from_the_Altera_UP_SD_Card_Avalon_Interface_0 <= Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0.o_SD_clock
in_port_to_the_input1[0] => in_port_to_the_input1[0].IN1
in_port_to_the_input1[1] => in_port_to_the_input1[1].IN1
in_port_to_the_input1[2] => in_port_to_the_input1[2].IN1
in_port_to_the_input1[3] => in_port_to_the_input1[3].IN1
in_port_to_the_input1[4] => in_port_to_the_input1[4].IN1
in_port_to_the_input1[5] => in_port_to_the_input1[5].IN1
in_port_to_the_input1[6] => in_port_to_the_input1[6].IN1
in_port_to_the_input1[7] => in_port_to_the_input1[7].IN1
out_port_from_the_output1[0] <= output1:the_output1.out_port
out_port_from_the_output1[1] <= output1:the_output1.out_port
out_port_from_the_output1[2] <= output1:the_output1.out_port
out_port_from_the_output1[3] <= output1:the_output1.out_port
out_port_from_the_output1[4] <= output1:the_output1.out_port
out_port_from_the_output1[5] <= output1:the_output1.out_port
out_port_from_the_output1[6] <= output1:the_output1.out_port
out_port_from_the_output1[7] <= output1:the_output1.out_port
zs_addr_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[12] <= sdram_0:the_sdram_0.zs_addr
zs_ba_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_ba
zs_ba_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_ba
zs_cas_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cas_n
zs_cke_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cke
zs_cs_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cs_n
zs_dq_to_and_from_the_sdram_0[0] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[1] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[2] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[3] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[4] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[5] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[6] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[7] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[8] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[9] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[10] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[11] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[12] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[13] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[14] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[15] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[16] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[17] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[18] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[19] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[20] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[21] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[22] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[23] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[24] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[25] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[26] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[27] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[28] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[29] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[30] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[31] <> sdram_0:the_sdram_0.zs_dq
zs_dqm_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dqm
zs_dqm_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dqm
zs_dqm_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_dqm
zs_dqm_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_dqm
zs_ras_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_ras_n
zs_we_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_we_n


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[0] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[0].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[1] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[1].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[2] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[2].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[3] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[3].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[4] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[4].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[5] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[5].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[6] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[6].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[7] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[7].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[8] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[8].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[9] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[9].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[10] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[10].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[11] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[11].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[12] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[12].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[13] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[13].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[14] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[14].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[15] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[15].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[16] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[16].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[17] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[17].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[18] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[18].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[19] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[19].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[20] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[20].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[21] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[21].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[22] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[22].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[23] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[23].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[24] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[24].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[25] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[25].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[26] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[26].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[27] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[27].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[28] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[28].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[29] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[29].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[30] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[30].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[31] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[31].DATAIN
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waits_for_read.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waits_for_write.IN1
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest_from_sa.DATAIN
clk => d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[3].DATAIN
cpu_0_data_master_address_to_slave[6] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[4].DATAIN
cpu_0_data_master_address_to_slave[7] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[5].DATAIN
cpu_0_data_master_address_to_slave[8] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[6].DATAIN
cpu_0_data_master_address_to_slave[9] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[7].DATAIN
cpu_0_data_master_address_to_slave[10] => Equal0.IN0
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN16
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN4
cpu_0_data_master_address_to_slave[25] => Equal0.IN3
cpu_0_data_master_address_to_slave[26] => Equal0.IN2
cpu_0_data_master_address_to_slave[27] => Equal0.IN1
cpu_0_data_master_byteenable[0] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable.DATAB
cpu_0_data_master_byteenable[1] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable.DATAB
cpu_0_data_master_byteenable[2] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable.DATAB
cpu_0_data_master_byteenable[3] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable.DATAB
cpu_0_data_master_read => cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN0
cpu_0_data_master_read => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_read.IN1
cpu_0_data_master_read => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.IN1
cpu_0_data_master_write => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_write.IN1
cpu_0_data_master_write => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[31].DATAIN
reset_n => Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_reset_n.DATAIN
reset_n => d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer~reg0.PRESET
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[5] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[6] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_address[7] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[0] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[1] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[2] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable[3] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_chipselect <= cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_read <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_read.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[0] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[1] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[2] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[3] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[4] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[5] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[6] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[7] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[8] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[9] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[10] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[11] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[12] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[13] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[14] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[15] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[16] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[17] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[18] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[19] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[20] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[21] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[22] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[23] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[24] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[25] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[26] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[27] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[28] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[29] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[30] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[31] <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest_from_sa <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_write <= Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_write.DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave <= cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave <= cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave <= <GND>
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave <= cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer <= d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0
i_avalon_chip_select => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_chip_select
i_avalon_address[0] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[0]
i_avalon_address[1] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[1]
i_avalon_address[2] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[2]
i_avalon_address[3] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[3]
i_avalon_address[4] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[4]
i_avalon_address[5] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[5]
i_avalon_address[6] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[6]
i_avalon_address[7] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_address[7]
i_avalon_read => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_read
i_avalon_write => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_write
i_avalon_byteenable[0] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_byteenable[0]
i_avalon_byteenable[1] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_byteenable[1]
i_avalon_byteenable[2] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_byteenable[2]
i_avalon_byteenable[3] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_byteenable[3]
i_avalon_writedata[0] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[0]
i_avalon_writedata[1] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[1]
i_avalon_writedata[2] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[2]
i_avalon_writedata[3] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[3]
i_avalon_writedata[4] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[4]
i_avalon_writedata[5] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[5]
i_avalon_writedata[6] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[6]
i_avalon_writedata[7] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[7]
i_avalon_writedata[8] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[8]
i_avalon_writedata[9] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[9]
i_avalon_writedata[10] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[10]
i_avalon_writedata[11] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[11]
i_avalon_writedata[12] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[12]
i_avalon_writedata[13] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[13]
i_avalon_writedata[14] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[14]
i_avalon_writedata[15] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[15]
i_avalon_writedata[16] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[16]
i_avalon_writedata[17] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[17]
i_avalon_writedata[18] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[18]
i_avalon_writedata[19] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[19]
i_avalon_writedata[20] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[20]
i_avalon_writedata[21] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[21]
i_avalon_writedata[22] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[22]
i_avalon_writedata[23] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[23]
i_avalon_writedata[24] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[24]
i_avalon_writedata[25] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[25]
i_avalon_writedata[26] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[26]
i_avalon_writedata[27] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[27]
i_avalon_writedata[28] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[28]
i_avalon_writedata[29] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[29]
i_avalon_writedata[30] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[30]
i_avalon_writedata[31] => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_avalon_writedata[31]
o_avalon_readdata[0] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[0]
o_avalon_readdata[1] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[1]
o_avalon_readdata[2] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[2]
o_avalon_readdata[3] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[3]
o_avalon_readdata[4] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[4]
o_avalon_readdata[5] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[5]
o_avalon_readdata[6] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[6]
o_avalon_readdata[7] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[7]
o_avalon_readdata[8] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[8]
o_avalon_readdata[9] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[9]
o_avalon_readdata[10] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[10]
o_avalon_readdata[11] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[11]
o_avalon_readdata[12] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[12]
o_avalon_readdata[13] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[13]
o_avalon_readdata[14] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[14]
o_avalon_readdata[15] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[15]
o_avalon_readdata[16] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[16]
o_avalon_readdata[17] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[17]
o_avalon_readdata[18] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[18]
o_avalon_readdata[19] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[19]
o_avalon_readdata[20] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[20]
o_avalon_readdata[21] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[21]
o_avalon_readdata[22] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[22]
o_avalon_readdata[23] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[23]
o_avalon_readdata[24] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[24]
o_avalon_readdata[25] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[25]
o_avalon_readdata[26] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[26]
o_avalon_readdata[27] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[27]
o_avalon_readdata[28] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[28]
o_avalon_readdata[29] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[29]
o_avalon_readdata[30] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[30]
o_avalon_readdata[31] <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_readdata[31]
o_avalon_waitrequest <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_avalon_waitrequest
i_clock => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_clock
i_reset_n => Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.i_reset_n
b_SD_cmd <> Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.b_SD_cmd
b_SD_dat <> Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.b_SD_dat
b_SD_dat3 <> Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.b_SD_dat3
o_SD_clock <= Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0.o_SD_clock


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0
i_clock => Altera_UP_SD_Card_Interface:SD_Card_Port.i_clock
i_clock => argument_reg[0].CLK
i_clock => argument_reg[1].CLK
i_clock => argument_reg[2].CLK
i_clock => argument_reg[3].CLK
i_clock => argument_reg[4].CLK
i_clock => argument_reg[5].CLK
i_clock => argument_reg[6].CLK
i_clock => argument_reg[7].CLK
i_clock => argument_reg[8].CLK
i_clock => argument_reg[9].CLK
i_clock => argument_reg[10].CLK
i_clock => argument_reg[11].CLK
i_clock => argument_reg[12].CLK
i_clock => argument_reg[13].CLK
i_clock => argument_reg[14].CLK
i_clock => argument_reg[15].CLK
i_clock => argument_reg[16].CLK
i_clock => argument_reg[17].CLK
i_clock => argument_reg[18].CLK
i_clock => argument_reg[19].CLK
i_clock => argument_reg[20].CLK
i_clock => argument_reg[21].CLK
i_clock => argument_reg[22].CLK
i_clock => argument_reg[23].CLK
i_clock => argument_reg[24].CLK
i_clock => argument_reg[25].CLK
i_clock => argument_reg[26].CLK
i_clock => argument_reg[27].CLK
i_clock => argument_reg[28].CLK
i_clock => argument_reg[29].CLK
i_clock => argument_reg[30].CLK
i_clock => argument_reg[31].CLK
i_clock => command_ID_reg[0].CLK
i_clock => command_ID_reg[1].CLK
i_clock => command_ID_reg[2].CLK
i_clock => command_ID_reg[3].CLK
i_clock => command_ID_reg[4].CLK
i_clock => command_ID_reg[5].CLK
i_clock => auxiliary_status_reg[0].CLK
i_clock => auxiliary_status_reg[1].CLK
i_clock => auxiliary_status_reg[2].CLK
i_clock => auxiliary_status_reg[3].CLK
i_clock => auxiliary_status_reg[4].CLK
i_clock => auxiliary_status_reg[5].CLK
i_clock => avalon_byteenable[0].CLK
i_clock => avalon_byteenable[1].CLK
i_clock => avalon_byteenable[2].CLK
i_clock => avalon_byteenable[3].CLK
i_clock => buffer_data_in_reg[0].CLK
i_clock => buffer_data_in_reg[1].CLK
i_clock => buffer_data_in_reg[2].CLK
i_clock => buffer_data_in_reg[3].CLK
i_clock => buffer_data_in_reg[4].CLK
i_clock => buffer_data_in_reg[5].CLK
i_clock => buffer_data_in_reg[6].CLK
i_clock => buffer_data_in_reg[7].CLK
i_clock => buffer_data_in_reg[8].CLK
i_clock => buffer_data_in_reg[9].CLK
i_clock => buffer_data_in_reg[10].CLK
i_clock => buffer_data_in_reg[11].CLK
i_clock => buffer_data_in_reg[12].CLK
i_clock => buffer_data_in_reg[13].CLK
i_clock => buffer_data_in_reg[14].CLK
i_clock => buffer_data_in_reg[15].CLK
i_clock => buffer_data_in_reg[16].CLK
i_clock => buffer_data_in_reg[17].CLK
i_clock => buffer_data_in_reg[18].CLK
i_clock => buffer_data_in_reg[19].CLK
i_clock => buffer_data_in_reg[20].CLK
i_clock => buffer_data_in_reg[21].CLK
i_clock => buffer_data_in_reg[22].CLK
i_clock => buffer_data_in_reg[23].CLK
i_clock => buffer_data_in_reg[24].CLK
i_clock => buffer_data_in_reg[25].CLK
i_clock => buffer_data_in_reg[26].CLK
i_clock => buffer_data_in_reg[27].CLK
i_clock => buffer_data_in_reg[28].CLK
i_clock => buffer_data_in_reg[29].CLK
i_clock => buffer_data_in_reg[30].CLK
i_clock => buffer_data_in_reg[31].CLK
i_clock => buffer_data_out_reg[0].CLK
i_clock => buffer_data_out_reg[1].CLK
i_clock => buffer_data_out_reg[2].CLK
i_clock => buffer_data_out_reg[3].CLK
i_clock => buffer_data_out_reg[4].CLK
i_clock => buffer_data_out_reg[5].CLK
i_clock => buffer_data_out_reg[6].CLK
i_clock => buffer_data_out_reg[7].CLK
i_clock => buffer_data_out_reg[8].CLK
i_clock => buffer_data_out_reg[9].CLK
i_clock => buffer_data_out_reg[10].CLK
i_clock => buffer_data_out_reg[11].CLK
i_clock => buffer_data_out_reg[12].CLK
i_clock => buffer_data_out_reg[13].CLK
i_clock => buffer_data_out_reg[14].CLK
i_clock => buffer_data_out_reg[15].CLK
i_clock => buffer_data_out_reg[16].CLK
i_clock => buffer_data_out_reg[17].CLK
i_clock => buffer_data_out_reg[18].CLK
i_clock => buffer_data_out_reg[19].CLK
i_clock => buffer_data_out_reg[20].CLK
i_clock => buffer_data_out_reg[21].CLK
i_clock => buffer_data_out_reg[22].CLK
i_clock => buffer_data_out_reg[23].CLK
i_clock => buffer_data_out_reg[24].CLK
i_clock => buffer_data_out_reg[25].CLK
i_clock => buffer_data_out_reg[26].CLK
i_clock => buffer_data_out_reg[27].CLK
i_clock => buffer_data_out_reg[28].CLK
i_clock => buffer_data_out_reg[29].CLK
i_clock => buffer_data_out_reg[30].CLK
i_clock => buffer_data_out_reg[31].CLK
i_clock => avalon_address[0].CLK
i_clock => avalon_address[1].CLK
i_clock => avalon_address[2].CLK
i_clock => avalon_address[3].CLK
i_clock => avalon_address[4].CLK
i_clock => avalon_address[5].CLK
i_clock => avalon_address[6].CLK
i_clock => current_cmd_state~1.DATAIN
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_Card_Interface:SD_Card_Port.i_reset_n
i_reset_n => avalon_byteenable[0].ACLR
i_reset_n => avalon_byteenable[1].ACLR
i_reset_n => avalon_byteenable[2].ACLR
i_reset_n => avalon_byteenable[3].ACLR
i_reset_n => buffer_data_in_reg[0].ACLR
i_reset_n => buffer_data_in_reg[1].ACLR
i_reset_n => buffer_data_in_reg[2].ACLR
i_reset_n => buffer_data_in_reg[3].ACLR
i_reset_n => buffer_data_in_reg[4].ACLR
i_reset_n => buffer_data_in_reg[5].ACLR
i_reset_n => buffer_data_in_reg[6].ACLR
i_reset_n => buffer_data_in_reg[7].ACLR
i_reset_n => buffer_data_in_reg[8].ACLR
i_reset_n => buffer_data_in_reg[9].ACLR
i_reset_n => buffer_data_in_reg[10].ACLR
i_reset_n => buffer_data_in_reg[11].ACLR
i_reset_n => buffer_data_in_reg[12].ACLR
i_reset_n => buffer_data_in_reg[13].ACLR
i_reset_n => buffer_data_in_reg[14].ACLR
i_reset_n => buffer_data_in_reg[15].ACLR
i_reset_n => buffer_data_in_reg[16].ACLR
i_reset_n => buffer_data_in_reg[17].ACLR
i_reset_n => buffer_data_in_reg[18].ACLR
i_reset_n => buffer_data_in_reg[19].ACLR
i_reset_n => buffer_data_in_reg[20].ACLR
i_reset_n => buffer_data_in_reg[21].ACLR
i_reset_n => buffer_data_in_reg[22].ACLR
i_reset_n => buffer_data_in_reg[23].ACLR
i_reset_n => buffer_data_in_reg[24].ACLR
i_reset_n => buffer_data_in_reg[25].ACLR
i_reset_n => buffer_data_in_reg[26].ACLR
i_reset_n => buffer_data_in_reg[27].ACLR
i_reset_n => buffer_data_in_reg[28].ACLR
i_reset_n => buffer_data_in_reg[29].ACLR
i_reset_n => buffer_data_in_reg[30].ACLR
i_reset_n => buffer_data_in_reg[31].ACLR
i_reset_n => buffer_data_out_reg[0].ACLR
i_reset_n => buffer_data_out_reg[1].ACLR
i_reset_n => buffer_data_out_reg[2].ACLR
i_reset_n => buffer_data_out_reg[3].ACLR
i_reset_n => buffer_data_out_reg[4].ACLR
i_reset_n => buffer_data_out_reg[5].ACLR
i_reset_n => buffer_data_out_reg[6].ACLR
i_reset_n => buffer_data_out_reg[7].ACLR
i_reset_n => buffer_data_out_reg[8].ACLR
i_reset_n => buffer_data_out_reg[9].ACLR
i_reset_n => buffer_data_out_reg[10].ACLR
i_reset_n => buffer_data_out_reg[11].ACLR
i_reset_n => buffer_data_out_reg[12].ACLR
i_reset_n => buffer_data_out_reg[13].ACLR
i_reset_n => buffer_data_out_reg[14].ACLR
i_reset_n => buffer_data_out_reg[15].ACLR
i_reset_n => buffer_data_out_reg[16].ACLR
i_reset_n => buffer_data_out_reg[17].ACLR
i_reset_n => buffer_data_out_reg[18].ACLR
i_reset_n => buffer_data_out_reg[19].ACLR
i_reset_n => buffer_data_out_reg[20].ACLR
i_reset_n => buffer_data_out_reg[21].ACLR
i_reset_n => buffer_data_out_reg[22].ACLR
i_reset_n => buffer_data_out_reg[23].ACLR
i_reset_n => buffer_data_out_reg[24].ACLR
i_reset_n => buffer_data_out_reg[25].ACLR
i_reset_n => buffer_data_out_reg[26].ACLR
i_reset_n => buffer_data_out_reg[27].ACLR
i_reset_n => buffer_data_out_reg[28].ACLR
i_reset_n => buffer_data_out_reg[29].ACLR
i_reset_n => buffer_data_out_reg[30].ACLR
i_reset_n => buffer_data_out_reg[31].ACLR
i_reset_n => avalon_address[0].ACLR
i_reset_n => avalon_address[1].ACLR
i_reset_n => avalon_address[2].ACLR
i_reset_n => avalon_address[3].ACLR
i_reset_n => avalon_address[4].ACLR
i_reset_n => avalon_address[5].ACLR
i_reset_n => avalon_address[6].ACLR
i_reset_n => command_ID_reg[0].ACLR
i_reset_n => command_ID_reg[1].ACLR
i_reset_n => command_ID_reg[2].ACLR
i_reset_n => command_ID_reg[3].ACLR
i_reset_n => command_ID_reg[4].ACLR
i_reset_n => command_ID_reg[5].ACLR
i_reset_n => auxiliary_status_reg[0].ACLR
i_reset_n => auxiliary_status_reg[1].ACLR
i_reset_n => auxiliary_status_reg[2].ACLR
i_reset_n => auxiliary_status_reg[3].ACLR
i_reset_n => auxiliary_status_reg[4].ACLR
i_reset_n => auxiliary_status_reg[5].ACLR
i_reset_n => argument_reg[0].ACLR
i_reset_n => argument_reg[1].ACLR
i_reset_n => argument_reg[2].ACLR
i_reset_n => argument_reg[3].ACLR
i_reset_n => argument_reg[4].ACLR
i_reset_n => argument_reg[5].ACLR
i_reset_n => argument_reg[6].ACLR
i_reset_n => argument_reg[7].ACLR
i_reset_n => argument_reg[8].ACLR
i_reset_n => argument_reg[9].ACLR
i_reset_n => argument_reg[10].ACLR
i_reset_n => argument_reg[11].ACLR
i_reset_n => argument_reg[12].ACLR
i_reset_n => argument_reg[13].ACLR
i_reset_n => argument_reg[14].ACLR
i_reset_n => argument_reg[15].ACLR
i_reset_n => argument_reg[16].ACLR
i_reset_n => argument_reg[17].ACLR
i_reset_n => argument_reg[18].ACLR
i_reset_n => argument_reg[19].ACLR
i_reset_n => argument_reg[20].ACLR
i_reset_n => argument_reg[21].ACLR
i_reset_n => argument_reg[22].ACLR
i_reset_n => argument_reg[23].ACLR
i_reset_n => argument_reg[24].ACLR
i_reset_n => argument_reg[25].ACLR
i_reset_n => argument_reg[26].ACLR
i_reset_n => argument_reg[27].ACLR
i_reset_n => argument_reg[28].ACLR
i_reset_n => argument_reg[29].ACLR
i_reset_n => argument_reg[30].ACLR
i_reset_n => argument_reg[31].ACLR
i_reset_n => current_cmd_state~3.DATAIN
i_reset_n => current_state~3.DATAIN
i_avalon_address[0] => Equal4.IN15
i_avalon_address[0] => Equal5.IN15
i_avalon_address[0] => Equal6.IN15
i_avalon_address[0] => Equal7.IN15
i_avalon_address[0] => Equal8.IN15
i_avalon_address[0] => Equal9.IN15
i_avalon_address[0] => Equal10.IN15
i_avalon_address[0] => Equal11.IN15
i_avalon_address[0] => Equal12.IN15
i_avalon_address[0] => Equal13.IN15
i_avalon_address[0] => Equal14.IN15
i_avalon_address[0] => Equal15.IN15
i_avalon_address[0] => Equal16.IN15
i_avalon_address[0] => Equal17.IN15
i_avalon_address[0] => avalon_address[0].DATAIN
i_avalon_address[1] => Equal4.IN14
i_avalon_address[1] => Equal5.IN14
i_avalon_address[1] => Equal6.IN14
i_avalon_address[1] => Equal7.IN14
i_avalon_address[1] => Equal8.IN14
i_avalon_address[1] => Equal9.IN14
i_avalon_address[1] => Equal10.IN14
i_avalon_address[1] => Equal11.IN14
i_avalon_address[1] => Equal12.IN14
i_avalon_address[1] => Equal13.IN14
i_avalon_address[1] => Equal14.IN14
i_avalon_address[1] => Equal15.IN14
i_avalon_address[1] => Equal16.IN14
i_avalon_address[1] => Equal17.IN14
i_avalon_address[1] => avalon_address[1].DATAIN
i_avalon_address[2] => Equal4.IN13
i_avalon_address[2] => Equal5.IN13
i_avalon_address[2] => Equal6.IN13
i_avalon_address[2] => Equal7.IN13
i_avalon_address[2] => Equal8.IN13
i_avalon_address[2] => Equal9.IN13
i_avalon_address[2] => Equal10.IN13
i_avalon_address[2] => Equal11.IN13
i_avalon_address[2] => Equal12.IN13
i_avalon_address[2] => Equal13.IN13
i_avalon_address[2] => Equal14.IN13
i_avalon_address[2] => Equal15.IN13
i_avalon_address[2] => Equal16.IN13
i_avalon_address[2] => Equal17.IN13
i_avalon_address[2] => avalon_address[2].DATAIN
i_avalon_address[3] => Equal4.IN12
i_avalon_address[3] => Equal5.IN12
i_avalon_address[3] => Equal6.IN12
i_avalon_address[3] => Equal7.IN12
i_avalon_address[3] => Equal8.IN12
i_avalon_address[3] => Equal9.IN12
i_avalon_address[3] => Equal10.IN12
i_avalon_address[3] => Equal11.IN12
i_avalon_address[3] => Equal12.IN12
i_avalon_address[3] => Equal13.IN12
i_avalon_address[3] => Equal14.IN12
i_avalon_address[3] => Equal15.IN12
i_avalon_address[3] => Equal16.IN12
i_avalon_address[3] => Equal17.IN12
i_avalon_address[3] => avalon_address[3].DATAIN
i_avalon_address[4] => Equal4.IN11
i_avalon_address[4] => Equal5.IN11
i_avalon_address[4] => Equal6.IN11
i_avalon_address[4] => Equal7.IN11
i_avalon_address[4] => Equal8.IN11
i_avalon_address[4] => Equal9.IN11
i_avalon_address[4] => Equal10.IN11
i_avalon_address[4] => Equal11.IN11
i_avalon_address[4] => Equal12.IN11
i_avalon_address[4] => Equal13.IN11
i_avalon_address[4] => Equal14.IN11
i_avalon_address[4] => Equal15.IN11
i_avalon_address[4] => Equal16.IN11
i_avalon_address[4] => Equal17.IN11
i_avalon_address[4] => avalon_address[4].DATAIN
i_avalon_address[5] => Equal4.IN10
i_avalon_address[5] => Equal5.IN10
i_avalon_address[5] => Equal6.IN10
i_avalon_address[5] => Equal7.IN10
i_avalon_address[5] => Equal8.IN10
i_avalon_address[5] => Equal9.IN10
i_avalon_address[5] => Equal10.IN10
i_avalon_address[5] => Equal11.IN10
i_avalon_address[5] => Equal12.IN10
i_avalon_address[5] => Equal13.IN10
i_avalon_address[5] => Equal14.IN10
i_avalon_address[5] => Equal15.IN10
i_avalon_address[5] => Equal16.IN10
i_avalon_address[5] => Equal17.IN10
i_avalon_address[5] => avalon_address[5].DATAIN
i_avalon_address[6] => Equal4.IN9
i_avalon_address[6] => Equal5.IN9
i_avalon_address[6] => Equal6.IN9
i_avalon_address[6] => Equal7.IN9
i_avalon_address[6] => Equal8.IN9
i_avalon_address[6] => Equal9.IN9
i_avalon_address[6] => Equal10.IN9
i_avalon_address[6] => Equal11.IN9
i_avalon_address[6] => Equal12.IN9
i_avalon_address[6] => Equal13.IN9
i_avalon_address[6] => Equal14.IN9
i_avalon_address[6] => Equal15.IN9
i_avalon_address[6] => Equal16.IN9
i_avalon_address[6] => Equal17.IN9
i_avalon_address[6] => avalon_address[6].DATAIN
i_avalon_address[7] => Equal4.IN8
i_avalon_address[7] => Equal5.IN8
i_avalon_address[7] => Equal6.IN8
i_avalon_address[7] => Equal7.IN8
i_avalon_address[7] => Equal8.IN8
i_avalon_address[7] => Equal9.IN8
i_avalon_address[7] => Equal10.IN8
i_avalon_address[7] => Equal11.IN8
i_avalon_address[7] => Equal12.IN8
i_avalon_address[7] => Equal13.IN8
i_avalon_address[7] => Equal14.IN8
i_avalon_address[7] => Equal15.IN8
i_avalon_address[7] => Equal16.IN8
i_avalon_address[7] => Equal17.IN8
i_avalon_address[7] => read_buffer_request.IN0
i_avalon_chip_select => read_buffer_request.IN1
i_avalon_chip_select => command_ready.IN0
i_avalon_read => read_buffer_request.IN1
i_avalon_write => write_buffer_request.IN1
i_avalon_write => command_ready.IN1
i_avalon_byteenable[0] => state_transitions_buffer.IN0
i_avalon_byteenable[0] => state_transitions_buffer.IN0
i_avalon_byteenable[0] => avalon_byteenable[0].DATAIN
i_avalon_byteenable[1] => state_transitions_buffer.IN1
i_avalon_byteenable[1] => state_transitions_buffer.IN1
i_avalon_byteenable[1] => avalon_byteenable[1].DATAIN
i_avalon_byteenable[2] => state_transitions_buffer.IN0
i_avalon_byteenable[2] => state_transitions_buffer.IN0
i_avalon_byteenable[2] => avalon_byteenable[2].DATAIN
i_avalon_byteenable[3] => state_transitions_buffer.IN1
i_avalon_byteenable[3] => state_transitions_buffer.IN1
i_avalon_byteenable[3] => avalon_byteenable[3].DATAIN
i_avalon_writedata[0] => argument_reg.DATAB
i_avalon_writedata[0] => buffer_data_in_reg[0].DATAIN
i_avalon_writedata[0] => command_ID_reg[0].DATAIN
i_avalon_writedata[1] => argument_reg.DATAB
i_avalon_writedata[1] => buffer_data_in_reg[1].DATAIN
i_avalon_writedata[1] => command_ID_reg[1].DATAIN
i_avalon_writedata[2] => argument_reg.DATAB
i_avalon_writedata[2] => buffer_data_in_reg[2].DATAIN
i_avalon_writedata[2] => command_ID_reg[2].DATAIN
i_avalon_writedata[3] => argument_reg.DATAB
i_avalon_writedata[3] => buffer_data_in_reg[3].DATAIN
i_avalon_writedata[3] => command_ID_reg[3].DATAIN
i_avalon_writedata[4] => argument_reg.DATAB
i_avalon_writedata[4] => buffer_data_in_reg[4].DATAIN
i_avalon_writedata[4] => command_ID_reg[4].DATAIN
i_avalon_writedata[5] => argument_reg.DATAB
i_avalon_writedata[5] => buffer_data_in_reg[5].DATAIN
i_avalon_writedata[5] => command_ID_reg[5].DATAIN
i_avalon_writedata[6] => argument_regs_processing.IN1
i_avalon_writedata[6] => argument_reg.DATAB
i_avalon_writedata[6] => buffer_data_in_reg[6].DATAIN
i_avalon_writedata[7] => argument_reg.DATAB
i_avalon_writedata[7] => buffer_data_in_reg[7].DATAIN
i_avalon_writedata[8] => argument_reg.DATAB
i_avalon_writedata[8] => buffer_data_in_reg[8].DATAIN
i_avalon_writedata[9] => argument_reg.DATAB
i_avalon_writedata[9] => buffer_data_in_reg[9].DATAIN
i_avalon_writedata[10] => argument_reg.DATAB
i_avalon_writedata[10] => buffer_data_in_reg[10].DATAIN
i_avalon_writedata[11] => argument_reg.DATAB
i_avalon_writedata[11] => buffer_data_in_reg[11].DATAIN
i_avalon_writedata[12] => argument_reg.DATAB
i_avalon_writedata[12] => buffer_data_in_reg[12].DATAIN
i_avalon_writedata[13] => argument_reg.DATAB
i_avalon_writedata[13] => buffer_data_in_reg[13].DATAIN
i_avalon_writedata[14] => argument_reg.DATAB
i_avalon_writedata[14] => buffer_data_in_reg[14].DATAIN
i_avalon_writedata[15] => argument_reg.DATAB
i_avalon_writedata[15] => buffer_data_in_reg[15].DATAIN
i_avalon_writedata[16] => argument_reg.DATAB
i_avalon_writedata[16] => buffer_data_in_reg[16].DATAIN
i_avalon_writedata[17] => argument_reg.DATAB
i_avalon_writedata[17] => buffer_data_in_reg[17].DATAIN
i_avalon_writedata[18] => argument_reg.DATAB
i_avalon_writedata[18] => buffer_data_in_reg[18].DATAIN
i_avalon_writedata[19] => argument_reg.DATAB
i_avalon_writedata[19] => buffer_data_in_reg[19].DATAIN
i_avalon_writedata[20] => argument_reg.DATAB
i_avalon_writedata[20] => buffer_data_in_reg[20].DATAIN
i_avalon_writedata[21] => argument_reg.DATAB
i_avalon_writedata[21] => buffer_data_in_reg[21].DATAIN
i_avalon_writedata[22] => argument_reg.DATAB
i_avalon_writedata[22] => buffer_data_in_reg[22].DATAIN
i_avalon_writedata[23] => argument_reg.DATAB
i_avalon_writedata[23] => buffer_data_in_reg[23].DATAIN
i_avalon_writedata[24] => argument_reg.DATAB
i_avalon_writedata[24] => buffer_data_in_reg[24].DATAIN
i_avalon_writedata[25] => argument_reg.DATAB
i_avalon_writedata[25] => buffer_data_in_reg[25].DATAIN
i_avalon_writedata[26] => argument_reg.DATAB
i_avalon_writedata[26] => buffer_data_in_reg[26].DATAIN
i_avalon_writedata[27] => argument_reg.DATAB
i_avalon_writedata[27] => buffer_data_in_reg[27].DATAIN
i_avalon_writedata[28] => argument_reg.DATAB
i_avalon_writedata[28] => buffer_data_in_reg[28].DATAIN
i_avalon_writedata[29] => argument_reg.DATAB
i_avalon_writedata[29] => buffer_data_in_reg[29].DATAIN
i_avalon_writedata[30] => argument_reg.DATAB
i_avalon_writedata[30] => buffer_data_in_reg[30].DATAIN
i_avalon_writedata[31] => argument_reg.DATAB
i_avalon_writedata[31] => buffer_data_in_reg[31].DATAIN
o_avalon_readdata[0] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[1] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[2] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[3] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[4] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[5] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[6] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[7] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[8] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[9] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[10] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[11] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[12] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[13] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[14] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[15] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[16] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[17] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[18] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[19] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[20] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[21] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[22] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[23] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[24] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[25] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[26] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[27] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[28] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[29] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[30] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[31] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_waitrequest <= o_avalon_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
b_SD_cmd <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_cmd
b_SD_dat <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_dat
b_SD_dat3 <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_dat3
o_SD_clock <= Altera_UP_SD_Card_Interface:SD_Card_Port.o_SD_clock


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port
i_clock => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_clock
i_clock => o_buffer_data_out[0]~reg0.CLK
i_clock => o_buffer_data_out[1]~reg0.CLK
i_clock => o_buffer_data_out[2]~reg0.CLK
i_clock => o_buffer_data_out[3]~reg0.CLK
i_clock => o_buffer_data_out[4]~reg0.CLK
i_clock => o_buffer_data_out[5]~reg0.CLK
i_clock => o_buffer_data_out[6]~reg0.CLK
i_clock => o_buffer_data_out[7]~reg0.CLK
i_clock => o_buffer_data_out[8]~reg0.CLK
i_clock => o_buffer_data_out[9]~reg0.CLK
i_clock => o_buffer_data_out[10]~reg0.CLK
i_clock => o_buffer_data_out[11]~reg0.CLK
i_clock => o_buffer_data_out[12]~reg0.CLK
i_clock => o_buffer_data_out[13]~reg0.CLK
i_clock => o_buffer_data_out[14]~reg0.CLK
i_clock => o_buffer_data_out[15]~reg0.CLK
i_clock => SD_REG_status_register_valid.CLK
i_clock => SD_REG_response_R1[0].CLK
i_clock => SD_REG_response_R1[1].CLK
i_clock => SD_REG_response_R1[2].CLK
i_clock => SD_REG_response_R1[3].CLK
i_clock => SD_REG_response_R1[4].CLK
i_clock => SD_REG_response_R1[5].CLK
i_clock => SD_REG_response_R1[6].CLK
i_clock => SD_REG_response_R1[7].CLK
i_clock => SD_REG_response_R1[8].CLK
i_clock => SD_REG_response_R1[9].CLK
i_clock => SD_REG_response_R1[10].CLK
i_clock => SD_REG_response_R1[11].CLK
i_clock => SD_REG_response_R1[12].CLK
i_clock => SD_REG_response_R1[13].CLK
i_clock => SD_REG_response_R1[14].CLK
i_clock => SD_REG_response_R1[15].CLK
i_clock => SD_REG_response_R1[16].CLK
i_clock => SD_REG_response_R1[17].CLK
i_clock => SD_REG_response_R1[18].CLK
i_clock => SD_REG_response_R1[19].CLK
i_clock => SD_REG_response_R1[20].CLK
i_clock => SD_REG_response_R1[21].CLK
i_clock => SD_REG_response_R1[22].CLK
i_clock => SD_REG_response_R1[23].CLK
i_clock => SD_REG_response_R1[24].CLK
i_clock => SD_REG_response_R1[25].CLK
i_clock => SD_REG_response_R1[26].CLK
i_clock => SD_REG_response_R1[27].CLK
i_clock => SD_REG_response_R1[28].CLK
i_clock => SD_REG_response_R1[29].CLK
i_clock => SD_REG_response_R1[30].CLK
i_clock => SD_REG_response_R1[31].CLK
i_clock => SD_REG_status_register[0].CLK
i_clock => SD_REG_status_register[1].CLK
i_clock => SD_REG_status_register[2].CLK
i_clock => SD_REG_status_register[3].CLK
i_clock => SD_REG_status_register[4].CLK
i_clock => SD_REG_status_register[5].CLK
i_clock => SD_REG_status_register[6].CLK
i_clock => SD_REG_status_register[7].CLK
i_clock => SD_REG_status_register[8].CLK
i_clock => SD_REG_status_register[9].CLK
i_clock => SD_REG_status_register[10].CLK
i_clock => SD_REG_status_register[11].CLK
i_clock => SD_REG_status_register[12].CLK
i_clock => SD_REG_status_register[13].CLK
i_clock => SD_REG_status_register[14].CLK
i_clock => SD_REG_status_register[15].CLK
i_clock => SD_REG_status_register[16].CLK
i_clock => SD_REG_status_register[17].CLK
i_clock => SD_REG_status_register[18].CLK
i_clock => SD_REG_status_register[19].CLK
i_clock => SD_REG_status_register[20].CLK
i_clock => SD_REG_status_register[21].CLK
i_clock => SD_REG_status_register[22].CLK
i_clock => SD_REG_status_register[23].CLK
i_clock => SD_REG_status_register[24].CLK
i_clock => SD_REG_status_register[25].CLK
i_clock => SD_REG_status_register[26].CLK
i_clock => SD_REG_status_register[27].CLK
i_clock => SD_REG_status_register[28].CLK
i_clock => SD_REG_status_register[29].CLK
i_clock => SD_REG_status_register[30].CLK
i_clock => SD_REG_status_register[31].CLK
i_clock => SD_REG_card_specific_data[0].CLK
i_clock => SD_REG_card_specific_data[1].CLK
i_clock => SD_REG_card_specific_data[2].CLK
i_clock => SD_REG_card_specific_data[3].CLK
i_clock => SD_REG_card_specific_data[4].CLK
i_clock => SD_REG_card_specific_data[5].CLK
i_clock => SD_REG_card_specific_data[6].CLK
i_clock => SD_REG_card_specific_data[7].CLK
i_clock => SD_REG_card_specific_data[8].CLK
i_clock => SD_REG_card_specific_data[9].CLK
i_clock => SD_REG_card_specific_data[10].CLK
i_clock => SD_REG_card_specific_data[11].CLK
i_clock => SD_REG_card_specific_data[12].CLK
i_clock => SD_REG_card_specific_data[13].CLK
i_clock => SD_REG_card_specific_data[14].CLK
i_clock => SD_REG_card_specific_data[15].CLK
i_clock => SD_REG_card_specific_data[16].CLK
i_clock => SD_REG_card_specific_data[17].CLK
i_clock => SD_REG_card_specific_data[18].CLK
i_clock => SD_REG_card_specific_data[19].CLK
i_clock => SD_REG_card_specific_data[20].CLK
i_clock => SD_REG_card_specific_data[21].CLK
i_clock => SD_REG_card_specific_data[22].CLK
i_clock => SD_REG_card_specific_data[23].CLK
i_clock => SD_REG_card_specific_data[24].CLK
i_clock => SD_REG_card_specific_data[25].CLK
i_clock => SD_REG_card_specific_data[26].CLK
i_clock => SD_REG_card_specific_data[27].CLK
i_clock => SD_REG_card_specific_data[28].CLK
i_clock => SD_REG_card_specific_data[29].CLK
i_clock => SD_REG_card_specific_data[30].CLK
i_clock => SD_REG_card_specific_data[31].CLK
i_clock => SD_REG_card_specific_data[32].CLK
i_clock => SD_REG_card_specific_data[33].CLK
i_clock => SD_REG_card_specific_data[34].CLK
i_clock => SD_REG_card_specific_data[35].CLK
i_clock => SD_REG_card_specific_data[36].CLK
i_clock => SD_REG_card_specific_data[37].CLK
i_clock => SD_REG_card_specific_data[38].CLK
i_clock => SD_REG_card_specific_data[39].CLK
i_clock => SD_REG_card_specific_data[40].CLK
i_clock => SD_REG_card_specific_data[41].CLK
i_clock => SD_REG_card_specific_data[42].CLK
i_clock => SD_REG_card_specific_data[43].CLK
i_clock => SD_REG_card_specific_data[44].CLK
i_clock => SD_REG_card_specific_data[45].CLK
i_clock => SD_REG_card_specific_data[46].CLK
i_clock => SD_REG_card_specific_data[47].CLK
i_clock => SD_REG_card_specific_data[48].CLK
i_clock => SD_REG_card_specific_data[49].CLK
i_clock => SD_REG_card_specific_data[50].CLK
i_clock => SD_REG_card_specific_data[51].CLK
i_clock => SD_REG_card_specific_data[52].CLK
i_clock => SD_REG_card_specific_data[53].CLK
i_clock => SD_REG_card_specific_data[54].CLK
i_clock => SD_REG_card_specific_data[55].CLK
i_clock => SD_REG_card_specific_data[56].CLK
i_clock => SD_REG_card_specific_data[57].CLK
i_clock => SD_REG_card_specific_data[58].CLK
i_clock => SD_REG_card_specific_data[59].CLK
i_clock => SD_REG_card_specific_data[60].CLK
i_clock => SD_REG_card_specific_data[61].CLK
i_clock => SD_REG_card_specific_data[62].CLK
i_clock => SD_REG_card_specific_data[63].CLK
i_clock => SD_REG_card_specific_data[64].CLK
i_clock => SD_REG_card_specific_data[65].CLK
i_clock => SD_REG_card_specific_data[66].CLK
i_clock => SD_REG_card_specific_data[67].CLK
i_clock => SD_REG_card_specific_data[68].CLK
i_clock => SD_REG_card_specific_data[69].CLK
i_clock => SD_REG_card_specific_data[70].CLK
i_clock => SD_REG_card_specific_data[71].CLK
i_clock => SD_REG_card_specific_data[72].CLK
i_clock => SD_REG_card_specific_data[73].CLK
i_clock => SD_REG_card_specific_data[74].CLK
i_clock => SD_REG_card_specific_data[75].CLK
i_clock => SD_REG_card_specific_data[76].CLK
i_clock => SD_REG_card_specific_data[77].CLK
i_clock => SD_REG_card_specific_data[78].CLK
i_clock => SD_REG_card_specific_data[79].CLK
i_clock => SD_REG_card_specific_data[80].CLK
i_clock => SD_REG_card_specific_data[81].CLK
i_clock => SD_REG_card_specific_data[82].CLK
i_clock => SD_REG_card_specific_data[83].CLK
i_clock => SD_REG_card_specific_data[84].CLK
i_clock => SD_REG_card_specific_data[85].CLK
i_clock => SD_REG_card_specific_data[86].CLK
i_clock => SD_REG_card_specific_data[87].CLK
i_clock => SD_REG_card_specific_data[88].CLK
i_clock => SD_REG_card_specific_data[89].CLK
i_clock => SD_REG_card_specific_data[90].CLK
i_clock => SD_REG_card_specific_data[91].CLK
i_clock => SD_REG_card_specific_data[92].CLK
i_clock => SD_REG_card_specific_data[93].CLK
i_clock => SD_REG_card_specific_data[94].CLK
i_clock => SD_REG_card_specific_data[95].CLK
i_clock => SD_REG_card_specific_data[96].CLK
i_clock => SD_REG_card_specific_data[97].CLK
i_clock => SD_REG_card_specific_data[98].CLK
i_clock => SD_REG_card_specific_data[99].CLK
i_clock => SD_REG_card_specific_data[100].CLK
i_clock => SD_REG_card_specific_data[101].CLK
i_clock => SD_REG_card_specific_data[102].CLK
i_clock => SD_REG_card_specific_data[103].CLK
i_clock => SD_REG_card_specific_data[104].CLK
i_clock => SD_REG_card_specific_data[105].CLK
i_clock => SD_REG_card_specific_data[106].CLK
i_clock => SD_REG_card_specific_data[107].CLK
i_clock => SD_REG_card_specific_data[108].CLK
i_clock => SD_REG_card_specific_data[109].CLK
i_clock => SD_REG_card_specific_data[110].CLK
i_clock => SD_REG_card_specific_data[111].CLK
i_clock => SD_REG_card_specific_data[112].CLK
i_clock => SD_REG_card_specific_data[113].CLK
i_clock => SD_REG_card_specific_data[114].CLK
i_clock => SD_REG_card_specific_data[115].CLK
i_clock => SD_REG_card_specific_data[116].CLK
i_clock => SD_REG_card_specific_data[117].CLK
i_clock => SD_REG_card_specific_data[118].CLK
i_clock => SD_REG_card_specific_data[119].CLK
i_clock => SD_REG_card_specific_data[120].CLK
i_clock => SD_REG_card_specific_data[121].CLK
i_clock => SD_REG_card_specific_data[122].CLK
i_clock => SD_REG_card_specific_data[123].CLK
i_clock => SD_REG_card_specific_data[124].CLK
i_clock => SD_REG_card_specific_data[125].CLK
i_clock => SD_REG_card_specific_data[126].CLK
i_clock => SD_REG_card_specific_data[127].CLK
i_clock => SD_REG_relative_card_address[0].CLK
i_clock => SD_REG_relative_card_address[1].CLK
i_clock => SD_REG_relative_card_address[2].CLK
i_clock => SD_REG_relative_card_address[3].CLK
i_clock => SD_REG_relative_card_address[4].CLK
i_clock => SD_REG_relative_card_address[5].CLK
i_clock => SD_REG_relative_card_address[6].CLK
i_clock => SD_REG_relative_card_address[7].CLK
i_clock => SD_REG_relative_card_address[8].CLK
i_clock => SD_REG_relative_card_address[9].CLK
i_clock => SD_REG_relative_card_address[10].CLK
i_clock => SD_REG_relative_card_address[11].CLK
i_clock => SD_REG_relative_card_address[12].CLK
i_clock => SD_REG_relative_card_address[13].CLK
i_clock => SD_REG_relative_card_address[14].CLK
i_clock => SD_REG_relative_card_address[15].CLK
i_clock => SD_REG_card_identification_number[0].CLK
i_clock => SD_REG_card_identification_number[1].CLK
i_clock => SD_REG_card_identification_number[2].CLK
i_clock => SD_REG_card_identification_number[3].CLK
i_clock => SD_REG_card_identification_number[4].CLK
i_clock => SD_REG_card_identification_number[5].CLK
i_clock => SD_REG_card_identification_number[6].CLK
i_clock => SD_REG_card_identification_number[7].CLK
i_clock => SD_REG_card_identification_number[8].CLK
i_clock => SD_REG_card_identification_number[9].CLK
i_clock => SD_REG_card_identification_number[10].CLK
i_clock => SD_REG_card_identification_number[11].CLK
i_clock => SD_REG_card_identification_number[12].CLK
i_clock => SD_REG_card_identification_number[13].CLK
i_clock => SD_REG_card_identification_number[14].CLK
i_clock => SD_REG_card_identification_number[15].CLK
i_clock => SD_REG_card_identification_number[16].CLK
i_clock => SD_REG_card_identification_number[17].CLK
i_clock => SD_REG_card_identification_number[18].CLK
i_clock => SD_REG_card_identification_number[19].CLK
i_clock => SD_REG_card_identification_number[20].CLK
i_clock => SD_REG_card_identification_number[21].CLK
i_clock => SD_REG_card_identification_number[22].CLK
i_clock => SD_REG_card_identification_number[23].CLK
i_clock => SD_REG_card_identification_number[24].CLK
i_clock => SD_REG_card_identification_number[25].CLK
i_clock => SD_REG_card_identification_number[26].CLK
i_clock => SD_REG_card_identification_number[27].CLK
i_clock => SD_REG_card_identification_number[28].CLK
i_clock => SD_REG_card_identification_number[29].CLK
i_clock => SD_REG_card_identification_number[30].CLK
i_clock => SD_REG_card_identification_number[31].CLK
i_clock => SD_REG_card_identification_number[32].CLK
i_clock => SD_REG_card_identification_number[33].CLK
i_clock => SD_REG_card_identification_number[34].CLK
i_clock => SD_REG_card_identification_number[35].CLK
i_clock => SD_REG_card_identification_number[36].CLK
i_clock => SD_REG_card_identification_number[37].CLK
i_clock => SD_REG_card_identification_number[38].CLK
i_clock => SD_REG_card_identification_number[39].CLK
i_clock => SD_REG_card_identification_number[40].CLK
i_clock => SD_REG_card_identification_number[41].CLK
i_clock => SD_REG_card_identification_number[42].CLK
i_clock => SD_REG_card_identification_number[43].CLK
i_clock => SD_REG_card_identification_number[44].CLK
i_clock => SD_REG_card_identification_number[45].CLK
i_clock => SD_REG_card_identification_number[46].CLK
i_clock => SD_REG_card_identification_number[47].CLK
i_clock => SD_REG_card_identification_number[48].CLK
i_clock => SD_REG_card_identification_number[49].CLK
i_clock => SD_REG_card_identification_number[50].CLK
i_clock => SD_REG_card_identification_number[51].CLK
i_clock => SD_REG_card_identification_number[52].CLK
i_clock => SD_REG_card_identification_number[53].CLK
i_clock => SD_REG_card_identification_number[54].CLK
i_clock => SD_REG_card_identification_number[55].CLK
i_clock => SD_REG_card_identification_number[56].CLK
i_clock => SD_REG_card_identification_number[57].CLK
i_clock => SD_REG_card_identification_number[58].CLK
i_clock => SD_REG_card_identification_number[59].CLK
i_clock => SD_REG_card_identification_number[60].CLK
i_clock => SD_REG_card_identification_number[61].CLK
i_clock => SD_REG_card_identification_number[62].CLK
i_clock => SD_REG_card_identification_number[63].CLK
i_clock => SD_REG_card_identification_number[64].CLK
i_clock => SD_REG_card_identification_number[65].CLK
i_clock => SD_REG_card_identification_number[66].CLK
i_clock => SD_REG_card_identification_number[67].CLK
i_clock => SD_REG_card_identification_number[68].CLK
i_clock => SD_REG_card_identification_number[69].CLK
i_clock => SD_REG_card_identification_number[70].CLK
i_clock => SD_REG_card_identification_number[71].CLK
i_clock => SD_REG_card_identification_number[72].CLK
i_clock => SD_REG_card_identification_number[73].CLK
i_clock => SD_REG_card_identification_number[74].CLK
i_clock => SD_REG_card_identification_number[75].CLK
i_clock => SD_REG_card_identification_number[76].CLK
i_clock => SD_REG_card_identification_number[77].CLK
i_clock => SD_REG_card_identification_number[78].CLK
i_clock => SD_REG_card_identification_number[79].CLK
i_clock => SD_REG_card_identification_number[80].CLK
i_clock => SD_REG_card_identification_number[81].CLK
i_clock => SD_REG_card_identification_number[82].CLK
i_clock => SD_REG_card_identification_number[83].CLK
i_clock => SD_REG_card_identification_number[84].CLK
i_clock => SD_REG_card_identification_number[85].CLK
i_clock => SD_REG_card_identification_number[86].CLK
i_clock => SD_REG_card_identification_number[87].CLK
i_clock => SD_REG_card_identification_number[88].CLK
i_clock => SD_REG_card_identification_number[89].CLK
i_clock => SD_REG_card_identification_number[90].CLK
i_clock => SD_REG_card_identification_number[91].CLK
i_clock => SD_REG_card_identification_number[92].CLK
i_clock => SD_REG_card_identification_number[93].CLK
i_clock => SD_REG_card_identification_number[94].CLK
i_clock => SD_REG_card_identification_number[95].CLK
i_clock => SD_REG_card_identification_number[96].CLK
i_clock => SD_REG_card_identification_number[97].CLK
i_clock => SD_REG_card_identification_number[98].CLK
i_clock => SD_REG_card_identification_number[99].CLK
i_clock => SD_REG_card_identification_number[100].CLK
i_clock => SD_REG_card_identification_number[101].CLK
i_clock => SD_REG_card_identification_number[102].CLK
i_clock => SD_REG_card_identification_number[103].CLK
i_clock => SD_REG_card_identification_number[104].CLK
i_clock => SD_REG_card_identification_number[105].CLK
i_clock => SD_REG_card_identification_number[106].CLK
i_clock => SD_REG_card_identification_number[107].CLK
i_clock => SD_REG_card_identification_number[108].CLK
i_clock => SD_REG_card_identification_number[109].CLK
i_clock => SD_REG_card_identification_number[110].CLK
i_clock => SD_REG_card_identification_number[111].CLK
i_clock => SD_REG_card_identification_number[112].CLK
i_clock => SD_REG_card_identification_number[113].CLK
i_clock => SD_REG_card_identification_number[114].CLK
i_clock => SD_REG_card_identification_number[115].CLK
i_clock => SD_REG_card_identification_number[116].CLK
i_clock => SD_REG_card_identification_number[117].CLK
i_clock => SD_REG_card_identification_number[118].CLK
i_clock => SD_REG_card_identification_number[119].CLK
i_clock => SD_REG_card_identification_number[120].CLK
i_clock => SD_REG_card_identification_number[121].CLK
i_clock => SD_REG_card_identification_number[122].CLK
i_clock => SD_REG_card_identification_number[123].CLK
i_clock => SD_REG_card_identification_number[124].CLK
i_clock => SD_REG_card_identification_number[125].CLK
i_clock => SD_REG_card_identification_number[126].CLK
i_clock => SD_REG_card_identification_number[127].CLK
i_clock => SD_REG_operating_conditions_register[0].CLK
i_clock => SD_REG_operating_conditions_register[1].CLK
i_clock => SD_REG_operating_conditions_register[2].CLK
i_clock => SD_REG_operating_conditions_register[3].CLK
i_clock => SD_REG_operating_conditions_register[4].CLK
i_clock => SD_REG_operating_conditions_register[5].CLK
i_clock => SD_REG_operating_conditions_register[6].CLK
i_clock => SD_REG_operating_conditions_register[7].CLK
i_clock => SD_REG_operating_conditions_register[8].CLK
i_clock => SD_REG_operating_conditions_register[9].CLK
i_clock => SD_REG_operating_conditions_register[10].CLK
i_clock => SD_REG_operating_conditions_register[11].CLK
i_clock => SD_REG_operating_conditions_register[12].CLK
i_clock => SD_REG_operating_conditions_register[13].CLK
i_clock => SD_REG_operating_conditions_register[14].CLK
i_clock => SD_REG_operating_conditions_register[15].CLK
i_clock => SD_REG_operating_conditions_register[16].CLK
i_clock => SD_REG_operating_conditions_register[17].CLK
i_clock => SD_REG_operating_conditions_register[18].CLK
i_clock => SD_REG_operating_conditions_register[19].CLK
i_clock => SD_REG_operating_conditions_register[20].CLK
i_clock => SD_REG_operating_conditions_register[21].CLK
i_clock => SD_REG_operating_conditions_register[22].CLK
i_clock => SD_REG_operating_conditions_register[23].CLK
i_clock => SD_REG_operating_conditions_register[24].CLK
i_clock => SD_REG_operating_conditions_register[25].CLK
i_clock => SD_REG_operating_conditions_register[26].CLK
i_clock => SD_REG_operating_conditions_register[27].CLK
i_clock => SD_REG_operating_conditions_register[28].CLK
i_clock => SD_REG_operating_conditions_register[29].CLK
i_clock => SD_REG_operating_conditions_register[30].CLK
i_clock => SD_REG_operating_conditions_register[31].CLK
i_clock => Altera_UP_SD_Card_Response_Receiver:response_receiver.i_clock
i_clock => Altera_UP_SD_Card_Control_FSM:control_FSM.i_clock
i_clock => Altera_UP_SD_Card_Clock:clock_generator.i_clock
i_clock => Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger.i_clock
i_clock => Altera_UP_SD_Card_Buffer:data_line.i_clock
i_reset_n => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_reset_n
i_reset_n => Altera_UP_SD_Card_Response_Receiver:response_receiver.i_reset_n
i_reset_n => Altera_UP_SD_Card_Control_FSM:control_FSM.i_reset_n
i_reset_n => Altera_UP_SD_Card_Clock:clock_generator.i_reset_n
i_reset_n => Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger.i_reset_n
i_reset_n => Altera_UP_SD_Card_Buffer:data_line.i_reset_n
i_reset_n => SD_REG_status_register_valid.ACLR
i_reset_n => SD_REG_response_R1[0].PRESET
i_reset_n => SD_REG_response_R1[1].PRESET
i_reset_n => SD_REG_response_R1[2].PRESET
i_reset_n => SD_REG_response_R1[3].PRESET
i_reset_n => SD_REG_response_R1[4].PRESET
i_reset_n => SD_REG_response_R1[5].PRESET
i_reset_n => SD_REG_response_R1[6].PRESET
i_reset_n => SD_REG_response_R1[7].PRESET
i_reset_n => SD_REG_response_R1[8].PRESET
i_reset_n => SD_REG_response_R1[9].PRESET
i_reset_n => SD_REG_response_R1[10].PRESET
i_reset_n => SD_REG_response_R1[11].PRESET
i_reset_n => SD_REG_response_R1[12].PRESET
i_reset_n => SD_REG_response_R1[13].PRESET
i_reset_n => SD_REG_response_R1[14].PRESET
i_reset_n => SD_REG_response_R1[15].PRESET
i_reset_n => SD_REG_response_R1[16].PRESET
i_reset_n => SD_REG_response_R1[17].PRESET
i_reset_n => SD_REG_response_R1[18].PRESET
i_reset_n => SD_REG_response_R1[19].PRESET
i_reset_n => SD_REG_response_R1[20].PRESET
i_reset_n => SD_REG_response_R1[21].PRESET
i_reset_n => SD_REG_response_R1[22].PRESET
i_reset_n => SD_REG_response_R1[23].PRESET
i_reset_n => SD_REG_response_R1[24].PRESET
i_reset_n => SD_REG_response_R1[25].PRESET
i_reset_n => SD_REG_response_R1[26].PRESET
i_reset_n => SD_REG_response_R1[27].PRESET
i_reset_n => SD_REG_response_R1[28].PRESET
i_reset_n => SD_REG_response_R1[29].PRESET
i_reset_n => SD_REG_response_R1[30].PRESET
i_reset_n => SD_REG_response_R1[31].PRESET
i_reset_n => SD_REG_status_register[0].ACLR
i_reset_n => SD_REG_status_register[1].ACLR
i_reset_n => SD_REG_status_register[2].ACLR
i_reset_n => SD_REG_status_register[3].ACLR
i_reset_n => SD_REG_status_register[4].ACLR
i_reset_n => SD_REG_status_register[5].ACLR
i_reset_n => SD_REG_status_register[6].ACLR
i_reset_n => SD_REG_status_register[7].ACLR
i_reset_n => SD_REG_status_register[8].ACLR
i_reset_n => SD_REG_status_register[9].ACLR
i_reset_n => SD_REG_status_register[10].ACLR
i_reset_n => SD_REG_status_register[11].ACLR
i_reset_n => SD_REG_status_register[12].ACLR
i_reset_n => SD_REG_status_register[13].ACLR
i_reset_n => SD_REG_status_register[14].ACLR
i_reset_n => SD_REG_status_register[15].ACLR
i_reset_n => SD_REG_status_register[16].ACLR
i_reset_n => SD_REG_status_register[17].ACLR
i_reset_n => SD_REG_status_register[18].ACLR
i_reset_n => SD_REG_status_register[19].ACLR
i_reset_n => SD_REG_status_register[20].ACLR
i_reset_n => SD_REG_status_register[21].ACLR
i_reset_n => SD_REG_status_register[22].ACLR
i_reset_n => SD_REG_status_register[23].ACLR
i_reset_n => SD_REG_status_register[24].ACLR
i_reset_n => SD_REG_status_register[25].ACLR
i_reset_n => SD_REG_status_register[26].ACLR
i_reset_n => SD_REG_status_register[27].ACLR
i_reset_n => SD_REG_status_register[28].ACLR
i_reset_n => SD_REG_status_register[29].ACLR
i_reset_n => SD_REG_status_register[30].ACLR
i_reset_n => SD_REG_status_register[31].ACLR
i_reset_n => SD_REG_card_specific_data[0].ACLR
i_reset_n => SD_REG_card_specific_data[1].ACLR
i_reset_n => SD_REG_card_specific_data[2].ACLR
i_reset_n => SD_REG_card_specific_data[3].ACLR
i_reset_n => SD_REG_card_specific_data[4].ACLR
i_reset_n => SD_REG_card_specific_data[5].ACLR
i_reset_n => SD_REG_card_specific_data[6].ACLR
i_reset_n => SD_REG_card_specific_data[7].ACLR
i_reset_n => SD_REG_card_specific_data[8].ACLR
i_reset_n => SD_REG_card_specific_data[9].ACLR
i_reset_n => SD_REG_card_specific_data[10].ACLR
i_reset_n => SD_REG_card_specific_data[11].ACLR
i_reset_n => SD_REG_card_specific_data[12].ACLR
i_reset_n => SD_REG_card_specific_data[13].ACLR
i_reset_n => SD_REG_card_specific_data[14].ACLR
i_reset_n => SD_REG_card_specific_data[15].ACLR
i_reset_n => SD_REG_card_specific_data[16].ACLR
i_reset_n => SD_REG_card_specific_data[17].ACLR
i_reset_n => SD_REG_card_specific_data[18].ACLR
i_reset_n => SD_REG_card_specific_data[19].ACLR
i_reset_n => SD_REG_card_specific_data[20].ACLR
i_reset_n => SD_REG_card_specific_data[21].ACLR
i_reset_n => SD_REG_card_specific_data[22].ACLR
i_reset_n => SD_REG_card_specific_data[23].ACLR
i_reset_n => SD_REG_card_specific_data[24].ACLR
i_reset_n => SD_REG_card_specific_data[25].ACLR
i_reset_n => SD_REG_card_specific_data[26].ACLR
i_reset_n => SD_REG_card_specific_data[27].ACLR
i_reset_n => SD_REG_card_specific_data[28].ACLR
i_reset_n => SD_REG_card_specific_data[29].ACLR
i_reset_n => SD_REG_card_specific_data[30].ACLR
i_reset_n => SD_REG_card_specific_data[31].ACLR
i_reset_n => SD_REG_card_specific_data[32].ACLR
i_reset_n => SD_REG_card_specific_data[33].ACLR
i_reset_n => SD_REG_card_specific_data[34].ACLR
i_reset_n => SD_REG_card_specific_data[35].ACLR
i_reset_n => SD_REG_card_specific_data[36].ACLR
i_reset_n => SD_REG_card_specific_data[37].ACLR
i_reset_n => SD_REG_card_specific_data[38].ACLR
i_reset_n => SD_REG_card_specific_data[39].ACLR
i_reset_n => SD_REG_card_specific_data[40].ACLR
i_reset_n => SD_REG_card_specific_data[41].ACLR
i_reset_n => SD_REG_card_specific_data[42].ACLR
i_reset_n => SD_REG_card_specific_data[43].ACLR
i_reset_n => SD_REG_card_specific_data[44].ACLR
i_reset_n => SD_REG_card_specific_data[45].ACLR
i_reset_n => SD_REG_card_specific_data[46].ACLR
i_reset_n => SD_REG_card_specific_data[47].ACLR
i_reset_n => SD_REG_card_specific_data[48].ACLR
i_reset_n => SD_REG_card_specific_data[49].ACLR
i_reset_n => SD_REG_card_specific_data[50].ACLR
i_reset_n => SD_REG_card_specific_data[51].ACLR
i_reset_n => SD_REG_card_specific_data[52].ACLR
i_reset_n => SD_REG_card_specific_data[53].ACLR
i_reset_n => SD_REG_card_specific_data[54].ACLR
i_reset_n => SD_REG_card_specific_data[55].ACLR
i_reset_n => SD_REG_card_specific_data[56].ACLR
i_reset_n => SD_REG_card_specific_data[57].ACLR
i_reset_n => SD_REG_card_specific_data[58].ACLR
i_reset_n => SD_REG_card_specific_data[59].ACLR
i_reset_n => SD_REG_card_specific_data[60].ACLR
i_reset_n => SD_REG_card_specific_data[61].ACLR
i_reset_n => SD_REG_card_specific_data[62].ACLR
i_reset_n => SD_REG_card_specific_data[63].ACLR
i_reset_n => SD_REG_card_specific_data[64].ACLR
i_reset_n => SD_REG_card_specific_data[65].ACLR
i_reset_n => SD_REG_card_specific_data[66].ACLR
i_reset_n => SD_REG_card_specific_data[67].ACLR
i_reset_n => SD_REG_card_specific_data[68].ACLR
i_reset_n => SD_REG_card_specific_data[69].ACLR
i_reset_n => SD_REG_card_specific_data[70].ACLR
i_reset_n => SD_REG_card_specific_data[71].ACLR
i_reset_n => SD_REG_card_specific_data[72].ACLR
i_reset_n => SD_REG_card_specific_data[73].ACLR
i_reset_n => SD_REG_card_specific_data[74].ACLR
i_reset_n => SD_REG_card_specific_data[75].ACLR
i_reset_n => SD_REG_card_specific_data[76].ACLR
i_reset_n => SD_REG_card_specific_data[77].ACLR
i_reset_n => SD_REG_card_specific_data[78].ACLR
i_reset_n => SD_REG_card_specific_data[79].ACLR
i_reset_n => SD_REG_card_specific_data[80].ACLR
i_reset_n => SD_REG_card_specific_data[81].ACLR
i_reset_n => SD_REG_card_specific_data[82].ACLR
i_reset_n => SD_REG_card_specific_data[83].ACLR
i_reset_n => SD_REG_card_specific_data[84].ACLR
i_reset_n => SD_REG_card_specific_data[85].ACLR
i_reset_n => SD_REG_card_specific_data[86].ACLR
i_reset_n => SD_REG_card_specific_data[87].ACLR
i_reset_n => SD_REG_card_specific_data[88].ACLR
i_reset_n => SD_REG_card_specific_data[89].ACLR
i_reset_n => SD_REG_card_specific_data[90].ACLR
i_reset_n => SD_REG_card_specific_data[91].ACLR
i_reset_n => SD_REG_card_specific_data[92].ACLR
i_reset_n => SD_REG_card_specific_data[93].ACLR
i_reset_n => SD_REG_card_specific_data[94].ACLR
i_reset_n => SD_REG_card_specific_data[95].ACLR
i_reset_n => SD_REG_card_specific_data[96].ACLR
i_reset_n => SD_REG_card_specific_data[97].ACLR
i_reset_n => SD_REG_card_specific_data[98].ACLR
i_reset_n => SD_REG_card_specific_data[99].ACLR
i_reset_n => SD_REG_card_specific_data[100].ACLR
i_reset_n => SD_REG_card_specific_data[101].ACLR
i_reset_n => SD_REG_card_specific_data[102].ACLR
i_reset_n => SD_REG_card_specific_data[103].ACLR
i_reset_n => SD_REG_card_specific_data[104].ACLR
i_reset_n => SD_REG_card_specific_data[105].ACLR
i_reset_n => SD_REG_card_specific_data[106].ACLR
i_reset_n => SD_REG_card_specific_data[107].ACLR
i_reset_n => SD_REG_card_specific_data[108].ACLR
i_reset_n => SD_REG_card_specific_data[109].ACLR
i_reset_n => SD_REG_card_specific_data[110].ACLR
i_reset_n => SD_REG_card_specific_data[111].ACLR
i_reset_n => SD_REG_card_specific_data[112].ACLR
i_reset_n => SD_REG_card_specific_data[113].ACLR
i_reset_n => SD_REG_card_specific_data[114].ACLR
i_reset_n => SD_REG_card_specific_data[115].ACLR
i_reset_n => SD_REG_card_specific_data[116].ACLR
i_reset_n => SD_REG_card_specific_data[117].ACLR
i_reset_n => SD_REG_card_specific_data[118].ACLR
i_reset_n => SD_REG_card_specific_data[119].ACLR
i_reset_n => SD_REG_card_specific_data[120].ACLR
i_reset_n => SD_REG_card_specific_data[121].ACLR
i_reset_n => SD_REG_card_specific_data[122].ACLR
i_reset_n => SD_REG_card_specific_data[123].ACLR
i_reset_n => SD_REG_card_specific_data[124].ACLR
i_reset_n => SD_REG_card_specific_data[125].ACLR
i_reset_n => SD_REG_card_specific_data[126].ACLR
i_reset_n => SD_REG_card_specific_data[127].ACLR
i_reset_n => SD_REG_relative_card_address[0].ACLR
i_reset_n => SD_REG_relative_card_address[1].ACLR
i_reset_n => SD_REG_relative_card_address[2].ACLR
i_reset_n => SD_REG_relative_card_address[3].ACLR
i_reset_n => SD_REG_relative_card_address[4].ACLR
i_reset_n => SD_REG_relative_card_address[5].ACLR
i_reset_n => SD_REG_relative_card_address[6].ACLR
i_reset_n => SD_REG_relative_card_address[7].ACLR
i_reset_n => SD_REG_relative_card_address[8].ACLR
i_reset_n => SD_REG_relative_card_address[9].ACLR
i_reset_n => SD_REG_relative_card_address[10].ACLR
i_reset_n => SD_REG_relative_card_address[11].ACLR
i_reset_n => SD_REG_relative_card_address[12].ACLR
i_reset_n => SD_REG_relative_card_address[13].ACLR
i_reset_n => SD_REG_relative_card_address[14].ACLR
i_reset_n => SD_REG_relative_card_address[15].ACLR
i_reset_n => SD_REG_card_identification_number[0].ACLR
i_reset_n => SD_REG_card_identification_number[1].ACLR
i_reset_n => SD_REG_card_identification_number[2].ACLR
i_reset_n => SD_REG_card_identification_number[3].ACLR
i_reset_n => SD_REG_card_identification_number[4].ACLR
i_reset_n => SD_REG_card_identification_number[5].ACLR
i_reset_n => SD_REG_card_identification_number[6].ACLR
i_reset_n => SD_REG_card_identification_number[7].ACLR
i_reset_n => SD_REG_card_identification_number[8].ACLR
i_reset_n => SD_REG_card_identification_number[9].ACLR
i_reset_n => SD_REG_card_identification_number[10].ACLR
i_reset_n => SD_REG_card_identification_number[11].ACLR
i_reset_n => SD_REG_card_identification_number[12].ACLR
i_reset_n => SD_REG_card_identification_number[13].ACLR
i_reset_n => SD_REG_card_identification_number[14].ACLR
i_reset_n => SD_REG_card_identification_number[15].ACLR
i_reset_n => SD_REG_card_identification_number[16].ACLR
i_reset_n => SD_REG_card_identification_number[17].ACLR
i_reset_n => SD_REG_card_identification_number[18].ACLR
i_reset_n => SD_REG_card_identification_number[19].ACLR
i_reset_n => SD_REG_card_identification_number[20].ACLR
i_reset_n => SD_REG_card_identification_number[21].ACLR
i_reset_n => SD_REG_card_identification_number[22].ACLR
i_reset_n => SD_REG_card_identification_number[23].ACLR
i_reset_n => SD_REG_card_identification_number[24].ACLR
i_reset_n => SD_REG_card_identification_number[25].ACLR
i_reset_n => SD_REG_card_identification_number[26].ACLR
i_reset_n => SD_REG_card_identification_number[27].ACLR
i_reset_n => SD_REG_card_identification_number[28].ACLR
i_reset_n => SD_REG_card_identification_number[29].ACLR
i_reset_n => SD_REG_card_identification_number[30].ACLR
i_reset_n => SD_REG_card_identification_number[31].ACLR
i_reset_n => SD_REG_card_identification_number[32].ACLR
i_reset_n => SD_REG_card_identification_number[33].ACLR
i_reset_n => SD_REG_card_identification_number[34].ACLR
i_reset_n => SD_REG_card_identification_number[35].ACLR
i_reset_n => SD_REG_card_identification_number[36].ACLR
i_reset_n => SD_REG_card_identification_number[37].ACLR
i_reset_n => SD_REG_card_identification_number[38].ACLR
i_reset_n => SD_REG_card_identification_number[39].ACLR
i_reset_n => SD_REG_card_identification_number[40].ACLR
i_reset_n => SD_REG_card_identification_number[41].ACLR
i_reset_n => SD_REG_card_identification_number[42].ACLR
i_reset_n => SD_REG_card_identification_number[43].ACLR
i_reset_n => SD_REG_card_identification_number[44].ACLR
i_reset_n => SD_REG_card_identification_number[45].ACLR
i_reset_n => SD_REG_card_identification_number[46].ACLR
i_reset_n => SD_REG_card_identification_number[47].ACLR
i_reset_n => SD_REG_card_identification_number[48].ACLR
i_reset_n => SD_REG_card_identification_number[49].ACLR
i_reset_n => SD_REG_card_identification_number[50].ACLR
i_reset_n => SD_REG_card_identification_number[51].ACLR
i_reset_n => SD_REG_card_identification_number[52].ACLR
i_reset_n => SD_REG_card_identification_number[53].ACLR
i_reset_n => SD_REG_card_identification_number[54].ACLR
i_reset_n => SD_REG_card_identification_number[55].ACLR
i_reset_n => SD_REG_card_identification_number[56].ACLR
i_reset_n => SD_REG_card_identification_number[57].ACLR
i_reset_n => SD_REG_card_identification_number[58].ACLR
i_reset_n => SD_REG_card_identification_number[59].ACLR
i_reset_n => SD_REG_card_identification_number[60].ACLR
i_reset_n => SD_REG_card_identification_number[61].ACLR
i_reset_n => SD_REG_card_identification_number[62].ACLR
i_reset_n => SD_REG_card_identification_number[63].ACLR
i_reset_n => SD_REG_card_identification_number[64].ACLR
i_reset_n => SD_REG_card_identification_number[65].ACLR
i_reset_n => SD_REG_card_identification_number[66].ACLR
i_reset_n => SD_REG_card_identification_number[67].ACLR
i_reset_n => SD_REG_card_identification_number[68].ACLR
i_reset_n => SD_REG_card_identification_number[69].ACLR
i_reset_n => SD_REG_card_identification_number[70].ACLR
i_reset_n => SD_REG_card_identification_number[71].ACLR
i_reset_n => SD_REG_card_identification_number[72].ACLR
i_reset_n => SD_REG_card_identification_number[73].ACLR
i_reset_n => SD_REG_card_identification_number[74].ACLR
i_reset_n => SD_REG_card_identification_number[75].ACLR
i_reset_n => SD_REG_card_identification_number[76].ACLR
i_reset_n => SD_REG_card_identification_number[77].ACLR
i_reset_n => SD_REG_card_identification_number[78].ACLR
i_reset_n => SD_REG_card_identification_number[79].ACLR
i_reset_n => SD_REG_card_identification_number[80].ACLR
i_reset_n => SD_REG_card_identification_number[81].ACLR
i_reset_n => SD_REG_card_identification_number[82].ACLR
i_reset_n => SD_REG_card_identification_number[83].ACLR
i_reset_n => SD_REG_card_identification_number[84].ACLR
i_reset_n => SD_REG_card_identification_number[85].ACLR
i_reset_n => SD_REG_card_identification_number[86].ACLR
i_reset_n => SD_REG_card_identification_number[87].ACLR
i_reset_n => SD_REG_card_identification_number[88].ACLR
i_reset_n => SD_REG_card_identification_number[89].ACLR
i_reset_n => SD_REG_card_identification_number[90].ACLR
i_reset_n => SD_REG_card_identification_number[91].ACLR
i_reset_n => SD_REG_card_identification_number[92].ACLR
i_reset_n => SD_REG_card_identification_number[93].ACLR
i_reset_n => SD_REG_card_identification_number[94].ACLR
i_reset_n => SD_REG_card_identification_number[95].ACLR
i_reset_n => SD_REG_card_identification_number[96].ACLR
i_reset_n => SD_REG_card_identification_number[97].ACLR
i_reset_n => SD_REG_card_identification_number[98].ACLR
i_reset_n => SD_REG_card_identification_number[99].ACLR
i_reset_n => SD_REG_card_identification_number[100].ACLR
i_reset_n => SD_REG_card_identification_number[101].ACLR
i_reset_n => SD_REG_card_identification_number[102].ACLR
i_reset_n => SD_REG_card_identification_number[103].ACLR
i_reset_n => SD_REG_card_identification_number[104].ACLR
i_reset_n => SD_REG_card_identification_number[105].ACLR
i_reset_n => SD_REG_card_identification_number[106].ACLR
i_reset_n => SD_REG_card_identification_number[107].ACLR
i_reset_n => SD_REG_card_identification_number[108].ACLR
i_reset_n => SD_REG_card_identification_number[109].ACLR
i_reset_n => SD_REG_card_identification_number[110].ACLR
i_reset_n => SD_REG_card_identification_number[111].ACLR
i_reset_n => SD_REG_card_identification_number[112].ACLR
i_reset_n => SD_REG_card_identification_number[113].ACLR
i_reset_n => SD_REG_card_identification_number[114].ACLR
i_reset_n => SD_REG_card_identification_number[115].ACLR
i_reset_n => SD_REG_card_identification_number[116].ACLR
i_reset_n => SD_REG_card_identification_number[117].ACLR
i_reset_n => SD_REG_card_identification_number[118].ACLR
i_reset_n => SD_REG_card_identification_number[119].ACLR
i_reset_n => SD_REG_card_identification_number[120].ACLR
i_reset_n => SD_REG_card_identification_number[121].ACLR
i_reset_n => SD_REG_card_identification_number[122].ACLR
i_reset_n => SD_REG_card_identification_number[123].ACLR
i_reset_n => SD_REG_card_identification_number[124].ACLR
i_reset_n => SD_REG_card_identification_number[125].ACLR
i_reset_n => SD_REG_card_identification_number[126].ACLR
i_reset_n => SD_REG_card_identification_number[127].ACLR
i_reset_n => SD_REG_operating_conditions_register[0].ACLR
i_reset_n => SD_REG_operating_conditions_register[1].ACLR
i_reset_n => SD_REG_operating_conditions_register[2].ACLR
i_reset_n => SD_REG_operating_conditions_register[3].ACLR
i_reset_n => SD_REG_operating_conditions_register[4].ACLR
i_reset_n => SD_REG_operating_conditions_register[5].ACLR
i_reset_n => SD_REG_operating_conditions_register[6].ACLR
i_reset_n => SD_REG_operating_conditions_register[7].ACLR
i_reset_n => SD_REG_operating_conditions_register[8].ACLR
i_reset_n => SD_REG_operating_conditions_register[9].ACLR
i_reset_n => SD_REG_operating_conditions_register[10].ACLR
i_reset_n => SD_REG_operating_conditions_register[11].ACLR
i_reset_n => SD_REG_operating_conditions_register[12].ACLR
i_reset_n => SD_REG_operating_conditions_register[13].ACLR
i_reset_n => SD_REG_operating_conditions_register[14].ACLR
i_reset_n => SD_REG_operating_conditions_register[15].ACLR
i_reset_n => SD_REG_operating_conditions_register[16].ACLR
i_reset_n => SD_REG_operating_conditions_register[17].ACLR
i_reset_n => SD_REG_operating_conditions_register[18].ACLR
i_reset_n => SD_REG_operating_conditions_register[19].ACLR
i_reset_n => SD_REG_operating_conditions_register[20].ACLR
i_reset_n => SD_REG_operating_conditions_register[21].ACLR
i_reset_n => SD_REG_operating_conditions_register[22].ACLR
i_reset_n => SD_REG_operating_conditions_register[23].ACLR
i_reset_n => SD_REG_operating_conditions_register[24].ACLR
i_reset_n => SD_REG_operating_conditions_register[25].ACLR
i_reset_n => SD_REG_operating_conditions_register[26].ACLR
i_reset_n => SD_REG_operating_conditions_register[27].ACLR
i_reset_n => SD_REG_operating_conditions_register[28].ACLR
i_reset_n => SD_REG_operating_conditions_register[29].ACLR
i_reset_n => SD_REG_operating_conditions_register[30].ACLR
i_reset_n => SD_REG_operating_conditions_register[31].ACLR
i_reset_n => o_buffer_data_out[0]~reg0.ACLR
i_reset_n => o_buffer_data_out[1]~reg0.ACLR
i_reset_n => o_buffer_data_out[2]~reg0.ACLR
i_reset_n => o_buffer_data_out[3]~reg0.ACLR
i_reset_n => o_buffer_data_out[4]~reg0.ACLR
i_reset_n => o_buffer_data_out[5]~reg0.ACLR
i_reset_n => o_buffer_data_out[6]~reg0.ACLR
i_reset_n => o_buffer_data_out[7]~reg0.ACLR
i_reset_n => o_buffer_data_out[8]~reg0.ACLR
i_reset_n => o_buffer_data_out[9]~reg0.ACLR
i_reset_n => o_buffer_data_out[10]~reg0.ACLR
i_reset_n => o_buffer_data_out[11]~reg0.ACLR
i_reset_n => o_buffer_data_out[12]~reg0.ACLR
i_reset_n => o_buffer_data_out[13]~reg0.ACLR
i_reset_n => o_buffer_data_out[14]~reg0.ACLR
i_reset_n => o_buffer_data_out[15]~reg0.ACLR
b_SD_cmd <> b_SD_cmd
b_SD_dat <> b_SD_dat
b_SD_dat3 <> b_SD_dat3
i_command_ID[0] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[0]
i_command_ID[1] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[1]
i_command_ID[2] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[2]
i_command_ID[3] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[3]
i_command_ID[4] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[4]
i_command_ID[5] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[5]
i_argument[0] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[0]
i_argument[1] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[1]
i_argument[2] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[2]
i_argument[3] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[3]
i_argument[4] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[4]
i_argument[5] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[5]
i_argument[6] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[6]
i_argument[7] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[7]
i_argument[8] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[8]
i_argument[9] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[9]
i_argument[10] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[10]
i_argument[11] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[11]
i_argument[12] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[12]
i_argument[13] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[13]
i_argument[14] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[14]
i_argument[15] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[15]
i_argument[16] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[16]
i_argument[17] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[17]
i_argument[18] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[18]
i_argument[19] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[19]
i_argument[20] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[20]
i_argument[21] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[21]
i_argument[22] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[22]
i_argument[23] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[23]
i_argument[24] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[24]
i_argument[25] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[25]
i_argument[26] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[26]
i_argument[27] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[27]
i_argument[28] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[28]
i_argument[29] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[29]
i_argument[30] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[30]
i_argument[31] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[31]
i_user_command_ready => Altera_UP_SD_Card_Control_FSM:control_FSM.i_user_command_ready
o_SD_clock <= Altera_UP_SD_Card_Clock:clock_generator.o_SD_clock
o_card_connected <= Altera_UP_SD_Card_Control_FSM:control_FSM.o_card_connected
o_command_completed <= Altera_UP_SD_Card_Control_FSM:control_FSM.o_command_completed
o_command_valid <= Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.o_valid
o_command_timed_out <= timeout_combined.DB_MAX_OUTPUT_PORT_TYPE
o_command_crc_failed <= crc_combined.DB_MAX_OUTPUT_PORT_TYPE
i_buffer_enable => Altera_UP_SD_Card_Buffer:data_line.i_enable_16bit_port
i_buffer_address[0] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[0]
i_buffer_address[1] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[1]
i_buffer_address[2] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[2]
i_buffer_address[3] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[3]
i_buffer_address[4] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[4]
i_buffer_address[5] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[5]
i_buffer_address[6] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[6]
i_buffer_address[7] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[7]
i_buffer_write => Altera_UP_SD_Card_Buffer:data_line.i_write_16bit
i_buffer_data_in[0] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[0]
i_buffer_data_in[1] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[1]
i_buffer_data_in[2] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[2]
i_buffer_data_in[3] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[3]
i_buffer_data_in[4] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[4]
i_buffer_data_in[5] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[5]
i_buffer_data_in[6] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[6]
i_buffer_data_in[7] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[7]
i_buffer_data_in[8] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[8]
i_buffer_data_in[9] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[9]
i_buffer_data_in[10] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[10]
i_buffer_data_in[11] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[11]
i_buffer_data_in[12] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[12]
i_buffer_data_in[13] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[13]
i_buffer_data_in[14] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[14]
i_buffer_data_in[15] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[15]
o_buffer_data_out[0] <= o_buffer_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[1] <= o_buffer_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[2] <= o_buffer_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[3] <= o_buffer_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[4] <= o_buffer_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[5] <= o_buffer_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[6] <= o_buffer_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[7] <= o_buffer_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[8] <= o_buffer_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[9] <= o_buffer_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[10] <= o_buffer_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[11] <= o_buffer_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[12] <= o_buffer_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[13] <= o_buffer_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[14] <= o_buffer_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[15] <= o_buffer_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[0] <= SD_REG_card_identification_number[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[1] <= SD_REG_card_identification_number[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[2] <= SD_REG_card_identification_number[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[3] <= SD_REG_card_identification_number[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[4] <= SD_REG_card_identification_number[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[5] <= SD_REG_card_identification_number[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[6] <= SD_REG_card_identification_number[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[7] <= SD_REG_card_identification_number[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[8] <= SD_REG_card_identification_number[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[9] <= SD_REG_card_identification_number[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[10] <= SD_REG_card_identification_number[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[11] <= SD_REG_card_identification_number[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[12] <= SD_REG_card_identification_number[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[13] <= SD_REG_card_identification_number[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[14] <= SD_REG_card_identification_number[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[15] <= SD_REG_card_identification_number[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[16] <= SD_REG_card_identification_number[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[17] <= SD_REG_card_identification_number[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[18] <= SD_REG_card_identification_number[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[19] <= SD_REG_card_identification_number[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[20] <= SD_REG_card_identification_number[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[21] <= SD_REG_card_identification_number[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[22] <= SD_REG_card_identification_number[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[23] <= SD_REG_card_identification_number[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[24] <= SD_REG_card_identification_number[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[25] <= SD_REG_card_identification_number[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[26] <= SD_REG_card_identification_number[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[27] <= SD_REG_card_identification_number[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[28] <= SD_REG_card_identification_number[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[29] <= SD_REG_card_identification_number[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[30] <= SD_REG_card_identification_number[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[31] <= SD_REG_card_identification_number[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[32] <= SD_REG_card_identification_number[32].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[33] <= SD_REG_card_identification_number[33].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[34] <= SD_REG_card_identification_number[34].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[35] <= SD_REG_card_identification_number[35].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[36] <= SD_REG_card_identification_number[36].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[37] <= SD_REG_card_identification_number[37].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[38] <= SD_REG_card_identification_number[38].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[39] <= SD_REG_card_identification_number[39].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[40] <= SD_REG_card_identification_number[40].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[41] <= SD_REG_card_identification_number[41].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[42] <= SD_REG_card_identification_number[42].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[43] <= SD_REG_card_identification_number[43].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[44] <= SD_REG_card_identification_number[44].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[45] <= SD_REG_card_identification_number[45].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[46] <= SD_REG_card_identification_number[46].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[47] <= SD_REG_card_identification_number[47].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[48] <= SD_REG_card_identification_number[48].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[49] <= SD_REG_card_identification_number[49].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[50] <= SD_REG_card_identification_number[50].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[51] <= SD_REG_card_identification_number[51].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[52] <= SD_REG_card_identification_number[52].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[53] <= SD_REG_card_identification_number[53].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[54] <= SD_REG_card_identification_number[54].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[55] <= SD_REG_card_identification_number[55].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[56] <= SD_REG_card_identification_number[56].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[57] <= SD_REG_card_identification_number[57].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[58] <= SD_REG_card_identification_number[58].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[59] <= SD_REG_card_identification_number[59].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[60] <= SD_REG_card_identification_number[60].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[61] <= SD_REG_card_identification_number[61].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[62] <= SD_REG_card_identification_number[62].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[63] <= SD_REG_card_identification_number[63].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[64] <= SD_REG_card_identification_number[64].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[65] <= SD_REG_card_identification_number[65].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[66] <= SD_REG_card_identification_number[66].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[67] <= SD_REG_card_identification_number[67].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[68] <= SD_REG_card_identification_number[68].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[69] <= SD_REG_card_identification_number[69].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[70] <= SD_REG_card_identification_number[70].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[71] <= SD_REG_card_identification_number[71].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[72] <= SD_REG_card_identification_number[72].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[73] <= SD_REG_card_identification_number[73].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[74] <= SD_REG_card_identification_number[74].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[75] <= SD_REG_card_identification_number[75].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[76] <= SD_REG_card_identification_number[76].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[77] <= SD_REG_card_identification_number[77].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[78] <= SD_REG_card_identification_number[78].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[79] <= SD_REG_card_identification_number[79].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[80] <= SD_REG_card_identification_number[80].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[81] <= SD_REG_card_identification_number[81].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[82] <= SD_REG_card_identification_number[82].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[83] <= SD_REG_card_identification_number[83].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[84] <= SD_REG_card_identification_number[84].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[85] <= SD_REG_card_identification_number[85].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[86] <= SD_REG_card_identification_number[86].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[87] <= SD_REG_card_identification_number[87].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[88] <= SD_REG_card_identification_number[88].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[89] <= SD_REG_card_identification_number[89].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[90] <= SD_REG_card_identification_number[90].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[91] <= SD_REG_card_identification_number[91].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[92] <= SD_REG_card_identification_number[92].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[93] <= SD_REG_card_identification_number[93].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[94] <= SD_REG_card_identification_number[94].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[95] <= SD_REG_card_identification_number[95].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[96] <= SD_REG_card_identification_number[96].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[97] <= SD_REG_card_identification_number[97].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[98] <= SD_REG_card_identification_number[98].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[99] <= SD_REG_card_identification_number[99].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[100] <= SD_REG_card_identification_number[100].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[101] <= SD_REG_card_identification_number[101].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[102] <= SD_REG_card_identification_number[102].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[103] <= SD_REG_card_identification_number[103].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[104] <= SD_REG_card_identification_number[104].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[105] <= SD_REG_card_identification_number[105].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[106] <= SD_REG_card_identification_number[106].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[107] <= SD_REG_card_identification_number[107].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[108] <= SD_REG_card_identification_number[108].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[109] <= SD_REG_card_identification_number[109].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[110] <= SD_REG_card_identification_number[110].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[111] <= SD_REG_card_identification_number[111].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[112] <= SD_REG_card_identification_number[112].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[113] <= SD_REG_card_identification_number[113].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[114] <= SD_REG_card_identification_number[114].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[115] <= SD_REG_card_identification_number[115].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[116] <= SD_REG_card_identification_number[116].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[117] <= SD_REG_card_identification_number[117].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[118] <= SD_REG_card_identification_number[118].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[119] <= SD_REG_card_identification_number[119].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[120] <= SD_REG_card_identification_number[120].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[121] <= SD_REG_card_identification_number[121].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[122] <= SD_REG_card_identification_number[122].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[123] <= SD_REG_card_identification_number[123].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[124] <= SD_REG_card_identification_number[124].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[125] <= SD_REG_card_identification_number[125].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[126] <= SD_REG_card_identification_number[126].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[127] <= SD_REG_card_identification_number[127].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[0] <= SD_REG_relative_card_address[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[1] <= SD_REG_relative_card_address[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[2] <= SD_REG_relative_card_address[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[3] <= SD_REG_relative_card_address[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[4] <= SD_REG_relative_card_address[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[5] <= SD_REG_relative_card_address[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[6] <= SD_REG_relative_card_address[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[7] <= SD_REG_relative_card_address[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[8] <= SD_REG_relative_card_address[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[9] <= SD_REG_relative_card_address[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[10] <= SD_REG_relative_card_address[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[11] <= SD_REG_relative_card_address[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[12] <= SD_REG_relative_card_address[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[13] <= SD_REG_relative_card_address[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[14] <= SD_REG_relative_card_address[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[15] <= SD_REG_relative_card_address[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[0] <= SD_REG_operating_conditions_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[1] <= SD_REG_operating_conditions_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[2] <= SD_REG_operating_conditions_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[3] <= SD_REG_operating_conditions_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[4] <= SD_REG_operating_conditions_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[5] <= SD_REG_operating_conditions_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[6] <= SD_REG_operating_conditions_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[7] <= SD_REG_operating_conditions_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[8] <= SD_REG_operating_conditions_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[9] <= SD_REG_operating_conditions_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[10] <= SD_REG_operating_conditions_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[11] <= SD_REG_operating_conditions_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[12] <= SD_REG_operating_conditions_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[13] <= SD_REG_operating_conditions_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[14] <= SD_REG_operating_conditions_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[15] <= SD_REG_operating_conditions_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[16] <= SD_REG_operating_conditions_register[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[17] <= SD_REG_operating_conditions_register[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[18] <= SD_REG_operating_conditions_register[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[19] <= SD_REG_operating_conditions_register[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[20] <= SD_REG_operating_conditions_register[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[21] <= SD_REG_operating_conditions_register[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[22] <= SD_REG_operating_conditions_register[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[23] <= SD_REG_operating_conditions_register[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[24] <= SD_REG_operating_conditions_register[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[25] <= SD_REG_operating_conditions_register[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[26] <= SD_REG_operating_conditions_register[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[27] <= SD_REG_operating_conditions_register[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[28] <= SD_REG_operating_conditions_register[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[29] <= SD_REG_operating_conditions_register[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[30] <= SD_REG_operating_conditions_register[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[31] <= SD_REG_operating_conditions_register[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[0] <= SD_REG_card_specific_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[1] <= SD_REG_card_specific_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[2] <= SD_REG_card_specific_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[3] <= SD_REG_card_specific_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[4] <= SD_REG_card_specific_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[5] <= SD_REG_card_specific_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[6] <= SD_REG_card_specific_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[7] <= SD_REG_card_specific_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[8] <= SD_REG_card_specific_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[9] <= SD_REG_card_specific_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[10] <= SD_REG_card_specific_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[11] <= SD_REG_card_specific_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[12] <= SD_REG_card_specific_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[13] <= SD_REG_card_specific_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[14] <= SD_REG_card_specific_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[15] <= SD_REG_card_specific_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[16] <= SD_REG_card_specific_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[17] <= SD_REG_card_specific_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[18] <= SD_REG_card_specific_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[19] <= SD_REG_card_specific_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[20] <= SD_REG_card_specific_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[21] <= SD_REG_card_specific_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[22] <= SD_REG_card_specific_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[23] <= SD_REG_card_specific_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[24] <= SD_REG_card_specific_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[25] <= SD_REG_card_specific_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[26] <= SD_REG_card_specific_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[27] <= SD_REG_card_specific_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[28] <= SD_REG_card_specific_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[29] <= SD_REG_card_specific_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[30] <= SD_REG_card_specific_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[31] <= SD_REG_card_specific_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[32] <= SD_REG_card_specific_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[33] <= SD_REG_card_specific_data[33].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[34] <= SD_REG_card_specific_data[34].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[35] <= SD_REG_card_specific_data[35].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[36] <= SD_REG_card_specific_data[36].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[37] <= SD_REG_card_specific_data[37].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[38] <= SD_REG_card_specific_data[38].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[39] <= SD_REG_card_specific_data[39].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[40] <= SD_REG_card_specific_data[40].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[41] <= SD_REG_card_specific_data[41].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[42] <= SD_REG_card_specific_data[42].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[43] <= SD_REG_card_specific_data[43].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[44] <= SD_REG_card_specific_data[44].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[45] <= SD_REG_card_specific_data[45].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[46] <= SD_REG_card_specific_data[46].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[47] <= SD_REG_card_specific_data[47].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[48] <= SD_REG_card_specific_data[48].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[49] <= SD_REG_card_specific_data[49].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[50] <= SD_REG_card_specific_data[50].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[51] <= SD_REG_card_specific_data[51].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[52] <= SD_REG_card_specific_data[52].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[53] <= SD_REG_card_specific_data[53].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[54] <= SD_REG_card_specific_data[54].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[55] <= SD_REG_card_specific_data[55].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[56] <= SD_REG_card_specific_data[56].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[57] <= SD_REG_card_specific_data[57].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[58] <= SD_REG_card_specific_data[58].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[59] <= SD_REG_card_specific_data[59].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[60] <= SD_REG_card_specific_data[60].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[61] <= SD_REG_card_specific_data[61].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[62] <= SD_REG_card_specific_data[62].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[63] <= SD_REG_card_specific_data[63].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[64] <= SD_REG_card_specific_data[64].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[65] <= SD_REG_card_specific_data[65].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[66] <= SD_REG_card_specific_data[66].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[67] <= SD_REG_card_specific_data[67].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[68] <= SD_REG_card_specific_data[68].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[69] <= SD_REG_card_specific_data[69].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[70] <= SD_REG_card_specific_data[70].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[71] <= SD_REG_card_specific_data[71].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[72] <= SD_REG_card_specific_data[72].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[73] <= SD_REG_card_specific_data[73].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[74] <= SD_REG_card_specific_data[74].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[75] <= SD_REG_card_specific_data[75].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[76] <= SD_REG_card_specific_data[76].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[77] <= SD_REG_card_specific_data[77].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[78] <= SD_REG_card_specific_data[78].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[79] <= SD_REG_card_specific_data[79].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[80] <= SD_REG_card_specific_data[80].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[81] <= SD_REG_card_specific_data[81].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[82] <= SD_REG_card_specific_data[82].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[83] <= SD_REG_card_specific_data[83].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[84] <= SD_REG_card_specific_data[84].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[85] <= SD_REG_card_specific_data[85].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[86] <= SD_REG_card_specific_data[86].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[87] <= SD_REG_card_specific_data[87].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[88] <= SD_REG_card_specific_data[88].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[89] <= SD_REG_card_specific_data[89].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[90] <= SD_REG_card_specific_data[90].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[91] <= SD_REG_card_specific_data[91].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[92] <= SD_REG_card_specific_data[92].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[93] <= SD_REG_card_specific_data[93].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[94] <= SD_REG_card_specific_data[94].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[95] <= SD_REG_card_specific_data[95].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[96] <= SD_REG_card_specific_data[96].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[97] <= SD_REG_card_specific_data[97].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[98] <= SD_REG_card_specific_data[98].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[99] <= SD_REG_card_specific_data[99].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[100] <= SD_REG_card_specific_data[100].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[101] <= SD_REG_card_specific_data[101].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[102] <= SD_REG_card_specific_data[102].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[103] <= SD_REG_card_specific_data[103].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[104] <= SD_REG_card_specific_data[104].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[105] <= SD_REG_card_specific_data[105].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[106] <= SD_REG_card_specific_data[106].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[107] <= SD_REG_card_specific_data[107].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[108] <= SD_REG_card_specific_data[108].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[109] <= SD_REG_card_specific_data[109].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[110] <= SD_REG_card_specific_data[110].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[111] <= SD_REG_card_specific_data[111].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[112] <= SD_REG_card_specific_data[112].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[113] <= SD_REG_card_specific_data[113].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[114] <= SD_REG_card_specific_data[114].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[115] <= SD_REG_card_specific_data[115].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[116] <= SD_REG_card_specific_data[116].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[117] <= SD_REG_card_specific_data[117].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[118] <= SD_REG_card_specific_data[118].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[119] <= SD_REG_card_specific_data[119].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[120] <= SD_REG_card_specific_data[120].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[121] <= SD_REG_card_specific_data[121].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[122] <= SD_REG_card_specific_data[122].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[123] <= SD_REG_card_specific_data[123].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[124] <= SD_REG_card_specific_data[124].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[125] <= SD_REG_card_specific_data[125].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[126] <= SD_REG_card_specific_data[126].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[127] <= SD_REG_card_specific_data[127].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[0] <= SD_REG_status_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[1] <= SD_REG_status_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[2] <= SD_REG_status_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[3] <= SD_REG_status_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[4] <= SD_REG_status_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[5] <= SD_REG_status_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[6] <= SD_REG_status_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[7] <= SD_REG_status_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[8] <= SD_REG_status_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[9] <= SD_REG_status_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[10] <= SD_REG_status_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[11] <= SD_REG_status_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[12] <= SD_REG_status_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[13] <= SD_REG_status_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[14] <= SD_REG_status_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[15] <= SD_REG_status_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[16] <= SD_REG_status_register[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[17] <= SD_REG_status_register[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[18] <= SD_REG_status_register[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[19] <= SD_REG_status_register[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[20] <= SD_REG_status_register[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[21] <= SD_REG_status_register[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[22] <= SD_REG_status_register[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[23] <= SD_REG_status_register[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[24] <= SD_REG_status_register[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[25] <= SD_REG_status_register[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[26] <= SD_REG_status_register[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[27] <= SD_REG_status_register[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[28] <= SD_REG_status_register[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[29] <= SD_REG_status_register[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[30] <= SD_REG_status_register[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[31] <= SD_REG_status_register[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[0] <= SD_REG_response_R1[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[1] <= SD_REG_response_R1[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[2] <= SD_REG_response_R1[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[3] <= SD_REG_response_R1[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[4] <= SD_REG_response_R1[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[5] <= SD_REG_response_R1[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[6] <= SD_REG_response_R1[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[7] <= SD_REG_response_R1[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[8] <= SD_REG_response_R1[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[9] <= SD_REG_response_R1[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[10] <= SD_REG_response_R1[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[11] <= SD_REG_response_R1[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[12] <= SD_REG_response_R1[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[13] <= SD_REG_response_R1[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[14] <= SD_REG_response_R1[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[15] <= SD_REG_response_R1[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[16] <= SD_REG_response_R1[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[17] <= SD_REG_response_R1[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[18] <= SD_REG_response_R1[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[19] <= SD_REG_response_R1[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[20] <= SD_REG_response_R1[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[21] <= SD_REG_response_R1[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[22] <= SD_REG_response_R1[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[23] <= SD_REG_response_R1[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[24] <= SD_REG_response_R1[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[25] <= SD_REG_response_R1[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[26] <= SD_REG_response_R1[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[27] <= SD_REG_response_R1[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[28] <= SD_REG_response_R1[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[29] <= SD_REG_response_R1[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[30] <= SD_REG_response_R1[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[31] <= SD_REG_response_R1[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register_valid <= SD_REG_status_register_valid.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
i_clock => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_clock
i_clock => bit_to_send.CLK
i_clock => last_command_id[0].CLK
i_clock => last_command_id[1].CLK
i_clock => last_command_id[2].CLK
i_clock => last_command_id[3].CLK
i_clock => last_command_id[4].CLK
i_clock => last_command_id[5].CLK
i_clock => last_command_sent_was_CMD55.CLK
i_clock => sending_CRC.CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_clock => returning_status_reg.CLK
i_clock => returning_csd_reg.CLK
i_clock => returning_rca_reg.CLK
i_clock => returning_cid_reg.CLK
i_clock => returning_ocr_reg.CLK
i_clock => command_valid.CLK
i_clock => response_type_reg[0].CLK
i_clock => response_type_reg[1].CLK
i_clock => response_type_reg[2].CLK
i_clock => message_bits[0].CLK
i_clock => message_bits[1].CLK
i_clock => message_bits[2].CLK
i_clock => message_bits[3].CLK
i_clock => message_bits[4].CLK
i_clock => message_bits[5].CLK
i_clock => message_bits[6].CLK
i_clock => message_bits[7].CLK
i_clock => message_bits[8].CLK
i_clock => message_bits[9].CLK
i_clock => message_bits[10].CLK
i_clock => message_bits[11].CLK
i_clock => message_bits[12].CLK
i_clock => message_bits[13].CLK
i_clock => message_bits[14].CLK
i_clock => message_bits[15].CLK
i_clock => message_bits[16].CLK
i_clock => message_bits[17].CLK
i_clock => message_bits[18].CLK
i_clock => message_bits[19].CLK
i_clock => message_bits[20].CLK
i_clock => message_bits[21].CLK
i_clock => message_bits[22].CLK
i_clock => message_bits[23].CLK
i_clock => message_bits[24].CLK
i_clock => message_bits[25].CLK
i_clock => message_bits[26].CLK
i_clock => message_bits[27].CLK
i_clock => message_bits[28].CLK
i_clock => message_bits[29].CLK
i_clock => message_bits[30].CLK
i_clock => message_bits[31].CLK
i_clock => message_bits[32].CLK
i_clock => message_bits[33].CLK
i_clock => message_bits[34].CLK
i_clock => message_bits[35].CLK
i_clock => message_bits[36].CLK
i_clock => message_bits[37].CLK
i_clock => message_bits[38].CLK
i_clock => message_bits[39].CLK
i_reset_n => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_reset_n
i_reset_n => message_bits[0].ACLR
i_reset_n => message_bits[1].ACLR
i_reset_n => message_bits[2].ACLR
i_reset_n => message_bits[3].ACLR
i_reset_n => message_bits[4].ACLR
i_reset_n => message_bits[5].ACLR
i_reset_n => message_bits[6].ACLR
i_reset_n => message_bits[7].ACLR
i_reset_n => message_bits[8].ACLR
i_reset_n => message_bits[9].ACLR
i_reset_n => message_bits[10].ACLR
i_reset_n => message_bits[11].ACLR
i_reset_n => message_bits[12].ACLR
i_reset_n => message_bits[13].ACLR
i_reset_n => message_bits[14].ACLR
i_reset_n => message_bits[15].ACLR
i_reset_n => message_bits[16].ACLR
i_reset_n => message_bits[17].ACLR
i_reset_n => message_bits[18].ACLR
i_reset_n => message_bits[19].ACLR
i_reset_n => message_bits[20].ACLR
i_reset_n => message_bits[21].ACLR
i_reset_n => message_bits[22].ACLR
i_reset_n => message_bits[23].ACLR
i_reset_n => message_bits[24].ACLR
i_reset_n => message_bits[25].ACLR
i_reset_n => message_bits[26].ACLR
i_reset_n => message_bits[27].ACLR
i_reset_n => message_bits[28].ACLR
i_reset_n => message_bits[29].ACLR
i_reset_n => message_bits[30].ACLR
i_reset_n => message_bits[31].ACLR
i_reset_n => message_bits[32].ACLR
i_reset_n => message_bits[33].ACLR
i_reset_n => message_bits[34].ACLR
i_reset_n => message_bits[35].ACLR
i_reset_n => message_bits[36].ACLR
i_reset_n => message_bits[37].ACLR
i_reset_n => message_bits[38].ACLR
i_reset_n => message_bits[39].ACLR
i_reset_n => returning_status_reg.ACLR
i_reset_n => returning_csd_reg.ACLR
i_reset_n => returning_rca_reg.ACLR
i_reset_n => returning_cid_reg.ACLR
i_reset_n => returning_ocr_reg.ACLR
i_reset_n => bit_to_send.PRESET
i_reset_n => command_valid.ACLR
i_reset_n => last_command_sent_was_CMD55.ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_reset_n => sending_CRC.ACLR
i_reset_n => response_type_reg[2].ENA
i_reset_n => response_type_reg[1].ENA
i_reset_n => response_type_reg[0].ENA
i_reset_n => last_command_id[5].ENA
i_reset_n => last_command_id[4].ENA
i_reset_n => last_command_id[3].ENA
i_reset_n => last_command_id[2].ENA
i_reset_n => last_command_id[1].ENA
i_reset_n => last_command_id[0].ENA
i_message_bit_out => produce_next_bit.IN1
i_message_bit_out => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_enable
i_command_ID[0] => Mux5.IN10
i_command_ID[0] => Mux5.IN11
i_command_ID[0] => Mux5.IN12
i_command_ID[0] => Mux5.IN13
i_command_ID[0] => Mux5.IN14
i_command_ID[0] => Mux5.IN15
i_command_ID[0] => Mux38.IN6
i_command_ID[0] => Mux39.IN6
i_command_ID[0] => Mux40.IN6
i_command_ID[0] => Mux41.IN6
i_command_ID[0] => Mux42.IN6
i_command_ID[0] => Mux43.IN6
i_command_ID[0] => Mux44.IN6
i_command_ID[0] => Mux45.IN6
i_command_ID[0] => Mux46.IN6
i_command_ID[0] => Mux47.IN6
i_command_ID[0] => Mux48.IN6
i_command_ID[0] => Mux49.IN6
i_command_ID[0] => Mux50.IN6
i_command_ID[0] => Mux51.IN6
i_command_ID[0] => Mux52.IN6
i_command_ID[0] => Mux53.IN6
i_command_ID[0] => Mux54.IN6
i_command_ID[0] => Mux55.IN6
i_command_ID[0] => Mux56.IN6
i_command_ID[0] => Mux57.IN6
i_command_ID[0] => Mux58.IN6
i_command_ID[0] => Mux59.IN6
i_command_ID[0] => Mux60.IN6
i_command_ID[0] => Mux61.IN6
i_command_ID[0] => Mux62.IN6
i_command_ID[0] => Mux63.IN6
i_command_ID[0] => Mux64.IN6
i_command_ID[0] => Mux65.IN6
i_command_ID[0] => Mux66.IN6
i_command_ID[0] => Mux67.IN6
i_command_ID[0] => Mux68.IN6
i_command_ID[0] => Mux69.IN6
i_command_ID[0] => Equal11.IN11
i_command_ID[0] => Equal12.IN11
i_command_ID[0] => Equal13.IN11
i_command_ID[0] => Equal14.IN11
i_command_ID[0] => Equal15.IN11
i_command_ID[0] => Equal16.IN11
i_command_ID[0] => Equal17.IN11
i_command_ID[0] => Equal18.IN11
i_command_ID[0] => Equal19.IN11
i_command_ID[0] => Equal20.IN11
i_command_ID[0] => Equal21.IN11
i_command_ID[0] => Equal22.IN11
i_command_ID[0] => Equal23.IN11
i_command_ID[0] => Equal24.IN11
i_command_ID[0] => Equal25.IN11
i_command_ID[0] => Equal26.IN11
i_command_ID[0] => Equal27.IN11
i_command_ID[0] => Equal28.IN11
i_command_ID[0] => Equal29.IN11
i_command_ID[0] => Equal30.IN11
i_command_ID[0] => Equal31.IN11
i_command_ID[0] => Equal32.IN11
i_command_ID[0] => Equal33.IN11
i_command_ID[0] => Equal43.IN11
i_command_ID[0] => Equal44.IN11
i_command_ID[0] => Equal45.IN11
i_command_ID[0] => Equal46.IN11
i_command_ID[0] => Equal47.IN11
i_command_ID[1] => Mux4.IN10
i_command_ID[1] => Mux4.IN11
i_command_ID[1] => Mux4.IN12
i_command_ID[1] => Mux4.IN13
i_command_ID[1] => Mux4.IN14
i_command_ID[1] => Mux4.IN15
i_command_ID[1] => Mux38.IN5
i_command_ID[1] => Mux39.IN5
i_command_ID[1] => Mux40.IN5
i_command_ID[1] => Mux41.IN5
i_command_ID[1] => Mux42.IN5
i_command_ID[1] => Mux43.IN5
i_command_ID[1] => Mux44.IN5
i_command_ID[1] => Mux45.IN5
i_command_ID[1] => Mux46.IN5
i_command_ID[1] => Mux47.IN5
i_command_ID[1] => Mux48.IN5
i_command_ID[1] => Mux49.IN5
i_command_ID[1] => Mux50.IN5
i_command_ID[1] => Mux51.IN5
i_command_ID[1] => Mux52.IN5
i_command_ID[1] => Mux53.IN5
i_command_ID[1] => Mux54.IN5
i_command_ID[1] => Mux55.IN5
i_command_ID[1] => Mux56.IN5
i_command_ID[1] => Mux57.IN5
i_command_ID[1] => Mux58.IN5
i_command_ID[1] => Mux59.IN5
i_command_ID[1] => Mux60.IN5
i_command_ID[1] => Mux61.IN5
i_command_ID[1] => Mux62.IN5
i_command_ID[1] => Mux63.IN5
i_command_ID[1] => Mux64.IN5
i_command_ID[1] => Mux65.IN5
i_command_ID[1] => Mux66.IN5
i_command_ID[1] => Mux67.IN5
i_command_ID[1] => Mux68.IN5
i_command_ID[1] => Mux69.IN5
i_command_ID[1] => Equal11.IN10
i_command_ID[1] => Equal12.IN10
i_command_ID[1] => Equal13.IN10
i_command_ID[1] => Equal14.IN10
i_command_ID[1] => Equal15.IN10
i_command_ID[1] => Equal16.IN10
i_command_ID[1] => Equal17.IN10
i_command_ID[1] => Equal18.IN10
i_command_ID[1] => Equal19.IN10
i_command_ID[1] => Equal20.IN10
i_command_ID[1] => Equal21.IN10
i_command_ID[1] => Equal22.IN10
i_command_ID[1] => Equal23.IN10
i_command_ID[1] => Equal24.IN10
i_command_ID[1] => Equal25.IN10
i_command_ID[1] => Equal26.IN10
i_command_ID[1] => Equal27.IN10
i_command_ID[1] => Equal28.IN10
i_command_ID[1] => Equal29.IN10
i_command_ID[1] => Equal30.IN10
i_command_ID[1] => Equal31.IN10
i_command_ID[1] => Equal32.IN10
i_command_ID[1] => Equal33.IN10
i_command_ID[1] => Equal43.IN10
i_command_ID[1] => Equal44.IN10
i_command_ID[1] => Equal45.IN10
i_command_ID[1] => Equal46.IN10
i_command_ID[1] => Equal47.IN10
i_command_ID[2] => Mux3.IN10
i_command_ID[2] => Mux3.IN11
i_command_ID[2] => Mux3.IN12
i_command_ID[2] => Mux3.IN13
i_command_ID[2] => Mux3.IN14
i_command_ID[2] => Mux3.IN15
i_command_ID[2] => Mux38.IN4
i_command_ID[2] => Mux39.IN4
i_command_ID[2] => Mux40.IN4
i_command_ID[2] => Mux41.IN4
i_command_ID[2] => Mux42.IN4
i_command_ID[2] => Mux43.IN4
i_command_ID[2] => Mux44.IN4
i_command_ID[2] => Mux45.IN4
i_command_ID[2] => Mux46.IN4
i_command_ID[2] => Mux47.IN4
i_command_ID[2] => Mux48.IN4
i_command_ID[2] => Mux49.IN4
i_command_ID[2] => Mux50.IN4
i_command_ID[2] => Mux51.IN4
i_command_ID[2] => Mux52.IN4
i_command_ID[2] => Mux53.IN4
i_command_ID[2] => Mux54.IN4
i_command_ID[2] => Mux55.IN4
i_command_ID[2] => Mux56.IN4
i_command_ID[2] => Mux57.IN4
i_command_ID[2] => Mux58.IN4
i_command_ID[2] => Mux59.IN4
i_command_ID[2] => Mux60.IN4
i_command_ID[2] => Mux61.IN4
i_command_ID[2] => Mux62.IN4
i_command_ID[2] => Mux63.IN4
i_command_ID[2] => Mux64.IN4
i_command_ID[2] => Mux65.IN4
i_command_ID[2] => Mux66.IN4
i_command_ID[2] => Mux67.IN4
i_command_ID[2] => Mux68.IN4
i_command_ID[2] => Mux69.IN4
i_command_ID[2] => Equal11.IN9
i_command_ID[2] => Equal12.IN9
i_command_ID[2] => Equal13.IN9
i_command_ID[2] => Equal14.IN9
i_command_ID[2] => Equal15.IN9
i_command_ID[2] => Equal16.IN9
i_command_ID[2] => Equal17.IN9
i_command_ID[2] => Equal18.IN9
i_command_ID[2] => Equal19.IN9
i_command_ID[2] => Equal20.IN9
i_command_ID[2] => Equal21.IN9
i_command_ID[2] => Equal22.IN9
i_command_ID[2] => Equal23.IN9
i_command_ID[2] => Equal24.IN9
i_command_ID[2] => Equal25.IN9
i_command_ID[2] => Equal26.IN9
i_command_ID[2] => Equal27.IN9
i_command_ID[2] => Equal28.IN9
i_command_ID[2] => Equal29.IN9
i_command_ID[2] => Equal30.IN9
i_command_ID[2] => Equal31.IN9
i_command_ID[2] => Equal32.IN9
i_command_ID[2] => Equal33.IN9
i_command_ID[2] => Equal43.IN9
i_command_ID[2] => Equal44.IN9
i_command_ID[2] => Equal45.IN9
i_command_ID[2] => Equal46.IN9
i_command_ID[2] => Equal47.IN9
i_command_ID[3] => Mux2.IN10
i_command_ID[3] => Mux2.IN11
i_command_ID[3] => Mux2.IN12
i_command_ID[3] => Mux2.IN13
i_command_ID[3] => Mux2.IN14
i_command_ID[3] => Mux2.IN15
i_command_ID[3] => Mux38.IN3
i_command_ID[3] => Mux39.IN3
i_command_ID[3] => Mux40.IN3
i_command_ID[3] => Mux41.IN3
i_command_ID[3] => Mux42.IN3
i_command_ID[3] => Mux43.IN3
i_command_ID[3] => Mux44.IN3
i_command_ID[3] => Mux45.IN3
i_command_ID[3] => Mux46.IN3
i_command_ID[3] => Mux47.IN3
i_command_ID[3] => Mux48.IN3
i_command_ID[3] => Mux49.IN3
i_command_ID[3] => Mux50.IN3
i_command_ID[3] => Mux51.IN3
i_command_ID[3] => Mux52.IN3
i_command_ID[3] => Mux53.IN3
i_command_ID[3] => Mux54.IN3
i_command_ID[3] => Mux55.IN3
i_command_ID[3] => Mux56.IN3
i_command_ID[3] => Mux57.IN3
i_command_ID[3] => Mux58.IN3
i_command_ID[3] => Mux59.IN3
i_command_ID[3] => Mux60.IN3
i_command_ID[3] => Mux61.IN3
i_command_ID[3] => Mux62.IN3
i_command_ID[3] => Mux63.IN3
i_command_ID[3] => Mux64.IN3
i_command_ID[3] => Mux65.IN3
i_command_ID[3] => Mux66.IN3
i_command_ID[3] => Mux67.IN3
i_command_ID[3] => Mux68.IN3
i_command_ID[3] => Mux69.IN3
i_command_ID[3] => Equal11.IN8
i_command_ID[3] => Equal12.IN8
i_command_ID[3] => Equal13.IN8
i_command_ID[3] => Equal14.IN8
i_command_ID[3] => Equal15.IN8
i_command_ID[3] => Equal16.IN8
i_command_ID[3] => Equal17.IN8
i_command_ID[3] => Equal18.IN8
i_command_ID[3] => Equal19.IN8
i_command_ID[3] => Equal20.IN8
i_command_ID[3] => Equal21.IN8
i_command_ID[3] => Equal22.IN8
i_command_ID[3] => Equal23.IN8
i_command_ID[3] => Equal24.IN8
i_command_ID[3] => Equal25.IN8
i_command_ID[3] => Equal26.IN8
i_command_ID[3] => Equal27.IN8
i_command_ID[3] => Equal28.IN8
i_command_ID[3] => Equal29.IN8
i_command_ID[3] => Equal30.IN8
i_command_ID[3] => Equal31.IN8
i_command_ID[3] => Equal32.IN8
i_command_ID[3] => Equal33.IN8
i_command_ID[3] => Equal43.IN8
i_command_ID[3] => Equal44.IN8
i_command_ID[3] => Equal45.IN8
i_command_ID[3] => Equal46.IN8
i_command_ID[3] => Equal47.IN8
i_command_ID[4] => Mux1.IN10
i_command_ID[4] => Mux1.IN11
i_command_ID[4] => Mux1.IN12
i_command_ID[4] => Mux1.IN13
i_command_ID[4] => Mux1.IN14
i_command_ID[4] => Mux1.IN15
i_command_ID[4] => Mux38.IN2
i_command_ID[4] => Mux39.IN2
i_command_ID[4] => Mux40.IN2
i_command_ID[4] => Mux41.IN2
i_command_ID[4] => Mux42.IN2
i_command_ID[4] => Mux43.IN2
i_command_ID[4] => Mux44.IN2
i_command_ID[4] => Mux45.IN2
i_command_ID[4] => Mux46.IN2
i_command_ID[4] => Mux47.IN2
i_command_ID[4] => Mux48.IN2
i_command_ID[4] => Mux49.IN2
i_command_ID[4] => Mux50.IN2
i_command_ID[4] => Mux51.IN2
i_command_ID[4] => Mux52.IN2
i_command_ID[4] => Mux53.IN2
i_command_ID[4] => Mux54.IN2
i_command_ID[4] => Mux55.IN2
i_command_ID[4] => Mux56.IN2
i_command_ID[4] => Mux57.IN2
i_command_ID[4] => Mux58.IN2
i_command_ID[4] => Mux59.IN2
i_command_ID[4] => Mux60.IN2
i_command_ID[4] => Mux61.IN2
i_command_ID[4] => Mux62.IN2
i_command_ID[4] => Mux63.IN2
i_command_ID[4] => Mux64.IN2
i_command_ID[4] => Mux65.IN2
i_command_ID[4] => Mux66.IN2
i_command_ID[4] => Mux67.IN2
i_command_ID[4] => Mux68.IN2
i_command_ID[4] => Mux69.IN2
i_command_ID[4] => Equal11.IN7
i_command_ID[4] => Equal12.IN7
i_command_ID[4] => Equal13.IN7
i_command_ID[4] => Equal14.IN7
i_command_ID[4] => Equal15.IN7
i_command_ID[4] => Equal16.IN7
i_command_ID[4] => Equal17.IN7
i_command_ID[4] => Equal18.IN7
i_command_ID[4] => Equal19.IN7
i_command_ID[4] => Equal20.IN7
i_command_ID[4] => Equal21.IN7
i_command_ID[4] => Equal22.IN7
i_command_ID[4] => Equal23.IN7
i_command_ID[4] => Equal24.IN7
i_command_ID[4] => Equal25.IN7
i_command_ID[4] => Equal26.IN7
i_command_ID[4] => Equal27.IN7
i_command_ID[4] => Equal28.IN7
i_command_ID[4] => Equal29.IN7
i_command_ID[4] => Equal30.IN7
i_command_ID[4] => Equal31.IN7
i_command_ID[4] => Equal32.IN7
i_command_ID[4] => Equal33.IN7
i_command_ID[4] => Equal43.IN7
i_command_ID[4] => Equal44.IN7
i_command_ID[4] => Equal45.IN7
i_command_ID[4] => Equal46.IN7
i_command_ID[4] => Equal47.IN7
i_command_ID[5] => Mux0.IN10
i_command_ID[5] => Mux0.IN11
i_command_ID[5] => Mux0.IN12
i_command_ID[5] => Mux0.IN13
i_command_ID[5] => Mux0.IN14
i_command_ID[5] => Mux0.IN15
i_command_ID[5] => Mux38.IN1
i_command_ID[5] => Mux39.IN1
i_command_ID[5] => Mux40.IN1
i_command_ID[5] => Mux41.IN1
i_command_ID[5] => Mux42.IN1
i_command_ID[5] => Mux43.IN1
i_command_ID[5] => Mux44.IN1
i_command_ID[5] => Mux45.IN1
i_command_ID[5] => Mux46.IN1
i_command_ID[5] => Mux47.IN1
i_command_ID[5] => Mux48.IN1
i_command_ID[5] => Mux49.IN1
i_command_ID[5] => Mux50.IN1
i_command_ID[5] => Mux51.IN1
i_command_ID[5] => Mux52.IN1
i_command_ID[5] => Mux53.IN1
i_command_ID[5] => Mux54.IN1
i_command_ID[5] => Mux55.IN1
i_command_ID[5] => Mux56.IN1
i_command_ID[5] => Mux57.IN1
i_command_ID[5] => Mux58.IN1
i_command_ID[5] => Mux59.IN1
i_command_ID[5] => Mux60.IN1
i_command_ID[5] => Mux61.IN1
i_command_ID[5] => Mux62.IN1
i_command_ID[5] => Mux63.IN1
i_command_ID[5] => Mux64.IN1
i_command_ID[5] => Mux65.IN1
i_command_ID[5] => Mux66.IN1
i_command_ID[5] => Mux67.IN1
i_command_ID[5] => Mux68.IN1
i_command_ID[5] => Mux69.IN1
i_command_ID[5] => Equal11.IN6
i_command_ID[5] => Equal12.IN6
i_command_ID[5] => Equal13.IN6
i_command_ID[5] => Equal14.IN6
i_command_ID[5] => Equal15.IN6
i_command_ID[5] => Equal16.IN6
i_command_ID[5] => Equal17.IN6
i_command_ID[5] => Equal18.IN6
i_command_ID[5] => Equal19.IN6
i_command_ID[5] => Equal20.IN6
i_command_ID[5] => Equal21.IN6
i_command_ID[5] => Equal22.IN6
i_command_ID[5] => Equal23.IN6
i_command_ID[5] => Equal24.IN6
i_command_ID[5] => Equal25.IN6
i_command_ID[5] => Equal26.IN6
i_command_ID[5] => Equal27.IN6
i_command_ID[5] => Equal28.IN6
i_command_ID[5] => Equal29.IN6
i_command_ID[5] => Equal30.IN6
i_command_ID[5] => Equal31.IN6
i_command_ID[5] => Equal32.IN6
i_command_ID[5] => Equal33.IN6
i_command_ID[5] => Equal43.IN6
i_command_ID[5] => Equal44.IN6
i_command_ID[5] => Equal45.IN6
i_command_ID[5] => Equal46.IN6
i_command_ID[5] => Equal47.IN6
i_argument[0] => cmd_argument.DATAA
i_argument[0] => Mux69.IN7
i_argument[0] => Mux69.IN8
i_argument[0] => Mux69.IN9
i_argument[0] => Mux69.IN10
i_argument[0] => Mux69.IN11
i_argument[0] => Mux69.IN12
i_argument[0] => Mux69.IN13
i_argument[0] => Mux69.IN14
i_argument[0] => Mux69.IN15
i_argument[0] => Mux69.IN16
i_argument[0] => Mux69.IN17
i_argument[0] => Mux69.IN18
i_argument[0] => Mux69.IN19
i_argument[0] => Mux69.IN20
i_argument[0] => Mux69.IN21
i_argument[0] => Mux69.IN22
i_argument[0] => Mux69.IN23
i_argument[0] => Mux69.IN24
i_argument[0] => Mux69.IN25
i_argument[0] => Mux69.IN26
i_argument[0] => Mux69.IN27
i_argument[0] => Mux69.IN28
i_argument[0] => Mux69.IN29
i_argument[0] => Mux69.IN30
i_argument[0] => Mux69.IN31
i_argument[0] => Mux69.IN32
i_argument[0] => Mux69.IN33
i_argument[0] => Mux69.IN34
i_argument[0] => Mux69.IN35
i_argument[0] => Mux69.IN36
i_argument[0] => Mux69.IN37
i_argument[0] => Mux69.IN38
i_argument[0] => Mux69.IN39
i_argument[0] => Mux69.IN40
i_argument[0] => Mux69.IN41
i_argument[0] => Mux69.IN42
i_argument[0] => Mux69.IN43
i_argument[0] => Mux69.IN44
i_argument[0] => Mux69.IN45
i_argument[0] => Mux69.IN46
i_argument[0] => Mux69.IN47
i_argument[0] => Mux69.IN48
i_argument[0] => Mux69.IN49
i_argument[0] => Mux69.IN50
i_argument[0] => Mux69.IN51
i_argument[0] => Mux69.IN52
i_argument[0] => Mux69.IN53
i_argument[0] => Mux69.IN54
i_argument[0] => Mux69.IN55
i_argument[0] => Mux69.IN56
i_argument[0] => Mux69.IN57
i_argument[0] => Mux69.IN58
i_argument[0] => Mux69.IN59
i_argument[0] => Mux69.IN60
i_argument[0] => Mux69.IN61
i_argument[0] => Mux69.IN62
i_argument[0] => Mux69.IN63
i_argument[0] => Mux69.IN64
i_argument[0] => Mux69.IN65
i_argument[0] => Mux69.IN66
i_argument[0] => Mux69.IN67
i_argument[0] => Mux69.IN68
i_argument[0] => Mux69.IN69
i_argument[0] => cmd_argument[0].DATAA
i_argument[1] => cmd_argument.DATAA
i_argument[1] => Mux68.IN7
i_argument[1] => Mux68.IN8
i_argument[1] => Mux68.IN9
i_argument[1] => Mux68.IN10
i_argument[1] => Mux68.IN11
i_argument[1] => Mux68.IN12
i_argument[1] => Mux68.IN13
i_argument[1] => Mux68.IN14
i_argument[1] => Mux68.IN15
i_argument[1] => Mux68.IN16
i_argument[1] => Mux68.IN17
i_argument[1] => Mux68.IN18
i_argument[1] => Mux68.IN19
i_argument[1] => Mux68.IN20
i_argument[1] => Mux68.IN21
i_argument[1] => Mux68.IN22
i_argument[1] => Mux68.IN23
i_argument[1] => Mux68.IN24
i_argument[1] => Mux68.IN25
i_argument[1] => Mux68.IN26
i_argument[1] => Mux68.IN27
i_argument[1] => Mux68.IN28
i_argument[1] => Mux68.IN29
i_argument[1] => Mux68.IN30
i_argument[1] => Mux68.IN31
i_argument[1] => Mux68.IN32
i_argument[1] => Mux68.IN33
i_argument[1] => Mux68.IN34
i_argument[1] => Mux68.IN35
i_argument[1] => Mux68.IN36
i_argument[1] => Mux68.IN37
i_argument[1] => Mux68.IN38
i_argument[1] => Mux68.IN39
i_argument[1] => Mux68.IN40
i_argument[1] => Mux68.IN41
i_argument[1] => Mux68.IN42
i_argument[1] => Mux68.IN43
i_argument[1] => Mux68.IN44
i_argument[1] => Mux68.IN45
i_argument[1] => Mux68.IN46
i_argument[1] => Mux68.IN47
i_argument[1] => Mux68.IN48
i_argument[1] => Mux68.IN49
i_argument[1] => Mux68.IN50
i_argument[1] => Mux68.IN51
i_argument[1] => Mux68.IN52
i_argument[1] => Mux68.IN53
i_argument[1] => Mux68.IN54
i_argument[1] => Mux68.IN55
i_argument[1] => Mux68.IN56
i_argument[1] => Mux68.IN57
i_argument[1] => Mux68.IN58
i_argument[1] => Mux68.IN59
i_argument[1] => Mux68.IN60
i_argument[1] => Mux68.IN61
i_argument[1] => Mux68.IN62
i_argument[1] => Mux68.IN63
i_argument[1] => Mux68.IN64
i_argument[1] => Mux68.IN65
i_argument[1] => Mux68.IN66
i_argument[1] => Mux68.IN67
i_argument[1] => Mux68.IN68
i_argument[1] => Mux68.IN69
i_argument[1] => cmd_argument[1].DATAA
i_argument[2] => cmd_argument.DATAA
i_argument[2] => Mux67.IN7
i_argument[2] => Mux67.IN8
i_argument[2] => Mux67.IN9
i_argument[2] => Mux67.IN10
i_argument[2] => Mux67.IN11
i_argument[2] => Mux67.IN12
i_argument[2] => Mux67.IN13
i_argument[2] => Mux67.IN14
i_argument[2] => Mux67.IN15
i_argument[2] => Mux67.IN16
i_argument[2] => Mux67.IN17
i_argument[2] => Mux67.IN18
i_argument[2] => Mux67.IN19
i_argument[2] => Mux67.IN20
i_argument[2] => Mux67.IN21
i_argument[2] => Mux67.IN22
i_argument[2] => Mux67.IN23
i_argument[2] => Mux67.IN24
i_argument[2] => Mux67.IN25
i_argument[2] => Mux67.IN26
i_argument[2] => Mux67.IN27
i_argument[2] => Mux67.IN28
i_argument[2] => Mux67.IN29
i_argument[2] => Mux67.IN30
i_argument[2] => Mux67.IN31
i_argument[2] => Mux67.IN32
i_argument[2] => Mux67.IN33
i_argument[2] => Mux67.IN34
i_argument[2] => Mux67.IN35
i_argument[2] => Mux67.IN36
i_argument[2] => Mux67.IN37
i_argument[2] => Mux67.IN38
i_argument[2] => Mux67.IN39
i_argument[2] => Mux67.IN40
i_argument[2] => Mux67.IN41
i_argument[2] => Mux67.IN42
i_argument[2] => Mux67.IN43
i_argument[2] => Mux67.IN44
i_argument[2] => Mux67.IN45
i_argument[2] => Mux67.IN46
i_argument[2] => Mux67.IN47
i_argument[2] => Mux67.IN48
i_argument[2] => Mux67.IN49
i_argument[2] => Mux67.IN50
i_argument[2] => Mux67.IN51
i_argument[2] => Mux67.IN52
i_argument[2] => Mux67.IN53
i_argument[2] => Mux67.IN54
i_argument[2] => Mux67.IN55
i_argument[2] => Mux67.IN56
i_argument[2] => Mux67.IN57
i_argument[2] => Mux67.IN58
i_argument[2] => Mux67.IN59
i_argument[2] => Mux67.IN60
i_argument[2] => Mux67.IN61
i_argument[2] => Mux67.IN62
i_argument[2] => Mux67.IN63
i_argument[2] => Mux67.IN64
i_argument[2] => Mux67.IN65
i_argument[2] => Mux67.IN66
i_argument[2] => Mux67.IN67
i_argument[2] => Mux67.IN68
i_argument[2] => Mux67.IN69
i_argument[2] => cmd_argument[2].DATAA
i_argument[3] => cmd_argument.DATAA
i_argument[3] => Mux66.IN7
i_argument[3] => Mux66.IN8
i_argument[3] => Mux66.IN9
i_argument[3] => Mux66.IN10
i_argument[3] => Mux66.IN11
i_argument[3] => Mux66.IN12
i_argument[3] => Mux66.IN13
i_argument[3] => Mux66.IN14
i_argument[3] => Mux66.IN15
i_argument[3] => Mux66.IN16
i_argument[3] => Mux66.IN17
i_argument[3] => Mux66.IN18
i_argument[3] => Mux66.IN19
i_argument[3] => Mux66.IN20
i_argument[3] => Mux66.IN21
i_argument[3] => Mux66.IN22
i_argument[3] => Mux66.IN23
i_argument[3] => Mux66.IN24
i_argument[3] => Mux66.IN25
i_argument[3] => Mux66.IN26
i_argument[3] => Mux66.IN27
i_argument[3] => Mux66.IN28
i_argument[3] => Mux66.IN29
i_argument[3] => Mux66.IN30
i_argument[3] => Mux66.IN31
i_argument[3] => Mux66.IN32
i_argument[3] => Mux66.IN33
i_argument[3] => Mux66.IN34
i_argument[3] => Mux66.IN35
i_argument[3] => Mux66.IN36
i_argument[3] => Mux66.IN37
i_argument[3] => Mux66.IN38
i_argument[3] => Mux66.IN39
i_argument[3] => Mux66.IN40
i_argument[3] => Mux66.IN41
i_argument[3] => Mux66.IN42
i_argument[3] => Mux66.IN43
i_argument[3] => Mux66.IN44
i_argument[3] => Mux66.IN45
i_argument[3] => Mux66.IN46
i_argument[3] => Mux66.IN47
i_argument[3] => Mux66.IN48
i_argument[3] => Mux66.IN49
i_argument[3] => Mux66.IN50
i_argument[3] => Mux66.IN51
i_argument[3] => Mux66.IN52
i_argument[3] => Mux66.IN53
i_argument[3] => Mux66.IN54
i_argument[3] => Mux66.IN55
i_argument[3] => Mux66.IN56
i_argument[3] => Mux66.IN57
i_argument[3] => Mux66.IN58
i_argument[3] => Mux66.IN59
i_argument[3] => Mux66.IN60
i_argument[3] => Mux66.IN61
i_argument[3] => Mux66.IN62
i_argument[3] => Mux66.IN63
i_argument[3] => Mux66.IN64
i_argument[3] => Mux66.IN65
i_argument[3] => Mux66.IN66
i_argument[3] => Mux66.IN67
i_argument[3] => Mux66.IN68
i_argument[3] => Mux66.IN69
i_argument[3] => cmd_argument[3].DATAA
i_argument[4] => cmd_argument.DATAA
i_argument[4] => Mux65.IN7
i_argument[4] => Mux65.IN8
i_argument[4] => Mux65.IN9
i_argument[4] => Mux65.IN10
i_argument[4] => Mux65.IN11
i_argument[4] => Mux65.IN12
i_argument[4] => Mux65.IN13
i_argument[4] => Mux65.IN14
i_argument[4] => Mux65.IN15
i_argument[4] => Mux65.IN16
i_argument[4] => Mux65.IN17
i_argument[4] => Mux65.IN18
i_argument[4] => Mux65.IN19
i_argument[4] => Mux65.IN20
i_argument[4] => Mux65.IN21
i_argument[4] => Mux65.IN22
i_argument[4] => Mux65.IN23
i_argument[4] => Mux65.IN24
i_argument[4] => Mux65.IN25
i_argument[4] => Mux65.IN26
i_argument[4] => Mux65.IN27
i_argument[4] => Mux65.IN28
i_argument[4] => Mux65.IN29
i_argument[4] => Mux65.IN30
i_argument[4] => Mux65.IN31
i_argument[4] => Mux65.IN32
i_argument[4] => Mux65.IN33
i_argument[4] => Mux65.IN34
i_argument[4] => Mux65.IN35
i_argument[4] => Mux65.IN36
i_argument[4] => Mux65.IN37
i_argument[4] => Mux65.IN38
i_argument[4] => Mux65.IN39
i_argument[4] => Mux65.IN40
i_argument[4] => Mux65.IN41
i_argument[4] => Mux65.IN42
i_argument[4] => Mux65.IN43
i_argument[4] => Mux65.IN44
i_argument[4] => Mux65.IN45
i_argument[4] => Mux65.IN46
i_argument[4] => Mux65.IN47
i_argument[4] => Mux65.IN48
i_argument[4] => Mux65.IN49
i_argument[4] => Mux65.IN50
i_argument[4] => Mux65.IN51
i_argument[4] => Mux65.IN52
i_argument[4] => Mux65.IN53
i_argument[4] => Mux65.IN54
i_argument[4] => Mux65.IN55
i_argument[4] => Mux65.IN56
i_argument[4] => Mux65.IN57
i_argument[4] => Mux65.IN58
i_argument[4] => Mux65.IN59
i_argument[4] => Mux65.IN60
i_argument[4] => Mux65.IN61
i_argument[4] => Mux65.IN62
i_argument[4] => Mux65.IN63
i_argument[4] => Mux65.IN64
i_argument[4] => Mux65.IN65
i_argument[4] => Mux65.IN66
i_argument[4] => Mux65.IN67
i_argument[4] => Mux65.IN68
i_argument[4] => Mux65.IN69
i_argument[4] => cmd_argument[4].DATAA
i_argument[5] => cmd_argument.DATAA
i_argument[5] => Mux64.IN7
i_argument[5] => Mux64.IN8
i_argument[5] => Mux64.IN9
i_argument[5] => Mux64.IN10
i_argument[5] => Mux64.IN11
i_argument[5] => Mux64.IN12
i_argument[5] => Mux64.IN13
i_argument[5] => Mux64.IN14
i_argument[5] => Mux64.IN15
i_argument[5] => Mux64.IN16
i_argument[5] => Mux64.IN17
i_argument[5] => Mux64.IN18
i_argument[5] => Mux64.IN19
i_argument[5] => Mux64.IN20
i_argument[5] => Mux64.IN21
i_argument[5] => Mux64.IN22
i_argument[5] => Mux64.IN23
i_argument[5] => Mux64.IN24
i_argument[5] => Mux64.IN25
i_argument[5] => Mux64.IN26
i_argument[5] => Mux64.IN27
i_argument[5] => Mux64.IN28
i_argument[5] => Mux64.IN29
i_argument[5] => Mux64.IN30
i_argument[5] => Mux64.IN31
i_argument[5] => Mux64.IN32
i_argument[5] => Mux64.IN33
i_argument[5] => Mux64.IN34
i_argument[5] => Mux64.IN35
i_argument[5] => Mux64.IN36
i_argument[5] => Mux64.IN37
i_argument[5] => Mux64.IN38
i_argument[5] => Mux64.IN39
i_argument[5] => Mux64.IN40
i_argument[5] => Mux64.IN41
i_argument[5] => Mux64.IN42
i_argument[5] => Mux64.IN43
i_argument[5] => Mux64.IN44
i_argument[5] => Mux64.IN45
i_argument[5] => Mux64.IN46
i_argument[5] => Mux64.IN47
i_argument[5] => Mux64.IN48
i_argument[5] => Mux64.IN49
i_argument[5] => Mux64.IN50
i_argument[5] => Mux64.IN51
i_argument[5] => Mux64.IN52
i_argument[5] => Mux64.IN53
i_argument[5] => Mux64.IN54
i_argument[5] => Mux64.IN55
i_argument[5] => Mux64.IN56
i_argument[5] => Mux64.IN57
i_argument[5] => Mux64.IN58
i_argument[5] => Mux64.IN59
i_argument[5] => Mux64.IN60
i_argument[5] => Mux64.IN61
i_argument[5] => Mux64.IN62
i_argument[5] => Mux64.IN63
i_argument[5] => Mux64.IN64
i_argument[5] => Mux64.IN65
i_argument[5] => Mux64.IN66
i_argument[5] => Mux64.IN67
i_argument[5] => Mux64.IN68
i_argument[5] => Mux64.IN69
i_argument[5] => cmd_argument[5].DATAA
i_argument[6] => cmd_argument.DATAA
i_argument[6] => Mux63.IN7
i_argument[6] => Mux63.IN8
i_argument[6] => Mux63.IN9
i_argument[6] => Mux63.IN10
i_argument[6] => Mux63.IN11
i_argument[6] => Mux63.IN12
i_argument[6] => Mux63.IN13
i_argument[6] => Mux63.IN14
i_argument[6] => Mux63.IN15
i_argument[6] => Mux63.IN16
i_argument[6] => Mux63.IN17
i_argument[6] => Mux63.IN18
i_argument[6] => Mux63.IN19
i_argument[6] => Mux63.IN20
i_argument[6] => Mux63.IN21
i_argument[6] => Mux63.IN22
i_argument[6] => Mux63.IN23
i_argument[6] => Mux63.IN24
i_argument[6] => Mux63.IN25
i_argument[6] => Mux63.IN26
i_argument[6] => Mux63.IN27
i_argument[6] => Mux63.IN28
i_argument[6] => Mux63.IN29
i_argument[6] => Mux63.IN30
i_argument[6] => Mux63.IN31
i_argument[6] => Mux63.IN32
i_argument[6] => Mux63.IN33
i_argument[6] => Mux63.IN34
i_argument[6] => Mux63.IN35
i_argument[6] => Mux63.IN36
i_argument[6] => Mux63.IN37
i_argument[6] => Mux63.IN38
i_argument[6] => Mux63.IN39
i_argument[6] => Mux63.IN40
i_argument[6] => Mux63.IN41
i_argument[6] => Mux63.IN42
i_argument[6] => Mux63.IN43
i_argument[6] => Mux63.IN44
i_argument[6] => Mux63.IN45
i_argument[6] => Mux63.IN46
i_argument[6] => Mux63.IN47
i_argument[6] => Mux63.IN48
i_argument[6] => Mux63.IN49
i_argument[6] => Mux63.IN50
i_argument[6] => Mux63.IN51
i_argument[6] => Mux63.IN52
i_argument[6] => Mux63.IN53
i_argument[6] => Mux63.IN54
i_argument[6] => Mux63.IN55
i_argument[6] => Mux63.IN56
i_argument[6] => Mux63.IN57
i_argument[6] => Mux63.IN58
i_argument[6] => Mux63.IN59
i_argument[6] => Mux63.IN60
i_argument[6] => Mux63.IN61
i_argument[6] => Mux63.IN62
i_argument[6] => Mux63.IN63
i_argument[6] => Mux63.IN64
i_argument[6] => Mux63.IN65
i_argument[6] => Mux63.IN66
i_argument[6] => Mux63.IN67
i_argument[6] => Mux63.IN68
i_argument[6] => Mux63.IN69
i_argument[6] => cmd_argument[6].DATAA
i_argument[7] => cmd_argument.DATAA
i_argument[7] => Mux62.IN7
i_argument[7] => Mux62.IN8
i_argument[7] => Mux62.IN9
i_argument[7] => Mux62.IN10
i_argument[7] => Mux62.IN11
i_argument[7] => Mux62.IN12
i_argument[7] => Mux62.IN13
i_argument[7] => Mux62.IN14
i_argument[7] => Mux62.IN15
i_argument[7] => Mux62.IN16
i_argument[7] => Mux62.IN17
i_argument[7] => Mux62.IN18
i_argument[7] => Mux62.IN19
i_argument[7] => Mux62.IN20
i_argument[7] => Mux62.IN21
i_argument[7] => Mux62.IN22
i_argument[7] => Mux62.IN23
i_argument[7] => Mux62.IN24
i_argument[7] => Mux62.IN25
i_argument[7] => Mux62.IN26
i_argument[7] => Mux62.IN27
i_argument[7] => Mux62.IN28
i_argument[7] => Mux62.IN29
i_argument[7] => Mux62.IN30
i_argument[7] => Mux62.IN31
i_argument[7] => Mux62.IN32
i_argument[7] => Mux62.IN33
i_argument[7] => Mux62.IN34
i_argument[7] => Mux62.IN35
i_argument[7] => Mux62.IN36
i_argument[7] => Mux62.IN37
i_argument[7] => Mux62.IN38
i_argument[7] => Mux62.IN39
i_argument[7] => Mux62.IN40
i_argument[7] => Mux62.IN41
i_argument[7] => Mux62.IN42
i_argument[7] => Mux62.IN43
i_argument[7] => Mux62.IN44
i_argument[7] => Mux62.IN45
i_argument[7] => Mux62.IN46
i_argument[7] => Mux62.IN47
i_argument[7] => Mux62.IN48
i_argument[7] => Mux62.IN49
i_argument[7] => Mux62.IN50
i_argument[7] => Mux62.IN51
i_argument[7] => Mux62.IN52
i_argument[7] => Mux62.IN53
i_argument[7] => Mux62.IN54
i_argument[7] => Mux62.IN55
i_argument[7] => Mux62.IN56
i_argument[7] => Mux62.IN57
i_argument[7] => Mux62.IN58
i_argument[7] => Mux62.IN59
i_argument[7] => Mux62.IN60
i_argument[7] => Mux62.IN61
i_argument[7] => Mux62.IN62
i_argument[7] => Mux62.IN63
i_argument[7] => Mux62.IN64
i_argument[7] => Mux62.IN65
i_argument[7] => Mux62.IN66
i_argument[7] => Mux62.IN67
i_argument[7] => Mux62.IN68
i_argument[7] => Mux62.IN69
i_argument[7] => cmd_argument[7].DATAA
i_argument[8] => cmd_argument.DATAA
i_argument[8] => Mux61.IN7
i_argument[8] => Mux61.IN8
i_argument[8] => Mux61.IN9
i_argument[8] => Mux61.IN10
i_argument[8] => Mux61.IN11
i_argument[8] => Mux61.IN12
i_argument[8] => Mux61.IN13
i_argument[8] => Mux61.IN14
i_argument[8] => Mux61.IN15
i_argument[8] => Mux61.IN16
i_argument[8] => Mux61.IN17
i_argument[8] => Mux61.IN18
i_argument[8] => Mux61.IN19
i_argument[8] => Mux61.IN20
i_argument[8] => Mux61.IN21
i_argument[8] => Mux61.IN22
i_argument[8] => Mux61.IN23
i_argument[8] => Mux61.IN24
i_argument[8] => Mux61.IN25
i_argument[8] => Mux61.IN26
i_argument[8] => Mux61.IN27
i_argument[8] => Mux61.IN28
i_argument[8] => Mux61.IN29
i_argument[8] => Mux61.IN30
i_argument[8] => Mux61.IN31
i_argument[8] => Mux61.IN32
i_argument[8] => Mux61.IN33
i_argument[8] => Mux61.IN34
i_argument[8] => Mux61.IN35
i_argument[8] => Mux61.IN36
i_argument[8] => Mux61.IN37
i_argument[8] => Mux61.IN38
i_argument[8] => Mux61.IN39
i_argument[8] => Mux61.IN40
i_argument[8] => Mux61.IN41
i_argument[8] => Mux61.IN42
i_argument[8] => Mux61.IN43
i_argument[8] => Mux61.IN44
i_argument[8] => Mux61.IN45
i_argument[8] => Mux61.IN46
i_argument[8] => Mux61.IN47
i_argument[8] => Mux61.IN48
i_argument[8] => Mux61.IN49
i_argument[8] => Mux61.IN50
i_argument[8] => Mux61.IN51
i_argument[8] => Mux61.IN52
i_argument[8] => Mux61.IN53
i_argument[8] => Mux61.IN54
i_argument[8] => Mux61.IN55
i_argument[8] => Mux61.IN56
i_argument[8] => Mux61.IN57
i_argument[8] => Mux61.IN58
i_argument[8] => Mux61.IN59
i_argument[8] => Mux61.IN60
i_argument[8] => Mux61.IN61
i_argument[8] => Mux61.IN62
i_argument[8] => Mux61.IN63
i_argument[8] => Mux61.IN64
i_argument[8] => Mux61.IN65
i_argument[8] => Mux61.IN66
i_argument[8] => Mux61.IN67
i_argument[8] => Mux61.IN68
i_argument[8] => Mux61.IN69
i_argument[8] => cmd_argument[8].DATAA
i_argument[9] => cmd_argument.DATAA
i_argument[9] => Mux60.IN7
i_argument[9] => Mux60.IN8
i_argument[9] => Mux60.IN9
i_argument[9] => Mux60.IN10
i_argument[9] => Mux60.IN11
i_argument[9] => Mux60.IN12
i_argument[9] => Mux60.IN13
i_argument[9] => Mux60.IN14
i_argument[9] => Mux60.IN15
i_argument[9] => Mux60.IN16
i_argument[9] => Mux60.IN17
i_argument[9] => Mux60.IN18
i_argument[9] => Mux60.IN19
i_argument[9] => Mux60.IN20
i_argument[9] => Mux60.IN21
i_argument[9] => Mux60.IN22
i_argument[9] => Mux60.IN23
i_argument[9] => Mux60.IN24
i_argument[9] => Mux60.IN25
i_argument[9] => Mux60.IN26
i_argument[9] => Mux60.IN27
i_argument[9] => Mux60.IN28
i_argument[9] => Mux60.IN29
i_argument[9] => Mux60.IN30
i_argument[9] => Mux60.IN31
i_argument[9] => Mux60.IN32
i_argument[9] => Mux60.IN33
i_argument[9] => Mux60.IN34
i_argument[9] => Mux60.IN35
i_argument[9] => Mux60.IN36
i_argument[9] => Mux60.IN37
i_argument[9] => Mux60.IN38
i_argument[9] => Mux60.IN39
i_argument[9] => Mux60.IN40
i_argument[9] => Mux60.IN41
i_argument[9] => Mux60.IN42
i_argument[9] => Mux60.IN43
i_argument[9] => Mux60.IN44
i_argument[9] => Mux60.IN45
i_argument[9] => Mux60.IN46
i_argument[9] => Mux60.IN47
i_argument[9] => Mux60.IN48
i_argument[9] => Mux60.IN49
i_argument[9] => Mux60.IN50
i_argument[9] => Mux60.IN51
i_argument[9] => Mux60.IN52
i_argument[9] => Mux60.IN53
i_argument[9] => Mux60.IN54
i_argument[9] => Mux60.IN55
i_argument[9] => Mux60.IN56
i_argument[9] => Mux60.IN57
i_argument[9] => Mux60.IN58
i_argument[9] => Mux60.IN59
i_argument[9] => Mux60.IN60
i_argument[9] => Mux60.IN61
i_argument[9] => Mux60.IN62
i_argument[9] => Mux60.IN63
i_argument[9] => Mux60.IN64
i_argument[9] => Mux60.IN65
i_argument[9] => Mux60.IN66
i_argument[9] => Mux60.IN67
i_argument[9] => Mux60.IN68
i_argument[9] => Mux60.IN69
i_argument[9] => cmd_argument[9].DATAA
i_argument[10] => cmd_argument.DATAA
i_argument[10] => Mux59.IN7
i_argument[10] => Mux59.IN8
i_argument[10] => Mux59.IN9
i_argument[10] => Mux59.IN10
i_argument[10] => Mux59.IN11
i_argument[10] => Mux59.IN12
i_argument[10] => Mux59.IN13
i_argument[10] => Mux59.IN14
i_argument[10] => Mux59.IN15
i_argument[10] => Mux59.IN16
i_argument[10] => Mux59.IN17
i_argument[10] => Mux59.IN18
i_argument[10] => Mux59.IN19
i_argument[10] => Mux59.IN20
i_argument[10] => Mux59.IN21
i_argument[10] => Mux59.IN22
i_argument[10] => Mux59.IN23
i_argument[10] => Mux59.IN24
i_argument[10] => Mux59.IN25
i_argument[10] => Mux59.IN26
i_argument[10] => Mux59.IN27
i_argument[10] => Mux59.IN28
i_argument[10] => Mux59.IN29
i_argument[10] => Mux59.IN30
i_argument[10] => Mux59.IN31
i_argument[10] => Mux59.IN32
i_argument[10] => Mux59.IN33
i_argument[10] => Mux59.IN34
i_argument[10] => Mux59.IN35
i_argument[10] => Mux59.IN36
i_argument[10] => Mux59.IN37
i_argument[10] => Mux59.IN38
i_argument[10] => Mux59.IN39
i_argument[10] => Mux59.IN40
i_argument[10] => Mux59.IN41
i_argument[10] => Mux59.IN42
i_argument[10] => Mux59.IN43
i_argument[10] => Mux59.IN44
i_argument[10] => Mux59.IN45
i_argument[10] => Mux59.IN46
i_argument[10] => Mux59.IN47
i_argument[10] => Mux59.IN48
i_argument[10] => Mux59.IN49
i_argument[10] => Mux59.IN50
i_argument[10] => Mux59.IN51
i_argument[10] => Mux59.IN52
i_argument[10] => Mux59.IN53
i_argument[10] => Mux59.IN54
i_argument[10] => Mux59.IN55
i_argument[10] => Mux59.IN56
i_argument[10] => Mux59.IN57
i_argument[10] => Mux59.IN58
i_argument[10] => Mux59.IN59
i_argument[10] => Mux59.IN60
i_argument[10] => Mux59.IN61
i_argument[10] => Mux59.IN62
i_argument[10] => Mux59.IN63
i_argument[10] => Mux59.IN64
i_argument[10] => Mux59.IN65
i_argument[10] => Mux59.IN66
i_argument[10] => Mux59.IN67
i_argument[10] => Mux59.IN68
i_argument[10] => Mux59.IN69
i_argument[10] => cmd_argument[10].DATAA
i_argument[11] => cmd_argument.DATAA
i_argument[11] => Mux58.IN7
i_argument[11] => Mux58.IN8
i_argument[11] => Mux58.IN9
i_argument[11] => Mux58.IN10
i_argument[11] => Mux58.IN11
i_argument[11] => Mux58.IN12
i_argument[11] => Mux58.IN13
i_argument[11] => Mux58.IN14
i_argument[11] => Mux58.IN15
i_argument[11] => Mux58.IN16
i_argument[11] => Mux58.IN17
i_argument[11] => Mux58.IN18
i_argument[11] => Mux58.IN19
i_argument[11] => Mux58.IN20
i_argument[11] => Mux58.IN21
i_argument[11] => Mux58.IN22
i_argument[11] => Mux58.IN23
i_argument[11] => Mux58.IN24
i_argument[11] => Mux58.IN25
i_argument[11] => Mux58.IN26
i_argument[11] => Mux58.IN27
i_argument[11] => Mux58.IN28
i_argument[11] => Mux58.IN29
i_argument[11] => Mux58.IN30
i_argument[11] => Mux58.IN31
i_argument[11] => Mux58.IN32
i_argument[11] => Mux58.IN33
i_argument[11] => Mux58.IN34
i_argument[11] => Mux58.IN35
i_argument[11] => Mux58.IN36
i_argument[11] => Mux58.IN37
i_argument[11] => Mux58.IN38
i_argument[11] => Mux58.IN39
i_argument[11] => Mux58.IN40
i_argument[11] => Mux58.IN41
i_argument[11] => Mux58.IN42
i_argument[11] => Mux58.IN43
i_argument[11] => Mux58.IN44
i_argument[11] => Mux58.IN45
i_argument[11] => Mux58.IN46
i_argument[11] => Mux58.IN47
i_argument[11] => Mux58.IN48
i_argument[11] => Mux58.IN49
i_argument[11] => Mux58.IN50
i_argument[11] => Mux58.IN51
i_argument[11] => Mux58.IN52
i_argument[11] => Mux58.IN53
i_argument[11] => Mux58.IN54
i_argument[11] => Mux58.IN55
i_argument[11] => Mux58.IN56
i_argument[11] => Mux58.IN57
i_argument[11] => Mux58.IN58
i_argument[11] => Mux58.IN59
i_argument[11] => Mux58.IN60
i_argument[11] => Mux58.IN61
i_argument[11] => Mux58.IN62
i_argument[11] => Mux58.IN63
i_argument[11] => Mux58.IN64
i_argument[11] => Mux58.IN65
i_argument[11] => Mux58.IN66
i_argument[11] => Mux58.IN67
i_argument[11] => Mux58.IN68
i_argument[11] => Mux58.IN69
i_argument[11] => cmd_argument[11].DATAA
i_argument[12] => cmd_argument.DATAA
i_argument[12] => Mux57.IN7
i_argument[12] => Mux57.IN8
i_argument[12] => Mux57.IN9
i_argument[12] => Mux57.IN10
i_argument[12] => Mux57.IN11
i_argument[12] => Mux57.IN12
i_argument[12] => Mux57.IN13
i_argument[12] => Mux57.IN14
i_argument[12] => Mux57.IN15
i_argument[12] => Mux57.IN16
i_argument[12] => Mux57.IN17
i_argument[12] => Mux57.IN18
i_argument[12] => Mux57.IN19
i_argument[12] => Mux57.IN20
i_argument[12] => Mux57.IN21
i_argument[12] => Mux57.IN22
i_argument[12] => Mux57.IN23
i_argument[12] => Mux57.IN24
i_argument[12] => Mux57.IN25
i_argument[12] => Mux57.IN26
i_argument[12] => Mux57.IN27
i_argument[12] => Mux57.IN28
i_argument[12] => Mux57.IN29
i_argument[12] => Mux57.IN30
i_argument[12] => Mux57.IN31
i_argument[12] => Mux57.IN32
i_argument[12] => Mux57.IN33
i_argument[12] => Mux57.IN34
i_argument[12] => Mux57.IN35
i_argument[12] => Mux57.IN36
i_argument[12] => Mux57.IN37
i_argument[12] => Mux57.IN38
i_argument[12] => Mux57.IN39
i_argument[12] => Mux57.IN40
i_argument[12] => Mux57.IN41
i_argument[12] => Mux57.IN42
i_argument[12] => Mux57.IN43
i_argument[12] => Mux57.IN44
i_argument[12] => Mux57.IN45
i_argument[12] => Mux57.IN46
i_argument[12] => Mux57.IN47
i_argument[12] => Mux57.IN48
i_argument[12] => Mux57.IN49
i_argument[12] => Mux57.IN50
i_argument[12] => Mux57.IN51
i_argument[12] => Mux57.IN52
i_argument[12] => Mux57.IN53
i_argument[12] => Mux57.IN54
i_argument[12] => Mux57.IN55
i_argument[12] => Mux57.IN56
i_argument[12] => Mux57.IN57
i_argument[12] => Mux57.IN58
i_argument[12] => Mux57.IN59
i_argument[12] => Mux57.IN60
i_argument[12] => Mux57.IN61
i_argument[12] => Mux57.IN62
i_argument[12] => Mux57.IN63
i_argument[12] => Mux57.IN64
i_argument[12] => Mux57.IN65
i_argument[12] => Mux57.IN66
i_argument[12] => Mux57.IN67
i_argument[12] => Mux57.IN68
i_argument[12] => Mux57.IN69
i_argument[12] => cmd_argument[12].DATAA
i_argument[13] => cmd_argument.DATAA
i_argument[13] => Mux56.IN7
i_argument[13] => Mux56.IN8
i_argument[13] => Mux56.IN9
i_argument[13] => Mux56.IN10
i_argument[13] => Mux56.IN11
i_argument[13] => Mux56.IN12
i_argument[13] => Mux56.IN13
i_argument[13] => Mux56.IN14
i_argument[13] => Mux56.IN15
i_argument[13] => Mux56.IN16
i_argument[13] => Mux56.IN17
i_argument[13] => Mux56.IN18
i_argument[13] => Mux56.IN19
i_argument[13] => Mux56.IN20
i_argument[13] => Mux56.IN21
i_argument[13] => Mux56.IN22
i_argument[13] => Mux56.IN23
i_argument[13] => Mux56.IN24
i_argument[13] => Mux56.IN25
i_argument[13] => Mux56.IN26
i_argument[13] => Mux56.IN27
i_argument[13] => Mux56.IN28
i_argument[13] => Mux56.IN29
i_argument[13] => Mux56.IN30
i_argument[13] => Mux56.IN31
i_argument[13] => Mux56.IN32
i_argument[13] => Mux56.IN33
i_argument[13] => Mux56.IN34
i_argument[13] => Mux56.IN35
i_argument[13] => Mux56.IN36
i_argument[13] => Mux56.IN37
i_argument[13] => Mux56.IN38
i_argument[13] => Mux56.IN39
i_argument[13] => Mux56.IN40
i_argument[13] => Mux56.IN41
i_argument[13] => Mux56.IN42
i_argument[13] => Mux56.IN43
i_argument[13] => Mux56.IN44
i_argument[13] => Mux56.IN45
i_argument[13] => Mux56.IN46
i_argument[13] => Mux56.IN47
i_argument[13] => Mux56.IN48
i_argument[13] => Mux56.IN49
i_argument[13] => Mux56.IN50
i_argument[13] => Mux56.IN51
i_argument[13] => Mux56.IN52
i_argument[13] => Mux56.IN53
i_argument[13] => Mux56.IN54
i_argument[13] => Mux56.IN55
i_argument[13] => Mux56.IN56
i_argument[13] => Mux56.IN57
i_argument[13] => Mux56.IN58
i_argument[13] => Mux56.IN59
i_argument[13] => Mux56.IN60
i_argument[13] => Mux56.IN61
i_argument[13] => Mux56.IN62
i_argument[13] => Mux56.IN63
i_argument[13] => Mux56.IN64
i_argument[13] => Mux56.IN65
i_argument[13] => Mux56.IN66
i_argument[13] => Mux56.IN67
i_argument[13] => Mux56.IN68
i_argument[13] => Mux56.IN69
i_argument[13] => cmd_argument[13].DATAA
i_argument[14] => cmd_argument.DATAA
i_argument[14] => Mux55.IN7
i_argument[14] => Mux55.IN8
i_argument[14] => Mux55.IN9
i_argument[14] => Mux55.IN10
i_argument[14] => Mux55.IN11
i_argument[14] => Mux55.IN12
i_argument[14] => Mux55.IN13
i_argument[14] => Mux55.IN14
i_argument[14] => Mux55.IN15
i_argument[14] => Mux55.IN16
i_argument[14] => Mux55.IN17
i_argument[14] => Mux55.IN18
i_argument[14] => Mux55.IN19
i_argument[14] => Mux55.IN20
i_argument[14] => Mux55.IN21
i_argument[14] => Mux55.IN22
i_argument[14] => Mux55.IN23
i_argument[14] => Mux55.IN24
i_argument[14] => Mux55.IN25
i_argument[14] => Mux55.IN26
i_argument[14] => Mux55.IN27
i_argument[14] => Mux55.IN28
i_argument[14] => Mux55.IN29
i_argument[14] => Mux55.IN30
i_argument[14] => Mux55.IN31
i_argument[14] => Mux55.IN32
i_argument[14] => Mux55.IN33
i_argument[14] => Mux55.IN34
i_argument[14] => Mux55.IN35
i_argument[14] => Mux55.IN36
i_argument[14] => Mux55.IN37
i_argument[14] => Mux55.IN38
i_argument[14] => Mux55.IN39
i_argument[14] => Mux55.IN40
i_argument[14] => Mux55.IN41
i_argument[14] => Mux55.IN42
i_argument[14] => Mux55.IN43
i_argument[14] => Mux55.IN44
i_argument[14] => Mux55.IN45
i_argument[14] => Mux55.IN46
i_argument[14] => Mux55.IN47
i_argument[14] => Mux55.IN48
i_argument[14] => Mux55.IN49
i_argument[14] => Mux55.IN50
i_argument[14] => Mux55.IN51
i_argument[14] => Mux55.IN52
i_argument[14] => Mux55.IN53
i_argument[14] => Mux55.IN54
i_argument[14] => Mux55.IN55
i_argument[14] => Mux55.IN56
i_argument[14] => Mux55.IN57
i_argument[14] => Mux55.IN58
i_argument[14] => Mux55.IN59
i_argument[14] => Mux55.IN60
i_argument[14] => Mux55.IN61
i_argument[14] => Mux55.IN62
i_argument[14] => Mux55.IN63
i_argument[14] => Mux55.IN64
i_argument[14] => Mux55.IN65
i_argument[14] => Mux55.IN66
i_argument[14] => Mux55.IN67
i_argument[14] => Mux55.IN68
i_argument[14] => Mux55.IN69
i_argument[14] => cmd_argument[14].DATAA
i_argument[15] => cmd_argument.DATAA
i_argument[15] => Mux54.IN7
i_argument[15] => Mux54.IN8
i_argument[15] => Mux54.IN9
i_argument[15] => Mux54.IN10
i_argument[15] => Mux54.IN11
i_argument[15] => Mux54.IN12
i_argument[15] => Mux54.IN13
i_argument[15] => Mux54.IN14
i_argument[15] => Mux54.IN15
i_argument[15] => Mux54.IN16
i_argument[15] => Mux54.IN17
i_argument[15] => Mux54.IN18
i_argument[15] => Mux54.IN19
i_argument[15] => Mux54.IN20
i_argument[15] => Mux54.IN21
i_argument[15] => Mux54.IN22
i_argument[15] => Mux54.IN23
i_argument[15] => Mux54.IN24
i_argument[15] => Mux54.IN25
i_argument[15] => Mux54.IN26
i_argument[15] => Mux54.IN27
i_argument[15] => Mux54.IN28
i_argument[15] => Mux54.IN29
i_argument[15] => Mux54.IN30
i_argument[15] => Mux54.IN31
i_argument[15] => Mux54.IN32
i_argument[15] => Mux54.IN33
i_argument[15] => Mux54.IN34
i_argument[15] => Mux54.IN35
i_argument[15] => Mux54.IN36
i_argument[15] => Mux54.IN37
i_argument[15] => Mux54.IN38
i_argument[15] => Mux54.IN39
i_argument[15] => Mux54.IN40
i_argument[15] => Mux54.IN41
i_argument[15] => Mux54.IN42
i_argument[15] => Mux54.IN43
i_argument[15] => Mux54.IN44
i_argument[15] => Mux54.IN45
i_argument[15] => Mux54.IN46
i_argument[15] => Mux54.IN47
i_argument[15] => Mux54.IN48
i_argument[15] => Mux54.IN49
i_argument[15] => Mux54.IN50
i_argument[15] => Mux54.IN51
i_argument[15] => Mux54.IN52
i_argument[15] => Mux54.IN53
i_argument[15] => Mux54.IN54
i_argument[15] => Mux54.IN55
i_argument[15] => Mux54.IN56
i_argument[15] => Mux54.IN57
i_argument[15] => Mux54.IN58
i_argument[15] => Mux54.IN59
i_argument[15] => Mux54.IN60
i_argument[15] => Mux54.IN61
i_argument[15] => Mux54.IN62
i_argument[15] => Mux54.IN63
i_argument[15] => Mux54.IN64
i_argument[15] => Mux54.IN65
i_argument[15] => Mux54.IN66
i_argument[15] => Mux54.IN67
i_argument[15] => Mux54.IN68
i_argument[15] => Mux54.IN69
i_argument[15] => cmd_argument[15].DATAA
i_argument[16] => cmd_argument.DATAA
i_argument[16] => Mux53.IN7
i_argument[16] => Mux53.IN8
i_argument[16] => Mux53.IN9
i_argument[16] => Mux53.IN10
i_argument[16] => Mux53.IN11
i_argument[16] => Mux53.IN12
i_argument[16] => Mux53.IN13
i_argument[16] => Mux53.IN14
i_argument[16] => Mux53.IN15
i_argument[16] => Mux53.IN16
i_argument[16] => Mux53.IN17
i_argument[16] => Mux53.IN18
i_argument[16] => Mux53.IN19
i_argument[16] => Mux53.IN20
i_argument[16] => Mux53.IN21
i_argument[16] => Mux53.IN22
i_argument[16] => Mux53.IN23
i_argument[16] => Mux53.IN24
i_argument[16] => Mux53.IN25
i_argument[16] => Mux53.IN26
i_argument[16] => Mux53.IN27
i_argument[16] => Mux53.IN28
i_argument[16] => Mux53.IN29
i_argument[16] => Mux53.IN30
i_argument[16] => Mux53.IN31
i_argument[16] => Mux53.IN32
i_argument[16] => Mux53.IN33
i_argument[16] => Mux53.IN34
i_argument[16] => Mux53.IN35
i_argument[16] => Mux53.IN36
i_argument[16] => Mux53.IN37
i_argument[16] => Mux53.IN38
i_argument[16] => Mux53.IN39
i_argument[16] => Mux53.IN40
i_argument[16] => Mux53.IN41
i_argument[16] => Mux53.IN42
i_argument[16] => Mux53.IN43
i_argument[16] => Mux53.IN44
i_argument[16] => Mux53.IN45
i_argument[16] => Mux53.IN46
i_argument[16] => Mux53.IN47
i_argument[16] => Mux53.IN48
i_argument[16] => Mux53.IN49
i_argument[16] => Mux53.IN50
i_argument[16] => Mux53.IN51
i_argument[16] => Mux53.IN52
i_argument[16] => Mux53.IN53
i_argument[16] => Mux53.IN54
i_argument[16] => Mux53.IN55
i_argument[16] => Mux53.IN56
i_argument[16] => Mux53.IN57
i_argument[16] => Mux53.IN58
i_argument[16] => Mux53.IN59
i_argument[16] => Mux53.IN60
i_argument[16] => Mux53.IN61
i_argument[16] => Mux53.IN62
i_argument[16] => cmd_argument[16].DATAA
i_argument[17] => cmd_argument.DATAA
i_argument[17] => Mux52.IN7
i_argument[17] => Mux52.IN8
i_argument[17] => Mux52.IN9
i_argument[17] => Mux52.IN10
i_argument[17] => Mux52.IN11
i_argument[17] => Mux52.IN12
i_argument[17] => Mux52.IN13
i_argument[17] => Mux52.IN14
i_argument[17] => Mux52.IN15
i_argument[17] => Mux52.IN16
i_argument[17] => Mux52.IN17
i_argument[17] => Mux52.IN18
i_argument[17] => Mux52.IN19
i_argument[17] => Mux52.IN20
i_argument[17] => Mux52.IN21
i_argument[17] => Mux52.IN22
i_argument[17] => Mux52.IN23
i_argument[17] => Mux52.IN24
i_argument[17] => Mux52.IN25
i_argument[17] => Mux52.IN26
i_argument[17] => Mux52.IN27
i_argument[17] => Mux52.IN28
i_argument[17] => Mux52.IN29
i_argument[17] => Mux52.IN30
i_argument[17] => Mux52.IN31
i_argument[17] => Mux52.IN32
i_argument[17] => Mux52.IN33
i_argument[17] => Mux52.IN34
i_argument[17] => Mux52.IN35
i_argument[17] => Mux52.IN36
i_argument[17] => Mux52.IN37
i_argument[17] => Mux52.IN38
i_argument[17] => Mux52.IN39
i_argument[17] => Mux52.IN40
i_argument[17] => Mux52.IN41
i_argument[17] => Mux52.IN42
i_argument[17] => Mux52.IN43
i_argument[17] => Mux52.IN44
i_argument[17] => Mux52.IN45
i_argument[17] => Mux52.IN46
i_argument[17] => Mux52.IN47
i_argument[17] => Mux52.IN48
i_argument[17] => Mux52.IN49
i_argument[17] => Mux52.IN50
i_argument[17] => Mux52.IN51
i_argument[17] => Mux52.IN52
i_argument[17] => Mux52.IN53
i_argument[17] => Mux52.IN54
i_argument[17] => Mux52.IN55
i_argument[17] => Mux52.IN56
i_argument[17] => Mux52.IN57
i_argument[17] => Mux52.IN58
i_argument[17] => Mux52.IN59
i_argument[17] => Mux52.IN60
i_argument[17] => Mux52.IN61
i_argument[17] => Mux52.IN62
i_argument[17] => cmd_argument[17].DATAA
i_argument[18] => cmd_argument.DATAA
i_argument[18] => Mux51.IN7
i_argument[18] => Mux51.IN8
i_argument[18] => Mux51.IN9
i_argument[18] => Mux51.IN10
i_argument[18] => Mux51.IN11
i_argument[18] => Mux51.IN12
i_argument[18] => Mux51.IN13
i_argument[18] => Mux51.IN14
i_argument[18] => Mux51.IN15
i_argument[18] => Mux51.IN16
i_argument[18] => Mux51.IN17
i_argument[18] => Mux51.IN18
i_argument[18] => Mux51.IN19
i_argument[18] => Mux51.IN20
i_argument[18] => Mux51.IN21
i_argument[18] => Mux51.IN22
i_argument[18] => Mux51.IN23
i_argument[18] => Mux51.IN24
i_argument[18] => Mux51.IN25
i_argument[18] => Mux51.IN26
i_argument[18] => Mux51.IN27
i_argument[18] => Mux51.IN28
i_argument[18] => Mux51.IN29
i_argument[18] => Mux51.IN30
i_argument[18] => Mux51.IN31
i_argument[18] => Mux51.IN32
i_argument[18] => Mux51.IN33
i_argument[18] => Mux51.IN34
i_argument[18] => Mux51.IN35
i_argument[18] => Mux51.IN36
i_argument[18] => Mux51.IN37
i_argument[18] => Mux51.IN38
i_argument[18] => Mux51.IN39
i_argument[18] => Mux51.IN40
i_argument[18] => Mux51.IN41
i_argument[18] => Mux51.IN42
i_argument[18] => Mux51.IN43
i_argument[18] => Mux51.IN44
i_argument[18] => Mux51.IN45
i_argument[18] => Mux51.IN46
i_argument[18] => Mux51.IN47
i_argument[18] => Mux51.IN48
i_argument[18] => Mux51.IN49
i_argument[18] => Mux51.IN50
i_argument[18] => Mux51.IN51
i_argument[18] => Mux51.IN52
i_argument[18] => Mux51.IN53
i_argument[18] => Mux51.IN54
i_argument[18] => Mux51.IN55
i_argument[18] => Mux51.IN56
i_argument[18] => Mux51.IN57
i_argument[18] => Mux51.IN58
i_argument[18] => Mux51.IN59
i_argument[18] => Mux51.IN60
i_argument[18] => Mux51.IN61
i_argument[18] => Mux51.IN62
i_argument[18] => cmd_argument[18].DATAA
i_argument[19] => cmd_argument.DATAA
i_argument[19] => Mux50.IN7
i_argument[19] => Mux50.IN8
i_argument[19] => Mux50.IN9
i_argument[19] => Mux50.IN10
i_argument[19] => Mux50.IN11
i_argument[19] => Mux50.IN12
i_argument[19] => Mux50.IN13
i_argument[19] => Mux50.IN14
i_argument[19] => Mux50.IN15
i_argument[19] => Mux50.IN16
i_argument[19] => Mux50.IN17
i_argument[19] => Mux50.IN18
i_argument[19] => Mux50.IN19
i_argument[19] => Mux50.IN20
i_argument[19] => Mux50.IN21
i_argument[19] => Mux50.IN22
i_argument[19] => Mux50.IN23
i_argument[19] => Mux50.IN24
i_argument[19] => Mux50.IN25
i_argument[19] => Mux50.IN26
i_argument[19] => Mux50.IN27
i_argument[19] => Mux50.IN28
i_argument[19] => Mux50.IN29
i_argument[19] => Mux50.IN30
i_argument[19] => Mux50.IN31
i_argument[19] => Mux50.IN32
i_argument[19] => Mux50.IN33
i_argument[19] => Mux50.IN34
i_argument[19] => Mux50.IN35
i_argument[19] => Mux50.IN36
i_argument[19] => Mux50.IN37
i_argument[19] => Mux50.IN38
i_argument[19] => Mux50.IN39
i_argument[19] => Mux50.IN40
i_argument[19] => Mux50.IN41
i_argument[19] => Mux50.IN42
i_argument[19] => Mux50.IN43
i_argument[19] => Mux50.IN44
i_argument[19] => Mux50.IN45
i_argument[19] => Mux50.IN46
i_argument[19] => Mux50.IN47
i_argument[19] => Mux50.IN48
i_argument[19] => Mux50.IN49
i_argument[19] => Mux50.IN50
i_argument[19] => Mux50.IN51
i_argument[19] => Mux50.IN52
i_argument[19] => Mux50.IN53
i_argument[19] => Mux50.IN54
i_argument[19] => Mux50.IN55
i_argument[19] => Mux50.IN56
i_argument[19] => Mux50.IN57
i_argument[19] => Mux50.IN58
i_argument[19] => Mux50.IN59
i_argument[19] => Mux50.IN60
i_argument[19] => Mux50.IN61
i_argument[19] => Mux50.IN62
i_argument[19] => cmd_argument[19].DATAA
i_argument[20] => cmd_argument.DATAA
i_argument[20] => Mux49.IN7
i_argument[20] => Mux49.IN8
i_argument[20] => Mux49.IN9
i_argument[20] => Mux49.IN10
i_argument[20] => Mux49.IN11
i_argument[20] => Mux49.IN12
i_argument[20] => Mux49.IN13
i_argument[20] => Mux49.IN14
i_argument[20] => Mux49.IN15
i_argument[20] => Mux49.IN16
i_argument[20] => Mux49.IN17
i_argument[20] => Mux49.IN18
i_argument[20] => Mux49.IN19
i_argument[20] => Mux49.IN20
i_argument[20] => Mux49.IN21
i_argument[20] => Mux49.IN22
i_argument[20] => Mux49.IN23
i_argument[20] => Mux49.IN24
i_argument[20] => Mux49.IN25
i_argument[20] => Mux49.IN26
i_argument[20] => Mux49.IN27
i_argument[20] => Mux49.IN28
i_argument[20] => Mux49.IN29
i_argument[20] => Mux49.IN30
i_argument[20] => Mux49.IN31
i_argument[20] => Mux49.IN32
i_argument[20] => Mux49.IN33
i_argument[20] => Mux49.IN34
i_argument[20] => Mux49.IN35
i_argument[20] => Mux49.IN36
i_argument[20] => Mux49.IN37
i_argument[20] => Mux49.IN38
i_argument[20] => Mux49.IN39
i_argument[20] => Mux49.IN40
i_argument[20] => Mux49.IN41
i_argument[20] => Mux49.IN42
i_argument[20] => Mux49.IN43
i_argument[20] => Mux49.IN44
i_argument[20] => Mux49.IN45
i_argument[20] => Mux49.IN46
i_argument[20] => Mux49.IN47
i_argument[20] => Mux49.IN48
i_argument[20] => Mux49.IN49
i_argument[20] => Mux49.IN50
i_argument[20] => Mux49.IN51
i_argument[20] => Mux49.IN52
i_argument[20] => Mux49.IN53
i_argument[20] => Mux49.IN54
i_argument[20] => Mux49.IN55
i_argument[20] => Mux49.IN56
i_argument[20] => Mux49.IN57
i_argument[20] => Mux49.IN58
i_argument[20] => Mux49.IN59
i_argument[20] => Mux49.IN60
i_argument[20] => Mux49.IN61
i_argument[20] => Mux49.IN62
i_argument[20] => cmd_argument[20].DATAA
i_argument[21] => cmd_argument.DATAA
i_argument[21] => Mux48.IN7
i_argument[21] => Mux48.IN8
i_argument[21] => Mux48.IN9
i_argument[21] => Mux48.IN10
i_argument[21] => Mux48.IN11
i_argument[21] => Mux48.IN12
i_argument[21] => Mux48.IN13
i_argument[21] => Mux48.IN14
i_argument[21] => Mux48.IN15
i_argument[21] => Mux48.IN16
i_argument[21] => Mux48.IN17
i_argument[21] => Mux48.IN18
i_argument[21] => Mux48.IN19
i_argument[21] => Mux48.IN20
i_argument[21] => Mux48.IN21
i_argument[21] => Mux48.IN22
i_argument[21] => Mux48.IN23
i_argument[21] => Mux48.IN24
i_argument[21] => Mux48.IN25
i_argument[21] => Mux48.IN26
i_argument[21] => Mux48.IN27
i_argument[21] => Mux48.IN28
i_argument[21] => Mux48.IN29
i_argument[21] => Mux48.IN30
i_argument[21] => Mux48.IN31
i_argument[21] => Mux48.IN32
i_argument[21] => Mux48.IN33
i_argument[21] => Mux48.IN34
i_argument[21] => Mux48.IN35
i_argument[21] => Mux48.IN36
i_argument[21] => Mux48.IN37
i_argument[21] => Mux48.IN38
i_argument[21] => Mux48.IN39
i_argument[21] => Mux48.IN40
i_argument[21] => Mux48.IN41
i_argument[21] => Mux48.IN42
i_argument[21] => Mux48.IN43
i_argument[21] => Mux48.IN44
i_argument[21] => Mux48.IN45
i_argument[21] => Mux48.IN46
i_argument[21] => Mux48.IN47
i_argument[21] => Mux48.IN48
i_argument[21] => Mux48.IN49
i_argument[21] => Mux48.IN50
i_argument[21] => Mux48.IN51
i_argument[21] => Mux48.IN52
i_argument[21] => Mux48.IN53
i_argument[21] => Mux48.IN54
i_argument[21] => Mux48.IN55
i_argument[21] => Mux48.IN56
i_argument[21] => Mux48.IN57
i_argument[21] => Mux48.IN58
i_argument[21] => Mux48.IN59
i_argument[21] => Mux48.IN60
i_argument[21] => Mux48.IN61
i_argument[21] => Mux48.IN62
i_argument[21] => cmd_argument[21].DATAA
i_argument[22] => cmd_argument.DATAA
i_argument[22] => Mux47.IN7
i_argument[22] => Mux47.IN8
i_argument[22] => Mux47.IN9
i_argument[22] => Mux47.IN10
i_argument[22] => Mux47.IN11
i_argument[22] => Mux47.IN12
i_argument[22] => Mux47.IN13
i_argument[22] => Mux47.IN14
i_argument[22] => Mux47.IN15
i_argument[22] => Mux47.IN16
i_argument[22] => Mux47.IN17
i_argument[22] => Mux47.IN18
i_argument[22] => Mux47.IN19
i_argument[22] => Mux47.IN20
i_argument[22] => Mux47.IN21
i_argument[22] => Mux47.IN22
i_argument[22] => Mux47.IN23
i_argument[22] => Mux47.IN24
i_argument[22] => Mux47.IN25
i_argument[22] => Mux47.IN26
i_argument[22] => Mux47.IN27
i_argument[22] => Mux47.IN28
i_argument[22] => Mux47.IN29
i_argument[22] => Mux47.IN30
i_argument[22] => Mux47.IN31
i_argument[22] => Mux47.IN32
i_argument[22] => Mux47.IN33
i_argument[22] => Mux47.IN34
i_argument[22] => Mux47.IN35
i_argument[22] => Mux47.IN36
i_argument[22] => Mux47.IN37
i_argument[22] => Mux47.IN38
i_argument[22] => Mux47.IN39
i_argument[22] => Mux47.IN40
i_argument[22] => Mux47.IN41
i_argument[22] => Mux47.IN42
i_argument[22] => Mux47.IN43
i_argument[22] => Mux47.IN44
i_argument[22] => Mux47.IN45
i_argument[22] => Mux47.IN46
i_argument[22] => Mux47.IN47
i_argument[22] => Mux47.IN48
i_argument[22] => Mux47.IN49
i_argument[22] => Mux47.IN50
i_argument[22] => Mux47.IN51
i_argument[22] => Mux47.IN52
i_argument[22] => Mux47.IN53
i_argument[22] => Mux47.IN54
i_argument[22] => Mux47.IN55
i_argument[22] => Mux47.IN56
i_argument[22] => Mux47.IN57
i_argument[22] => Mux47.IN58
i_argument[22] => Mux47.IN59
i_argument[22] => Mux47.IN60
i_argument[22] => Mux47.IN61
i_argument[22] => Mux47.IN62
i_argument[22] => cmd_argument[22].DATAA
i_argument[23] => cmd_argument.DATAA
i_argument[23] => Mux46.IN7
i_argument[23] => Mux46.IN8
i_argument[23] => Mux46.IN9
i_argument[23] => Mux46.IN10
i_argument[23] => Mux46.IN11
i_argument[23] => Mux46.IN12
i_argument[23] => Mux46.IN13
i_argument[23] => Mux46.IN14
i_argument[23] => Mux46.IN15
i_argument[23] => Mux46.IN16
i_argument[23] => Mux46.IN17
i_argument[23] => Mux46.IN18
i_argument[23] => Mux46.IN19
i_argument[23] => Mux46.IN20
i_argument[23] => Mux46.IN21
i_argument[23] => Mux46.IN22
i_argument[23] => Mux46.IN23
i_argument[23] => Mux46.IN24
i_argument[23] => Mux46.IN25
i_argument[23] => Mux46.IN26
i_argument[23] => Mux46.IN27
i_argument[23] => Mux46.IN28
i_argument[23] => Mux46.IN29
i_argument[23] => Mux46.IN30
i_argument[23] => Mux46.IN31
i_argument[23] => Mux46.IN32
i_argument[23] => Mux46.IN33
i_argument[23] => Mux46.IN34
i_argument[23] => Mux46.IN35
i_argument[23] => Mux46.IN36
i_argument[23] => Mux46.IN37
i_argument[23] => Mux46.IN38
i_argument[23] => Mux46.IN39
i_argument[23] => Mux46.IN40
i_argument[23] => Mux46.IN41
i_argument[23] => Mux46.IN42
i_argument[23] => Mux46.IN43
i_argument[23] => Mux46.IN44
i_argument[23] => Mux46.IN45
i_argument[23] => Mux46.IN46
i_argument[23] => Mux46.IN47
i_argument[23] => Mux46.IN48
i_argument[23] => Mux46.IN49
i_argument[23] => Mux46.IN50
i_argument[23] => Mux46.IN51
i_argument[23] => Mux46.IN52
i_argument[23] => Mux46.IN53
i_argument[23] => Mux46.IN54
i_argument[23] => Mux46.IN55
i_argument[23] => Mux46.IN56
i_argument[23] => Mux46.IN57
i_argument[23] => Mux46.IN58
i_argument[23] => Mux46.IN59
i_argument[23] => Mux46.IN60
i_argument[23] => Mux46.IN61
i_argument[23] => Mux46.IN62
i_argument[23] => cmd_argument[23].DATAA
i_argument[24] => cmd_argument.DATAA
i_argument[24] => Mux45.IN7
i_argument[24] => Mux45.IN8
i_argument[24] => Mux45.IN9
i_argument[24] => Mux45.IN10
i_argument[24] => Mux45.IN11
i_argument[24] => Mux45.IN12
i_argument[24] => Mux45.IN13
i_argument[24] => Mux45.IN14
i_argument[24] => Mux45.IN15
i_argument[24] => Mux45.IN16
i_argument[24] => Mux45.IN17
i_argument[24] => Mux45.IN18
i_argument[24] => Mux45.IN19
i_argument[24] => Mux45.IN20
i_argument[24] => Mux45.IN21
i_argument[24] => Mux45.IN22
i_argument[24] => Mux45.IN23
i_argument[24] => Mux45.IN24
i_argument[24] => Mux45.IN25
i_argument[24] => Mux45.IN26
i_argument[24] => Mux45.IN27
i_argument[24] => Mux45.IN28
i_argument[24] => Mux45.IN29
i_argument[24] => Mux45.IN30
i_argument[24] => Mux45.IN31
i_argument[24] => Mux45.IN32
i_argument[24] => Mux45.IN33
i_argument[24] => Mux45.IN34
i_argument[24] => Mux45.IN35
i_argument[24] => Mux45.IN36
i_argument[24] => Mux45.IN37
i_argument[24] => Mux45.IN38
i_argument[24] => Mux45.IN39
i_argument[24] => Mux45.IN40
i_argument[24] => Mux45.IN41
i_argument[24] => Mux45.IN42
i_argument[24] => Mux45.IN43
i_argument[24] => Mux45.IN44
i_argument[24] => Mux45.IN45
i_argument[24] => Mux45.IN46
i_argument[24] => Mux45.IN47
i_argument[24] => Mux45.IN48
i_argument[24] => Mux45.IN49
i_argument[24] => Mux45.IN50
i_argument[24] => Mux45.IN51
i_argument[24] => Mux45.IN52
i_argument[24] => Mux45.IN53
i_argument[24] => Mux45.IN54
i_argument[24] => Mux45.IN55
i_argument[24] => Mux45.IN56
i_argument[24] => Mux45.IN57
i_argument[24] => Mux45.IN58
i_argument[24] => Mux45.IN59
i_argument[24] => Mux45.IN60
i_argument[24] => Mux45.IN61
i_argument[24] => Mux45.IN62
i_argument[24] => cmd_argument[24].DATAA
i_argument[25] => cmd_argument.DATAA
i_argument[25] => Mux44.IN7
i_argument[25] => Mux44.IN8
i_argument[25] => Mux44.IN9
i_argument[25] => Mux44.IN10
i_argument[25] => Mux44.IN11
i_argument[25] => Mux44.IN12
i_argument[25] => Mux44.IN13
i_argument[25] => Mux44.IN14
i_argument[25] => Mux44.IN15
i_argument[25] => Mux44.IN16
i_argument[25] => Mux44.IN17
i_argument[25] => Mux44.IN18
i_argument[25] => Mux44.IN19
i_argument[25] => Mux44.IN20
i_argument[25] => Mux44.IN21
i_argument[25] => Mux44.IN22
i_argument[25] => Mux44.IN23
i_argument[25] => Mux44.IN24
i_argument[25] => Mux44.IN25
i_argument[25] => Mux44.IN26
i_argument[25] => Mux44.IN27
i_argument[25] => Mux44.IN28
i_argument[25] => Mux44.IN29
i_argument[25] => Mux44.IN30
i_argument[25] => Mux44.IN31
i_argument[25] => Mux44.IN32
i_argument[25] => Mux44.IN33
i_argument[25] => Mux44.IN34
i_argument[25] => Mux44.IN35
i_argument[25] => Mux44.IN36
i_argument[25] => Mux44.IN37
i_argument[25] => Mux44.IN38
i_argument[25] => Mux44.IN39
i_argument[25] => Mux44.IN40
i_argument[25] => Mux44.IN41
i_argument[25] => Mux44.IN42
i_argument[25] => Mux44.IN43
i_argument[25] => Mux44.IN44
i_argument[25] => Mux44.IN45
i_argument[25] => Mux44.IN46
i_argument[25] => Mux44.IN47
i_argument[25] => Mux44.IN48
i_argument[25] => Mux44.IN49
i_argument[25] => Mux44.IN50
i_argument[25] => Mux44.IN51
i_argument[25] => Mux44.IN52
i_argument[25] => Mux44.IN53
i_argument[25] => Mux44.IN54
i_argument[25] => Mux44.IN55
i_argument[25] => Mux44.IN56
i_argument[25] => Mux44.IN57
i_argument[25] => Mux44.IN58
i_argument[25] => Mux44.IN59
i_argument[25] => Mux44.IN60
i_argument[25] => Mux44.IN61
i_argument[25] => Mux44.IN62
i_argument[25] => cmd_argument[25].DATAA
i_argument[26] => cmd_argument.DATAA
i_argument[26] => Mux43.IN7
i_argument[26] => Mux43.IN8
i_argument[26] => Mux43.IN9
i_argument[26] => Mux43.IN10
i_argument[26] => Mux43.IN11
i_argument[26] => Mux43.IN12
i_argument[26] => Mux43.IN13
i_argument[26] => Mux43.IN14
i_argument[26] => Mux43.IN15
i_argument[26] => Mux43.IN16
i_argument[26] => Mux43.IN17
i_argument[26] => Mux43.IN18
i_argument[26] => Mux43.IN19
i_argument[26] => Mux43.IN20
i_argument[26] => Mux43.IN21
i_argument[26] => Mux43.IN22
i_argument[26] => Mux43.IN23
i_argument[26] => Mux43.IN24
i_argument[26] => Mux43.IN25
i_argument[26] => Mux43.IN26
i_argument[26] => Mux43.IN27
i_argument[26] => Mux43.IN28
i_argument[26] => Mux43.IN29
i_argument[26] => Mux43.IN30
i_argument[26] => Mux43.IN31
i_argument[26] => Mux43.IN32
i_argument[26] => Mux43.IN33
i_argument[26] => Mux43.IN34
i_argument[26] => Mux43.IN35
i_argument[26] => Mux43.IN36
i_argument[26] => Mux43.IN37
i_argument[26] => Mux43.IN38
i_argument[26] => Mux43.IN39
i_argument[26] => Mux43.IN40
i_argument[26] => Mux43.IN41
i_argument[26] => Mux43.IN42
i_argument[26] => Mux43.IN43
i_argument[26] => Mux43.IN44
i_argument[26] => Mux43.IN45
i_argument[26] => Mux43.IN46
i_argument[26] => Mux43.IN47
i_argument[26] => Mux43.IN48
i_argument[26] => Mux43.IN49
i_argument[26] => Mux43.IN50
i_argument[26] => Mux43.IN51
i_argument[26] => Mux43.IN52
i_argument[26] => Mux43.IN53
i_argument[26] => Mux43.IN54
i_argument[26] => Mux43.IN55
i_argument[26] => Mux43.IN56
i_argument[26] => Mux43.IN57
i_argument[26] => Mux43.IN58
i_argument[26] => Mux43.IN59
i_argument[26] => Mux43.IN60
i_argument[26] => Mux43.IN61
i_argument[26] => Mux43.IN62
i_argument[26] => cmd_argument[26].DATAA
i_argument[27] => cmd_argument.DATAA
i_argument[27] => Mux42.IN7
i_argument[27] => Mux42.IN8
i_argument[27] => Mux42.IN9
i_argument[27] => Mux42.IN10
i_argument[27] => Mux42.IN11
i_argument[27] => Mux42.IN12
i_argument[27] => Mux42.IN13
i_argument[27] => Mux42.IN14
i_argument[27] => Mux42.IN15
i_argument[27] => Mux42.IN16
i_argument[27] => Mux42.IN17
i_argument[27] => Mux42.IN18
i_argument[27] => Mux42.IN19
i_argument[27] => Mux42.IN20
i_argument[27] => Mux42.IN21
i_argument[27] => Mux42.IN22
i_argument[27] => Mux42.IN23
i_argument[27] => Mux42.IN24
i_argument[27] => Mux42.IN25
i_argument[27] => Mux42.IN26
i_argument[27] => Mux42.IN27
i_argument[27] => Mux42.IN28
i_argument[27] => Mux42.IN29
i_argument[27] => Mux42.IN30
i_argument[27] => Mux42.IN31
i_argument[27] => Mux42.IN32
i_argument[27] => Mux42.IN33
i_argument[27] => Mux42.IN34
i_argument[27] => Mux42.IN35
i_argument[27] => Mux42.IN36
i_argument[27] => Mux42.IN37
i_argument[27] => Mux42.IN38
i_argument[27] => Mux42.IN39
i_argument[27] => Mux42.IN40
i_argument[27] => Mux42.IN41
i_argument[27] => Mux42.IN42
i_argument[27] => Mux42.IN43
i_argument[27] => Mux42.IN44
i_argument[27] => Mux42.IN45
i_argument[27] => Mux42.IN46
i_argument[27] => Mux42.IN47
i_argument[27] => Mux42.IN48
i_argument[27] => Mux42.IN49
i_argument[27] => Mux42.IN50
i_argument[27] => Mux42.IN51
i_argument[27] => Mux42.IN52
i_argument[27] => Mux42.IN53
i_argument[27] => Mux42.IN54
i_argument[27] => Mux42.IN55
i_argument[27] => Mux42.IN56
i_argument[27] => Mux42.IN57
i_argument[27] => Mux42.IN58
i_argument[27] => Mux42.IN59
i_argument[27] => Mux42.IN60
i_argument[27] => Mux42.IN61
i_argument[27] => Mux42.IN62
i_argument[27] => cmd_argument[27].DATAA
i_argument[28] => cmd_argument.DATAA
i_argument[28] => Mux41.IN7
i_argument[28] => Mux41.IN8
i_argument[28] => Mux41.IN9
i_argument[28] => Mux41.IN10
i_argument[28] => Mux41.IN11
i_argument[28] => Mux41.IN12
i_argument[28] => Mux41.IN13
i_argument[28] => Mux41.IN14
i_argument[28] => Mux41.IN15
i_argument[28] => Mux41.IN16
i_argument[28] => Mux41.IN17
i_argument[28] => Mux41.IN18
i_argument[28] => Mux41.IN19
i_argument[28] => Mux41.IN20
i_argument[28] => Mux41.IN21
i_argument[28] => Mux41.IN22
i_argument[28] => Mux41.IN23
i_argument[28] => Mux41.IN24
i_argument[28] => Mux41.IN25
i_argument[28] => Mux41.IN26
i_argument[28] => Mux41.IN27
i_argument[28] => Mux41.IN28
i_argument[28] => Mux41.IN29
i_argument[28] => Mux41.IN30
i_argument[28] => Mux41.IN31
i_argument[28] => Mux41.IN32
i_argument[28] => Mux41.IN33
i_argument[28] => Mux41.IN34
i_argument[28] => Mux41.IN35
i_argument[28] => Mux41.IN36
i_argument[28] => Mux41.IN37
i_argument[28] => Mux41.IN38
i_argument[28] => Mux41.IN39
i_argument[28] => Mux41.IN40
i_argument[28] => Mux41.IN41
i_argument[28] => Mux41.IN42
i_argument[28] => Mux41.IN43
i_argument[28] => Mux41.IN44
i_argument[28] => Mux41.IN45
i_argument[28] => Mux41.IN46
i_argument[28] => Mux41.IN47
i_argument[28] => Mux41.IN48
i_argument[28] => Mux41.IN49
i_argument[28] => Mux41.IN50
i_argument[28] => Mux41.IN51
i_argument[28] => Mux41.IN52
i_argument[28] => Mux41.IN53
i_argument[28] => Mux41.IN54
i_argument[28] => Mux41.IN55
i_argument[28] => Mux41.IN56
i_argument[28] => Mux41.IN57
i_argument[28] => Mux41.IN58
i_argument[28] => Mux41.IN59
i_argument[28] => Mux41.IN60
i_argument[28] => Mux41.IN61
i_argument[28] => Mux41.IN62
i_argument[28] => cmd_argument[28].DATAA
i_argument[29] => cmd_argument.DATAA
i_argument[29] => Mux40.IN7
i_argument[29] => Mux40.IN8
i_argument[29] => Mux40.IN9
i_argument[29] => Mux40.IN10
i_argument[29] => Mux40.IN11
i_argument[29] => Mux40.IN12
i_argument[29] => Mux40.IN13
i_argument[29] => Mux40.IN14
i_argument[29] => Mux40.IN15
i_argument[29] => Mux40.IN16
i_argument[29] => Mux40.IN17
i_argument[29] => Mux40.IN18
i_argument[29] => Mux40.IN19
i_argument[29] => Mux40.IN20
i_argument[29] => Mux40.IN21
i_argument[29] => Mux40.IN22
i_argument[29] => Mux40.IN23
i_argument[29] => Mux40.IN24
i_argument[29] => Mux40.IN25
i_argument[29] => Mux40.IN26
i_argument[29] => Mux40.IN27
i_argument[29] => Mux40.IN28
i_argument[29] => Mux40.IN29
i_argument[29] => Mux40.IN30
i_argument[29] => Mux40.IN31
i_argument[29] => Mux40.IN32
i_argument[29] => Mux40.IN33
i_argument[29] => Mux40.IN34
i_argument[29] => Mux40.IN35
i_argument[29] => Mux40.IN36
i_argument[29] => Mux40.IN37
i_argument[29] => Mux40.IN38
i_argument[29] => Mux40.IN39
i_argument[29] => Mux40.IN40
i_argument[29] => Mux40.IN41
i_argument[29] => Mux40.IN42
i_argument[29] => Mux40.IN43
i_argument[29] => Mux40.IN44
i_argument[29] => Mux40.IN45
i_argument[29] => Mux40.IN46
i_argument[29] => Mux40.IN47
i_argument[29] => Mux40.IN48
i_argument[29] => Mux40.IN49
i_argument[29] => Mux40.IN50
i_argument[29] => Mux40.IN51
i_argument[29] => Mux40.IN52
i_argument[29] => Mux40.IN53
i_argument[29] => Mux40.IN54
i_argument[29] => Mux40.IN55
i_argument[29] => Mux40.IN56
i_argument[29] => Mux40.IN57
i_argument[29] => Mux40.IN58
i_argument[29] => Mux40.IN59
i_argument[29] => Mux40.IN60
i_argument[29] => Mux40.IN61
i_argument[29] => Mux40.IN62
i_argument[29] => cmd_argument[29].DATAA
i_argument[30] => cmd_argument.DATAA
i_argument[30] => Mux39.IN7
i_argument[30] => Mux39.IN8
i_argument[30] => Mux39.IN9
i_argument[30] => Mux39.IN10
i_argument[30] => Mux39.IN11
i_argument[30] => Mux39.IN12
i_argument[30] => Mux39.IN13
i_argument[30] => Mux39.IN14
i_argument[30] => Mux39.IN15
i_argument[30] => Mux39.IN16
i_argument[30] => Mux39.IN17
i_argument[30] => Mux39.IN18
i_argument[30] => Mux39.IN19
i_argument[30] => Mux39.IN20
i_argument[30] => Mux39.IN21
i_argument[30] => Mux39.IN22
i_argument[30] => Mux39.IN23
i_argument[30] => Mux39.IN24
i_argument[30] => Mux39.IN25
i_argument[30] => Mux39.IN26
i_argument[30] => Mux39.IN27
i_argument[30] => Mux39.IN28
i_argument[30] => Mux39.IN29
i_argument[30] => Mux39.IN30
i_argument[30] => Mux39.IN31
i_argument[30] => Mux39.IN32
i_argument[30] => Mux39.IN33
i_argument[30] => Mux39.IN34
i_argument[30] => Mux39.IN35
i_argument[30] => Mux39.IN36
i_argument[30] => Mux39.IN37
i_argument[30] => Mux39.IN38
i_argument[30] => Mux39.IN39
i_argument[30] => Mux39.IN40
i_argument[30] => Mux39.IN41
i_argument[30] => Mux39.IN42
i_argument[30] => Mux39.IN43
i_argument[30] => Mux39.IN44
i_argument[30] => Mux39.IN45
i_argument[30] => Mux39.IN46
i_argument[30] => Mux39.IN47
i_argument[30] => Mux39.IN48
i_argument[30] => Mux39.IN49
i_argument[30] => Mux39.IN50
i_argument[30] => Mux39.IN51
i_argument[30] => Mux39.IN52
i_argument[30] => Mux39.IN53
i_argument[30] => Mux39.IN54
i_argument[30] => Mux39.IN55
i_argument[30] => Mux39.IN56
i_argument[30] => Mux39.IN57
i_argument[30] => Mux39.IN58
i_argument[30] => Mux39.IN59
i_argument[30] => Mux39.IN60
i_argument[30] => Mux39.IN61
i_argument[30] => Mux39.IN62
i_argument[30] => cmd_argument[30].DATAA
i_argument[31] => cmd_argument.DATAA
i_argument[31] => Mux38.IN7
i_argument[31] => Mux38.IN8
i_argument[31] => Mux38.IN9
i_argument[31] => Mux38.IN10
i_argument[31] => Mux38.IN11
i_argument[31] => Mux38.IN12
i_argument[31] => Mux38.IN13
i_argument[31] => Mux38.IN14
i_argument[31] => Mux38.IN15
i_argument[31] => Mux38.IN16
i_argument[31] => Mux38.IN17
i_argument[31] => Mux38.IN18
i_argument[31] => Mux38.IN19
i_argument[31] => Mux38.IN20
i_argument[31] => Mux38.IN21
i_argument[31] => Mux38.IN22
i_argument[31] => Mux38.IN23
i_argument[31] => Mux38.IN24
i_argument[31] => Mux38.IN25
i_argument[31] => Mux38.IN26
i_argument[31] => Mux38.IN27
i_argument[31] => Mux38.IN28
i_argument[31] => Mux38.IN29
i_argument[31] => Mux38.IN30
i_argument[31] => Mux38.IN31
i_argument[31] => Mux38.IN32
i_argument[31] => Mux38.IN33
i_argument[31] => Mux38.IN34
i_argument[31] => Mux38.IN35
i_argument[31] => Mux38.IN36
i_argument[31] => Mux38.IN37
i_argument[31] => Mux38.IN38
i_argument[31] => Mux38.IN39
i_argument[31] => Mux38.IN40
i_argument[31] => Mux38.IN41
i_argument[31] => Mux38.IN42
i_argument[31] => Mux38.IN43
i_argument[31] => Mux38.IN44
i_argument[31] => Mux38.IN45
i_argument[31] => Mux38.IN46
i_argument[31] => Mux38.IN47
i_argument[31] => Mux38.IN48
i_argument[31] => Mux38.IN49
i_argument[31] => Mux38.IN50
i_argument[31] => Mux38.IN51
i_argument[31] => Mux38.IN52
i_argument[31] => Mux38.IN53
i_argument[31] => Mux38.IN54
i_argument[31] => Mux38.IN55
i_argument[31] => Mux38.IN56
i_argument[31] => Mux38.IN57
i_argument[31] => Mux38.IN58
i_argument[31] => Mux38.IN59
i_argument[31] => Mux38.IN60
i_argument[31] => Mux38.IN61
i_argument[31] => Mux38.IN62
i_argument[31] => cmd_argument[31].DATAA
i_predefined_message[0] => Mux0.IN19
i_predefined_message[0] => Mux1.IN19
i_predefined_message[0] => Mux2.IN19
i_predefined_message[0] => Mux3.IN19
i_predefined_message[0] => Mux4.IN19
i_predefined_message[0] => Mux5.IN19
i_predefined_message[0] => Mux6.IN9
i_predefined_message[0] => Mux7.IN9
i_predefined_message[0] => Mux8.IN9
i_predefined_message[0] => Mux9.IN9
i_predefined_message[0] => Mux10.IN8
i_predefined_message[0] => Mux11.IN8
i_predefined_message[0] => Mux12.IN8
i_predefined_message[0] => Mux13.IN8
i_predefined_message[0] => Mux14.IN9
i_predefined_message[0] => Mux15.IN9
i_predefined_message[0] => Mux16.IN9
i_predefined_message[0] => Mux17.IN8
i_predefined_message[0] => Mux18.IN9
i_predefined_message[0] => Mux19.IN9
i_predefined_message[0] => Mux20.IN9
i_predefined_message[0] => Mux21.IN9
i_predefined_message[0] => Mux28.IN13
i_predefined_message[0] => LessThan0.IN8
i_predefined_message[0] => Equal34.IN7
i_predefined_message[0] => Equal35.IN7
i_predefined_message[0] => Equal36.IN7
i_predefined_message[0] => Equal37.IN7
i_predefined_message[0] => Equal38.IN7
i_predefined_message[0] => Equal39.IN7
i_predefined_message[0] => Equal40.IN7
i_predefined_message[0] => Equal41.IN7
i_predefined_message[0] => Equal42.IN7
i_predefined_message[1] => Mux0.IN18
i_predefined_message[1] => Mux1.IN18
i_predefined_message[1] => Mux2.IN18
i_predefined_message[1] => Mux3.IN18
i_predefined_message[1] => Mux4.IN18
i_predefined_message[1] => Mux5.IN18
i_predefined_message[1] => Mux6.IN8
i_predefined_message[1] => Mux7.IN8
i_predefined_message[1] => Mux8.IN8
i_predefined_message[1] => Mux9.IN8
i_predefined_message[1] => Mux10.IN7
i_predefined_message[1] => Mux11.IN7
i_predefined_message[1] => Mux12.IN7
i_predefined_message[1] => Mux13.IN7
i_predefined_message[1] => Mux14.IN8
i_predefined_message[1] => Mux15.IN8
i_predefined_message[1] => Mux16.IN8
i_predefined_message[1] => Mux17.IN7
i_predefined_message[1] => Mux18.IN8
i_predefined_message[1] => Mux19.IN8
i_predefined_message[1] => Mux20.IN8
i_predefined_message[1] => Mux21.IN8
i_predefined_message[1] => Mux22.IN7
i_predefined_message[1] => Mux23.IN7
i_predefined_message[1] => Mux24.IN7
i_predefined_message[1] => Mux25.IN7
i_predefined_message[1] => Mux26.IN7
i_predefined_message[1] => Mux27.IN7
i_predefined_message[1] => Mux28.IN12
i_predefined_message[1] => Mux29.IN7
i_predefined_message[1] => Mux30.IN7
i_predefined_message[1] => Mux31.IN7
i_predefined_message[1] => Mux32.IN7
i_predefined_message[1] => Mux33.IN7
i_predefined_message[1] => Mux34.IN7
i_predefined_message[1] => Mux35.IN7
i_predefined_message[1] => Mux36.IN7
i_predefined_message[1] => Mux37.IN7
i_predefined_message[1] => LessThan0.IN7
i_predefined_message[1] => Equal34.IN6
i_predefined_message[1] => Equal35.IN6
i_predefined_message[1] => Equal36.IN6
i_predefined_message[1] => Equal37.IN6
i_predefined_message[1] => Equal38.IN6
i_predefined_message[1] => Equal39.IN6
i_predefined_message[1] => Equal40.IN6
i_predefined_message[1] => Equal41.IN6
i_predefined_message[1] => Equal42.IN6
i_predefined_message[2] => Mux0.IN17
i_predefined_message[2] => Mux1.IN17
i_predefined_message[2] => Mux2.IN17
i_predefined_message[2] => Mux3.IN17
i_predefined_message[2] => Mux4.IN17
i_predefined_message[2] => Mux5.IN17
i_predefined_message[2] => Mux6.IN7
i_predefined_message[2] => Mux7.IN7
i_predefined_message[2] => Mux8.IN7
i_predefined_message[2] => Mux9.IN7
i_predefined_message[2] => Mux10.IN6
i_predefined_message[2] => Mux11.IN6
i_predefined_message[2] => Mux12.IN6
i_predefined_message[2] => Mux13.IN6
i_predefined_message[2] => Mux14.IN7
i_predefined_message[2] => Mux15.IN7
i_predefined_message[2] => Mux16.IN7
i_predefined_message[2] => Mux17.IN6
i_predefined_message[2] => Mux18.IN7
i_predefined_message[2] => Mux19.IN7
i_predefined_message[2] => Mux20.IN7
i_predefined_message[2] => Mux21.IN7
i_predefined_message[2] => Mux22.IN6
i_predefined_message[2] => Mux23.IN6
i_predefined_message[2] => Mux24.IN6
i_predefined_message[2] => Mux25.IN6
i_predefined_message[2] => Mux26.IN6
i_predefined_message[2] => Mux27.IN6
i_predefined_message[2] => Mux28.IN11
i_predefined_message[2] => Mux29.IN6
i_predefined_message[2] => Mux30.IN6
i_predefined_message[2] => Mux31.IN6
i_predefined_message[2] => Mux32.IN6
i_predefined_message[2] => Mux33.IN6
i_predefined_message[2] => Mux34.IN6
i_predefined_message[2] => Mux35.IN6
i_predefined_message[2] => Mux36.IN6
i_predefined_message[2] => Mux37.IN6
i_predefined_message[2] => LessThan0.IN6
i_predefined_message[2] => Equal34.IN5
i_predefined_message[2] => Equal35.IN5
i_predefined_message[2] => Equal36.IN5
i_predefined_message[2] => Equal37.IN5
i_predefined_message[2] => Equal38.IN5
i_predefined_message[2] => Equal39.IN5
i_predefined_message[2] => Equal40.IN5
i_predefined_message[2] => Equal41.IN5
i_predefined_message[2] => Equal42.IN5
i_predefined_message[3] => Mux0.IN16
i_predefined_message[3] => Mux1.IN16
i_predefined_message[3] => Mux2.IN16
i_predefined_message[3] => Mux3.IN16
i_predefined_message[3] => Mux4.IN16
i_predefined_message[3] => Mux5.IN16
i_predefined_message[3] => Mux6.IN6
i_predefined_message[3] => Mux7.IN6
i_predefined_message[3] => Mux8.IN6
i_predefined_message[3] => Mux9.IN6
i_predefined_message[3] => Mux10.IN5
i_predefined_message[3] => Mux11.IN5
i_predefined_message[3] => Mux12.IN5
i_predefined_message[3] => Mux13.IN5
i_predefined_message[3] => Mux14.IN6
i_predefined_message[3] => Mux15.IN6
i_predefined_message[3] => Mux16.IN6
i_predefined_message[3] => Mux17.IN5
i_predefined_message[3] => Mux18.IN6
i_predefined_message[3] => Mux19.IN6
i_predefined_message[3] => Mux20.IN6
i_predefined_message[3] => Mux21.IN6
i_predefined_message[3] => Mux22.IN5
i_predefined_message[3] => Mux23.IN5
i_predefined_message[3] => Mux24.IN5
i_predefined_message[3] => Mux25.IN5
i_predefined_message[3] => Mux26.IN5
i_predefined_message[3] => Mux27.IN5
i_predefined_message[3] => Mux28.IN10
i_predefined_message[3] => Mux29.IN5
i_predefined_message[3] => Mux30.IN5
i_predefined_message[3] => Mux31.IN5
i_predefined_message[3] => Mux32.IN5
i_predefined_message[3] => Mux33.IN5
i_predefined_message[3] => Mux34.IN5
i_predefined_message[3] => Mux35.IN5
i_predefined_message[3] => Mux36.IN5
i_predefined_message[3] => Mux37.IN5
i_predefined_message[3] => LessThan0.IN5
i_predefined_message[3] => Equal34.IN4
i_predefined_message[3] => Equal35.IN4
i_predefined_message[3] => Equal36.IN4
i_predefined_message[3] => Equal37.IN4
i_predefined_message[3] => Equal38.IN4
i_predefined_message[3] => Equal39.IN4
i_predefined_message[3] => Equal40.IN4
i_predefined_message[3] => Equal41.IN4
i_predefined_message[3] => Equal42.IN4
i_generate => response_type_reg.OUTPUTSELECT
i_generate => response_type_reg.OUTPUTSELECT
i_generate => response_type_reg.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => cmd_argument[31].OUTPUTSELECT
i_generate => cmd_argument[30].OUTPUTSELECT
i_generate => cmd_argument[29].OUTPUTSELECT
i_generate => cmd_argument[28].OUTPUTSELECT
i_generate => cmd_argument[27].OUTPUTSELECT
i_generate => cmd_argument[26].OUTPUTSELECT
i_generate => cmd_argument[25].OUTPUTSELECT
i_generate => cmd_argument[24].OUTPUTSELECT
i_generate => cmd_argument[23].OUTPUTSELECT
i_generate => cmd_argument[22].OUTPUTSELECT
i_generate => cmd_argument[21].OUTPUTSELECT
i_generate => cmd_argument[20].OUTPUTSELECT
i_generate => cmd_argument[19].OUTPUTSELECT
i_generate => cmd_argument[18].OUTPUTSELECT
i_generate => cmd_argument[17].OUTPUTSELECT
i_generate => cmd_argument[16].OUTPUTSELECT
i_generate => cmd_argument[15].OUTPUTSELECT
i_generate => cmd_argument[14].OUTPUTSELECT
i_generate => cmd_argument[13].OUTPUTSELECT
i_generate => cmd_argument[12].OUTPUTSELECT
i_generate => cmd_argument[11].OUTPUTSELECT
i_generate => cmd_argument[10].OUTPUTSELECT
i_generate => cmd_argument[9].OUTPUTSELECT
i_generate => cmd_argument[8].OUTPUTSELECT
i_generate => cmd_argument[7].OUTPUTSELECT
i_generate => cmd_argument[6].OUTPUTSELECT
i_generate => cmd_argument[5].OUTPUTSELECT
i_generate => cmd_argument[4].OUTPUTSELECT
i_generate => cmd_argument[3].OUTPUTSELECT
i_generate => cmd_argument[2].OUTPUTSELECT
i_generate => cmd_argument[1].OUTPUTSELECT
i_generate => cmd_argument[0].OUTPUTSELECT
i_generate => returning_ocr_reg.OUTPUTSELECT
i_generate => returning_cid_reg.OUTPUTSELECT
i_generate => returning_rca_reg.OUTPUTSELECT
i_generate => returning_csd_reg.OUTPUTSELECT
i_generate => returning_status_reg.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => sending_CRC.OUTPUTSELECT
i_generate => bit_to_send.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => command_valid.ENA
i_generate => last_command_sent_was_CMD55.ENA
i_DSR[0] => Mux21.IN10
i_DSR[0] => Mux53.IN63
i_DSR[1] => Mux20.IN10
i_DSR[1] => Mux52.IN63
i_DSR[2] => Mux19.IN10
i_DSR[2] => Mux51.IN63
i_DSR[3] => Mux18.IN10
i_DSR[3] => Mux50.IN63
i_DSR[4] => Mux17.IN9
i_DSR[4] => Mux49.IN63
i_DSR[5] => Mux16.IN10
i_DSR[5] => Mux48.IN63
i_DSR[6] => Mux15.IN10
i_DSR[6] => Mux47.IN63
i_DSR[7] => Mux14.IN10
i_DSR[7] => Mux46.IN63
i_DSR[8] => Mux13.IN9
i_DSR[8] => Mux45.IN63
i_DSR[9] => Mux12.IN9
i_DSR[9] => Mux44.IN63
i_DSR[10] => Mux11.IN9
i_DSR[10] => Mux43.IN63
i_DSR[11] => Mux10.IN9
i_DSR[11] => Mux42.IN63
i_DSR[12] => Mux9.IN10
i_DSR[12] => Mux41.IN63
i_DSR[13] => Mux8.IN10
i_DSR[13] => Mux40.IN63
i_DSR[14] => Mux7.IN10
i_DSR[14] => Mux39.IN63
i_DSR[15] => Mux6.IN10
i_DSR[15] => Mux38.IN63
i_OCR[0] => cmd_argument.DATAB
i_OCR[1] => cmd_argument.DATAB
i_OCR[2] => cmd_argument.DATAB
i_OCR[3] => cmd_argument.DATAB
i_OCR[4] => cmd_argument.DATAB
i_OCR[5] => cmd_argument.DATAB
i_OCR[6] => cmd_argument.DATAB
i_OCR[7] => cmd_argument.DATAB
i_OCR[8] => cmd_argument.DATAB
i_OCR[9] => cmd_argument.DATAB
i_OCR[10] => cmd_argument.DATAB
i_OCR[11] => cmd_argument.DATAB
i_OCR[12] => cmd_argument.DATAB
i_OCR[13] => cmd_argument.DATAB
i_OCR[14] => cmd_argument.DATAB
i_OCR[15] => cmd_argument.DATAB
i_OCR[16] => cmd_argument.DATAB
i_OCR[17] => cmd_argument.DATAB
i_OCR[18] => cmd_argument.DATAB
i_OCR[19] => cmd_argument.DATAB
i_OCR[20] => temp_4_bits[0].IN1
i_OCR[20] => Mux17.IN10
i_OCR[20] => cmd_argument.DATAB
i_OCR[21] => temp_4_bits.IN1
i_OCR[21] => cmd_argument.DATAB
i_OCR[22] => temp_4_bits.IN0
i_OCR[22] => cmd_argument.DATAB
i_OCR[23] => temp_4_bits.IN1
i_OCR[23] => cmd_argument.DATAB
i_OCR[24] => cmd_argument.DATAB
i_OCR[25] => cmd_argument.DATAB
i_OCR[26] => cmd_argument.DATAB
i_OCR[27] => cmd_argument.DATAB
i_OCR[28] => cmd_argument.DATAB
i_OCR[29] => cmd_argument.DATAB
i_OCR[30] => cmd_argument.DATAB
i_OCR[31] => cmd_argument.DATAB
i_RCA[0] => Mux21.IN11
i_RCA[0] => Mux21.IN12
i_RCA[0] => Mux21.IN13
i_RCA[0] => Mux53.IN64
i_RCA[0] => Mux53.IN65
i_RCA[0] => Mux53.IN66
i_RCA[0] => Mux53.IN67
i_RCA[0] => Mux53.IN68
i_RCA[0] => Mux53.IN69
i_RCA[1] => Mux20.IN11
i_RCA[1] => Mux20.IN12
i_RCA[1] => Mux20.IN13
i_RCA[1] => Mux52.IN64
i_RCA[1] => Mux52.IN65
i_RCA[1] => Mux52.IN66
i_RCA[1] => Mux52.IN67
i_RCA[1] => Mux52.IN68
i_RCA[1] => Mux52.IN69
i_RCA[2] => Mux19.IN11
i_RCA[2] => Mux19.IN12
i_RCA[2] => Mux19.IN13
i_RCA[2] => Mux51.IN64
i_RCA[2] => Mux51.IN65
i_RCA[2] => Mux51.IN66
i_RCA[2] => Mux51.IN67
i_RCA[2] => Mux51.IN68
i_RCA[2] => Mux51.IN69
i_RCA[3] => Mux18.IN11
i_RCA[3] => Mux18.IN12
i_RCA[3] => Mux18.IN13
i_RCA[3] => Mux50.IN64
i_RCA[3] => Mux50.IN65
i_RCA[3] => Mux50.IN66
i_RCA[3] => Mux50.IN67
i_RCA[3] => Mux50.IN68
i_RCA[3] => Mux50.IN69
i_RCA[4] => Mux17.IN11
i_RCA[4] => Mux17.IN12
i_RCA[4] => Mux17.IN13
i_RCA[4] => Mux49.IN64
i_RCA[4] => Mux49.IN65
i_RCA[4] => Mux49.IN66
i_RCA[4] => Mux49.IN67
i_RCA[4] => Mux49.IN68
i_RCA[4] => Mux49.IN69
i_RCA[5] => Mux16.IN11
i_RCA[5] => Mux16.IN12
i_RCA[5] => Mux16.IN13
i_RCA[5] => Mux48.IN64
i_RCA[5] => Mux48.IN65
i_RCA[5] => Mux48.IN66
i_RCA[5] => Mux48.IN67
i_RCA[5] => Mux48.IN68
i_RCA[5] => Mux48.IN69
i_RCA[6] => Mux15.IN11
i_RCA[6] => Mux15.IN12
i_RCA[6] => Mux15.IN13
i_RCA[6] => Mux47.IN64
i_RCA[6] => Mux47.IN65
i_RCA[6] => Mux47.IN66
i_RCA[6] => Mux47.IN67
i_RCA[6] => Mux47.IN68
i_RCA[6] => Mux47.IN69
i_RCA[7] => Mux14.IN11
i_RCA[7] => Mux14.IN12
i_RCA[7] => Mux14.IN13
i_RCA[7] => Mux46.IN64
i_RCA[7] => Mux46.IN65
i_RCA[7] => Mux46.IN66
i_RCA[7] => Mux46.IN67
i_RCA[7] => Mux46.IN68
i_RCA[7] => Mux46.IN69
i_RCA[8] => Mux13.IN10
i_RCA[8] => Mux13.IN11
i_RCA[8] => Mux13.IN12
i_RCA[8] => Mux45.IN64
i_RCA[8] => Mux45.IN65
i_RCA[8] => Mux45.IN66
i_RCA[8] => Mux45.IN67
i_RCA[8] => Mux45.IN68
i_RCA[8] => Mux45.IN69
i_RCA[9] => Mux12.IN10
i_RCA[9] => Mux12.IN11
i_RCA[9] => Mux12.IN12
i_RCA[9] => Mux44.IN64
i_RCA[9] => Mux44.IN65
i_RCA[9] => Mux44.IN66
i_RCA[9] => Mux44.IN67
i_RCA[9] => Mux44.IN68
i_RCA[9] => Mux44.IN69
i_RCA[10] => Mux11.IN10
i_RCA[10] => Mux11.IN11
i_RCA[10] => Mux11.IN12
i_RCA[10] => Mux43.IN64
i_RCA[10] => Mux43.IN65
i_RCA[10] => Mux43.IN66
i_RCA[10] => Mux43.IN67
i_RCA[10] => Mux43.IN68
i_RCA[10] => Mux43.IN69
i_RCA[11] => Mux10.IN10
i_RCA[11] => Mux10.IN11
i_RCA[11] => Mux10.IN12
i_RCA[11] => Mux42.IN64
i_RCA[11] => Mux42.IN65
i_RCA[11] => Mux42.IN66
i_RCA[11] => Mux42.IN67
i_RCA[11] => Mux42.IN68
i_RCA[11] => Mux42.IN69
i_RCA[12] => Mux9.IN11
i_RCA[12] => Mux9.IN12
i_RCA[12] => Mux9.IN13
i_RCA[12] => Mux41.IN64
i_RCA[12] => Mux41.IN65
i_RCA[12] => Mux41.IN66
i_RCA[12] => Mux41.IN67
i_RCA[12] => Mux41.IN68
i_RCA[12] => Mux41.IN69
i_RCA[13] => Mux8.IN11
i_RCA[13] => Mux8.IN12
i_RCA[13] => Mux8.IN13
i_RCA[13] => Mux40.IN64
i_RCA[13] => Mux40.IN65
i_RCA[13] => Mux40.IN66
i_RCA[13] => Mux40.IN67
i_RCA[13] => Mux40.IN68
i_RCA[13] => Mux40.IN69
i_RCA[14] => Mux7.IN11
i_RCA[14] => Mux7.IN12
i_RCA[14] => Mux7.IN13
i_RCA[14] => Mux39.IN64
i_RCA[14] => Mux39.IN65
i_RCA[14] => Mux39.IN66
i_RCA[14] => Mux39.IN67
i_RCA[14] => Mux39.IN68
i_RCA[14] => Mux39.IN69
i_RCA[15] => Mux6.IN11
i_RCA[15] => Mux6.IN12
i_RCA[15] => Mux6.IN13
i_RCA[15] => Mux38.IN64
i_RCA[15] => Mux38.IN65
i_RCA[15] => Mux38.IN66
i_RCA[15] => Mux38.IN67
i_RCA[15] => Mux38.IN68
i_RCA[15] => Mux38.IN69
o_dataout <= bit_to_send.DB_MAX_OUTPUT_PORT_TYPE
o_message_done <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= command_valid.DB_MAX_OUTPUT_PORT_TYPE
o_returning_ocr <= returning_ocr_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_cid <= returning_cid_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_rca <= returning_rca_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_csd <= returning_csd_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_status <= returning_status_reg.DB_MAX_OUTPUT_PORT_TYPE
o_data_read <= Equal48.DB_MAX_OUTPUT_PORT_TYPE
o_data_write <= Equal49.DB_MAX_OUTPUT_PORT_TYPE
o_wait_cmd_busy <= o_wait_cmd_busy.DB_MAX_OUTPUT_PORT_TYPE
o_last_cmd_was_55 <= last_command_sent_was_CMD55.DB_MAX_OUTPUT_PORT_TYPE
o_response_type[0] <= response_type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_response_type[1] <= response_type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_response_type[2] <= response_type_reg[2].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_enable => shift_register[6].ENA
i_enable => shift_register[5].ENA
i_enable => shift_register[4].ENA
i_enable => shift_register[3].ENA
i_enable => shift_register[2].ENA
i_enable => shift_register[1].ENA
i_enable => shift_register[0].ENA
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
i_clock => Altera_UP_SD_CRC7_Generator:crc_checker.i_clock
i_clock => shift_crc_bits.CLK
i_clock => keep_reading_bits.CLK
i_clock => timeout_counter[0].CLK
i_clock => timeout_counter[1].CLK
i_clock => timeout_counter[2].CLK
i_clock => timeout_counter[3].CLK
i_clock => timeout_counter[4].CLK
i_clock => timeout_counter[5].CLK
i_clock => timeout_counter[6].CLK
i_clock => timeout_counter[7].CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_clock => counter[7].CLK
i_clock => registered_data_input[0].CLK
i_clock => registered_data_input[1].CLK
i_clock => registered_data_input[2].CLK
i_clock => registered_data_input[3].CLK
i_clock => registered_data_input[4].CLK
i_clock => registered_data_input[5].CLK
i_clock => registered_data_input[6].CLK
i_clock => registered_data_input[7].CLK
i_clock => registered_data_input[8].CLK
i_clock => registered_data_input[9].CLK
i_clock => registered_data_input[10].CLK
i_clock => registered_data_input[11].CLK
i_clock => registered_data_input[12].CLK
i_clock => registered_data_input[13].CLK
i_clock => registered_data_input[14].CLK
i_clock => registered_data_input[15].CLK
i_clock => registered_data_input[16].CLK
i_clock => registered_data_input[17].CLK
i_clock => registered_data_input[18].CLK
i_clock => registered_data_input[19].CLK
i_clock => registered_data_input[20].CLK
i_clock => registered_data_input[21].CLK
i_clock => registered_data_input[22].CLK
i_clock => registered_data_input[23].CLK
i_clock => registered_data_input[24].CLK
i_clock => registered_data_input[25].CLK
i_clock => registered_data_input[26].CLK
i_clock => registered_data_input[27].CLK
i_clock => registered_data_input[28].CLK
i_clock => registered_data_input[29].CLK
i_clock => registered_data_input[30].CLK
i_clock => registered_data_input[31].CLK
i_clock => registered_data_input[32].CLK
i_clock => registered_data_input[33].CLK
i_clock => registered_data_input[34].CLK
i_clock => registered_data_input[35].CLK
i_clock => registered_data_input[36].CLK
i_clock => registered_data_input[37].CLK
i_clock => registered_data_input[38].CLK
i_clock => registered_data_input[39].CLK
i_clock => registered_data_input[40].CLK
i_clock => registered_data_input[41].CLK
i_clock => registered_data_input[42].CLK
i_clock => registered_data_input[43].CLK
i_clock => registered_data_input[44].CLK
i_clock => registered_data_input[45].CLK
i_clock => registered_data_input[46].CLK
i_clock => registered_data_input[47].CLK
i_clock => registered_data_input[48].CLK
i_clock => registered_data_input[49].CLK
i_clock => registered_data_input[50].CLK
i_clock => registered_data_input[51].CLK
i_clock => registered_data_input[52].CLK
i_clock => registered_data_input[53].CLK
i_clock => registered_data_input[54].CLK
i_clock => registered_data_input[55].CLK
i_clock => registered_data_input[56].CLK
i_clock => registered_data_input[57].CLK
i_clock => registered_data_input[58].CLK
i_clock => registered_data_input[59].CLK
i_clock => registered_data_input[60].CLK
i_clock => registered_data_input[61].CLK
i_clock => registered_data_input[62].CLK
i_clock => registered_data_input[63].CLK
i_clock => registered_data_input[64].CLK
i_clock => registered_data_input[65].CLK
i_clock => registered_data_input[66].CLK
i_clock => registered_data_input[67].CLK
i_clock => registered_data_input[68].CLK
i_clock => registered_data_input[69].CLK
i_clock => registered_data_input[70].CLK
i_clock => registered_data_input[71].CLK
i_clock => registered_data_input[72].CLK
i_clock => registered_data_input[73].CLK
i_clock => registered_data_input[74].CLK
i_clock => registered_data_input[75].CLK
i_clock => registered_data_input[76].CLK
i_clock => registered_data_input[77].CLK
i_clock => registered_data_input[78].CLK
i_clock => registered_data_input[79].CLK
i_clock => registered_data_input[80].CLK
i_clock => registered_data_input[81].CLK
i_clock => registered_data_input[82].CLK
i_clock => registered_data_input[83].CLK
i_clock => registered_data_input[84].CLK
i_clock => registered_data_input[85].CLK
i_clock => registered_data_input[86].CLK
i_clock => registered_data_input[87].CLK
i_clock => registered_data_input[88].CLK
i_clock => registered_data_input[89].CLK
i_clock => registered_data_input[90].CLK
i_clock => registered_data_input[91].CLK
i_clock => registered_data_input[92].CLK
i_clock => registered_data_input[93].CLK
i_clock => registered_data_input[94].CLK
i_clock => registered_data_input[95].CLK
i_clock => registered_data_input[96].CLK
i_clock => registered_data_input[97].CLK
i_clock => registered_data_input[98].CLK
i_clock => registered_data_input[99].CLK
i_clock => registered_data_input[100].CLK
i_clock => registered_data_input[101].CLK
i_clock => registered_data_input[102].CLK
i_clock => registered_data_input[103].CLK
i_clock => registered_data_input[104].CLK
i_clock => registered_data_input[105].CLK
i_clock => registered_data_input[106].CLK
i_clock => registered_data_input[107].CLK
i_clock => registered_data_input[108].CLK
i_clock => registered_data_input[109].CLK
i_clock => registered_data_input[110].CLK
i_clock => registered_data_input[111].CLK
i_clock => registered_data_input[112].CLK
i_clock => registered_data_input[113].CLK
i_clock => registered_data_input[114].CLK
i_clock => registered_data_input[115].CLK
i_clock => registered_data_input[116].CLK
i_clock => registered_data_input[117].CLK
i_clock => registered_data_input[118].CLK
i_clock => registered_data_input[119].CLK
i_clock => registered_data_input[120].CLK
i_clock => registered_data_input[121].CLK
i_clock => registered_data_input[122].CLK
i_clock => registered_data_input[123].CLK
i_clock => registered_data_input[124].CLK
i_clock => registered_data_input[125].CLK
i_clock => registered_data_input[126].CLK
i_clock => registered_data_input[127].CLK
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_CRC7_Generator:crc_checker.i_reset_n
i_reset_n => registered_data_input[0].ACLR
i_reset_n => registered_data_input[1].ACLR
i_reset_n => registered_data_input[2].ACLR
i_reset_n => registered_data_input[3].ACLR
i_reset_n => registered_data_input[4].ACLR
i_reset_n => registered_data_input[5].ACLR
i_reset_n => registered_data_input[6].ACLR
i_reset_n => registered_data_input[7].ACLR
i_reset_n => registered_data_input[8].ACLR
i_reset_n => registered_data_input[9].ACLR
i_reset_n => registered_data_input[10].ACLR
i_reset_n => registered_data_input[11].ACLR
i_reset_n => registered_data_input[12].ACLR
i_reset_n => registered_data_input[13].ACLR
i_reset_n => registered_data_input[14].ACLR
i_reset_n => registered_data_input[15].ACLR
i_reset_n => registered_data_input[16].ACLR
i_reset_n => registered_data_input[17].ACLR
i_reset_n => registered_data_input[18].ACLR
i_reset_n => registered_data_input[19].ACLR
i_reset_n => registered_data_input[20].ACLR
i_reset_n => registered_data_input[21].ACLR
i_reset_n => registered_data_input[22].ACLR
i_reset_n => registered_data_input[23].ACLR
i_reset_n => registered_data_input[24].ACLR
i_reset_n => registered_data_input[25].ACLR
i_reset_n => registered_data_input[26].ACLR
i_reset_n => registered_data_input[27].ACLR
i_reset_n => registered_data_input[28].ACLR
i_reset_n => registered_data_input[29].ACLR
i_reset_n => registered_data_input[30].ACLR
i_reset_n => registered_data_input[31].ACLR
i_reset_n => registered_data_input[32].ACLR
i_reset_n => registered_data_input[33].ACLR
i_reset_n => registered_data_input[34].ACLR
i_reset_n => registered_data_input[35].ACLR
i_reset_n => registered_data_input[36].ACLR
i_reset_n => registered_data_input[37].ACLR
i_reset_n => registered_data_input[38].ACLR
i_reset_n => registered_data_input[39].ACLR
i_reset_n => registered_data_input[40].ACLR
i_reset_n => registered_data_input[41].ACLR
i_reset_n => registered_data_input[42].ACLR
i_reset_n => registered_data_input[43].ACLR
i_reset_n => registered_data_input[44].ACLR
i_reset_n => registered_data_input[45].ACLR
i_reset_n => registered_data_input[46].ACLR
i_reset_n => registered_data_input[47].ACLR
i_reset_n => registered_data_input[48].ACLR
i_reset_n => registered_data_input[49].ACLR
i_reset_n => registered_data_input[50].ACLR
i_reset_n => registered_data_input[51].ACLR
i_reset_n => registered_data_input[52].ACLR
i_reset_n => registered_data_input[53].ACLR
i_reset_n => registered_data_input[54].ACLR
i_reset_n => registered_data_input[55].ACLR
i_reset_n => registered_data_input[56].ACLR
i_reset_n => registered_data_input[57].ACLR
i_reset_n => registered_data_input[58].ACLR
i_reset_n => registered_data_input[59].ACLR
i_reset_n => registered_data_input[60].ACLR
i_reset_n => registered_data_input[61].ACLR
i_reset_n => registered_data_input[62].ACLR
i_reset_n => registered_data_input[63].ACLR
i_reset_n => registered_data_input[64].ACLR
i_reset_n => registered_data_input[65].ACLR
i_reset_n => registered_data_input[66].ACLR
i_reset_n => registered_data_input[67].ACLR
i_reset_n => registered_data_input[68].ACLR
i_reset_n => registered_data_input[69].ACLR
i_reset_n => registered_data_input[70].ACLR
i_reset_n => registered_data_input[71].ACLR
i_reset_n => registered_data_input[72].ACLR
i_reset_n => registered_data_input[73].ACLR
i_reset_n => registered_data_input[74].ACLR
i_reset_n => registered_data_input[75].ACLR
i_reset_n => registered_data_input[76].ACLR
i_reset_n => registered_data_input[77].ACLR
i_reset_n => registered_data_input[78].ACLR
i_reset_n => registered_data_input[79].ACLR
i_reset_n => registered_data_input[80].ACLR
i_reset_n => registered_data_input[81].ACLR
i_reset_n => registered_data_input[82].ACLR
i_reset_n => registered_data_input[83].ACLR
i_reset_n => registered_data_input[84].ACLR
i_reset_n => registered_data_input[85].ACLR
i_reset_n => registered_data_input[86].ACLR
i_reset_n => registered_data_input[87].ACLR
i_reset_n => registered_data_input[88].ACLR
i_reset_n => registered_data_input[89].ACLR
i_reset_n => registered_data_input[90].ACLR
i_reset_n => registered_data_input[91].ACLR
i_reset_n => registered_data_input[92].ACLR
i_reset_n => registered_data_input[93].ACLR
i_reset_n => registered_data_input[94].ACLR
i_reset_n => registered_data_input[95].ACLR
i_reset_n => registered_data_input[96].ACLR
i_reset_n => registered_data_input[97].ACLR
i_reset_n => registered_data_input[98].ACLR
i_reset_n => registered_data_input[99].ACLR
i_reset_n => registered_data_input[100].ACLR
i_reset_n => registered_data_input[101].ACLR
i_reset_n => registered_data_input[102].ACLR
i_reset_n => registered_data_input[103].ACLR
i_reset_n => registered_data_input[104].ACLR
i_reset_n => registered_data_input[105].ACLR
i_reset_n => registered_data_input[106].ACLR
i_reset_n => registered_data_input[107].ACLR
i_reset_n => registered_data_input[108].ACLR
i_reset_n => registered_data_input[109].ACLR
i_reset_n => registered_data_input[110].ACLR
i_reset_n => registered_data_input[111].ACLR
i_reset_n => registered_data_input[112].ACLR
i_reset_n => registered_data_input[113].ACLR
i_reset_n => registered_data_input[114].ACLR
i_reset_n => registered_data_input[115].ACLR
i_reset_n => registered_data_input[116].ACLR
i_reset_n => registered_data_input[117].ACLR
i_reset_n => registered_data_input[118].ACLR
i_reset_n => registered_data_input[119].ACLR
i_reset_n => registered_data_input[120].ACLR
i_reset_n => registered_data_input[121].ACLR
i_reset_n => registered_data_input[122].ACLR
i_reset_n => registered_data_input[123].ACLR
i_reset_n => registered_data_input[124].ACLR
i_reset_n => registered_data_input[125].ACLR
i_reset_n => registered_data_input[126].ACLR
i_reset_n => registered_data_input[127].ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_reset_n => counter[7].ACLR
i_reset_n => timeout_counter[0].ACLR
i_reset_n => timeout_counter[1].ACLR
i_reset_n => timeout_counter[2].ACLR
i_reset_n => timeout_counter[3].ACLR
i_reset_n => timeout_counter[4].ACLR
i_reset_n => timeout_counter[5].ACLR
i_reset_n => timeout_counter[6].ACLR
i_reset_n => timeout_counter[7].ACLR
i_reset_n => keep_reading_bits.ACLR
i_reset_n => shift_crc_bits.PRESET
i_reset_n => current_state~3.DATAIN
i_begin => Selector1.IN3
i_begin => Selector5.IN5
i_begin => Selector0.IN1
i_scan_pulse => state_transitions.IN0
i_scan_pulse => state_transitions.IN0
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => enable_crc_unit.IN0
i_scan_pulse => shift_crc_bits.OUTPUTSELECT
i_scan_pulse => registered_data_input[127].ENA
i_scan_pulse => registered_data_input[126].ENA
i_scan_pulse => registered_data_input[125].ENA
i_scan_pulse => registered_data_input[124].ENA
i_scan_pulse => registered_data_input[123].ENA
i_scan_pulse => registered_data_input[122].ENA
i_scan_pulse => registered_data_input[121].ENA
i_scan_pulse => registered_data_input[120].ENA
i_scan_pulse => registered_data_input[119].ENA
i_scan_pulse => registered_data_input[118].ENA
i_scan_pulse => registered_data_input[117].ENA
i_scan_pulse => registered_data_input[116].ENA
i_scan_pulse => registered_data_input[115].ENA
i_scan_pulse => registered_data_input[114].ENA
i_scan_pulse => registered_data_input[113].ENA
i_scan_pulse => registered_data_input[112].ENA
i_scan_pulse => registered_data_input[111].ENA
i_scan_pulse => registered_data_input[110].ENA
i_scan_pulse => registered_data_input[109].ENA
i_scan_pulse => registered_data_input[108].ENA
i_scan_pulse => registered_data_input[107].ENA
i_scan_pulse => registered_data_input[106].ENA
i_scan_pulse => registered_data_input[105].ENA
i_scan_pulse => registered_data_input[104].ENA
i_scan_pulse => registered_data_input[103].ENA
i_scan_pulse => registered_data_input[102].ENA
i_scan_pulse => registered_data_input[101].ENA
i_scan_pulse => registered_data_input[100].ENA
i_scan_pulse => registered_data_input[99].ENA
i_scan_pulse => registered_data_input[98].ENA
i_scan_pulse => registered_data_input[97].ENA
i_scan_pulse => registered_data_input[96].ENA
i_scan_pulse => registered_data_input[95].ENA
i_scan_pulse => registered_data_input[94].ENA
i_scan_pulse => registered_data_input[93].ENA
i_scan_pulse => registered_data_input[92].ENA
i_scan_pulse => registered_data_input[91].ENA
i_scan_pulse => registered_data_input[90].ENA
i_scan_pulse => registered_data_input[89].ENA
i_scan_pulse => registered_data_input[88].ENA
i_scan_pulse => registered_data_input[87].ENA
i_scan_pulse => registered_data_input[86].ENA
i_scan_pulse => registered_data_input[85].ENA
i_scan_pulse => registered_data_input[84].ENA
i_scan_pulse => registered_data_input[83].ENA
i_scan_pulse => registered_data_input[82].ENA
i_scan_pulse => registered_data_input[81].ENA
i_scan_pulse => registered_data_input[80].ENA
i_scan_pulse => registered_data_input[79].ENA
i_scan_pulse => registered_data_input[78].ENA
i_scan_pulse => registered_data_input[77].ENA
i_scan_pulse => registered_data_input[76].ENA
i_scan_pulse => registered_data_input[75].ENA
i_scan_pulse => registered_data_input[74].ENA
i_scan_pulse => registered_data_input[73].ENA
i_scan_pulse => registered_data_input[72].ENA
i_scan_pulse => registered_data_input[71].ENA
i_scan_pulse => registered_data_input[70].ENA
i_scan_pulse => registered_data_input[69].ENA
i_scan_pulse => registered_data_input[68].ENA
i_scan_pulse => registered_data_input[67].ENA
i_scan_pulse => registered_data_input[66].ENA
i_scan_pulse => registered_data_input[65].ENA
i_scan_pulse => registered_data_input[64].ENA
i_scan_pulse => registered_data_input[63].ENA
i_scan_pulse => registered_data_input[62].ENA
i_scan_pulse => registered_data_input[61].ENA
i_scan_pulse => registered_data_input[60].ENA
i_scan_pulse => registered_data_input[59].ENA
i_scan_pulse => registered_data_input[58].ENA
i_scan_pulse => registered_data_input[57].ENA
i_scan_pulse => registered_data_input[56].ENA
i_scan_pulse => registered_data_input[55].ENA
i_scan_pulse => registered_data_input[54].ENA
i_scan_pulse => registered_data_input[53].ENA
i_scan_pulse => registered_data_input[52].ENA
i_scan_pulse => registered_data_input[51].ENA
i_scan_pulse => registered_data_input[50].ENA
i_scan_pulse => registered_data_input[49].ENA
i_scan_pulse => registered_data_input[48].ENA
i_scan_pulse => registered_data_input[47].ENA
i_scan_pulse => registered_data_input[46].ENA
i_scan_pulse => registered_data_input[45].ENA
i_scan_pulse => registered_data_input[44].ENA
i_scan_pulse => registered_data_input[43].ENA
i_scan_pulse => registered_data_input[42].ENA
i_scan_pulse => registered_data_input[41].ENA
i_scan_pulse => registered_data_input[40].ENA
i_scan_pulse => registered_data_input[39].ENA
i_scan_pulse => registered_data_input[38].ENA
i_scan_pulse => registered_data_input[37].ENA
i_scan_pulse => registered_data_input[36].ENA
i_scan_pulse => registered_data_input[35].ENA
i_scan_pulse => registered_data_input[34].ENA
i_scan_pulse => registered_data_input[33].ENA
i_scan_pulse => registered_data_input[32].ENA
i_scan_pulse => registered_data_input[31].ENA
i_scan_pulse => registered_data_input[30].ENA
i_scan_pulse => registered_data_input[29].ENA
i_scan_pulse => registered_data_input[28].ENA
i_scan_pulse => registered_data_input[27].ENA
i_scan_pulse => registered_data_input[26].ENA
i_scan_pulse => registered_data_input[25].ENA
i_scan_pulse => registered_data_input[24].ENA
i_scan_pulse => registered_data_input[23].ENA
i_scan_pulse => registered_data_input[22].ENA
i_scan_pulse => registered_data_input[21].ENA
i_scan_pulse => registered_data_input[20].ENA
i_scan_pulse => registered_data_input[19].ENA
i_scan_pulse => registered_data_input[18].ENA
i_scan_pulse => registered_data_input[17].ENA
i_scan_pulse => registered_data_input[16].ENA
i_scan_pulse => registered_data_input[15].ENA
i_scan_pulse => registered_data_input[14].ENA
i_scan_pulse => registered_data_input[13].ENA
i_scan_pulse => registered_data_input[12].ENA
i_scan_pulse => registered_data_input[11].ENA
i_scan_pulse => registered_data_input[10].ENA
i_scan_pulse => registered_data_input[9].ENA
i_scan_pulse => registered_data_input[8].ENA
i_scan_pulse => registered_data_input[7].ENA
i_scan_pulse => registered_data_input[6].ENA
i_scan_pulse => registered_data_input[5].ENA
i_scan_pulse => registered_data_input[4].ENA
i_scan_pulse => registered_data_input[3].ENA
i_scan_pulse => registered_data_input[2].ENA
i_scan_pulse => registered_data_input[1].ENA
i_scan_pulse => registered_data_input[0].ENA
i_scan_pulse => keep_reading_bits.ENA
i_datain => state_transitions.IN1
i_datain => registered_data_input.DATAB
i_datain => state_transitions.IN1
i_datain => start_reading_bits.IN0
i_wait_cmd_busy => next_state.DATAB
i_wait_cmd_busy => next_state.DATAB
i_response_type[0] => Equal7.IN5
i_response_type[0] => Equal8.IN5
i_response_type[0] => Equal9.IN5
i_response_type[0] => Equal10.IN5
i_response_type[1] => Equal7.IN4
i_response_type[1] => Equal8.IN4
i_response_type[1] => Equal9.IN4
i_response_type[1] => Equal10.IN4
i_response_type[2] => Equal7.IN3
i_response_type[2] => Equal8.IN3
i_response_type[2] => Equal9.IN3
i_response_type[2] => Equal10.IN3
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[66] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[67] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[68] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[69] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[70] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[71] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[72] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[73] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[74] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[75] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[76] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[77] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[78] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[79] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[80] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[81] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[82] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[83] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[84] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[85] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[86] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[87] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[88] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[89] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[90] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[91] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[92] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[93] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[94] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[95] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[96] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[97] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[98] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[99] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[100] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[101] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[102] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[103] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[104] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[105] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[106] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[107] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[108] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[109] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[110] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[111] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[112] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[113] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[114] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[115] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[116] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[117] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[118] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[119] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[120] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[121] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[122] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[123] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[124] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[125] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[126] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[127] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_CRC_passed <= o_CRC_passed.DB_MAX_OUTPUT_PORT_TYPE
o_timeout <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
o_done <= o_done.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_enable => shift_register[6].ENA
i_enable => shift_register[5].ENA
i_enable => shift_register[4].ENA
i_enable => shift_register[3].ENA
i_enable => shift_register[2].ENA
i_enable => shift_register[1].ENA
i_enable => shift_register[0].ENA
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
i_clock => delay_counter[0].CLK
i_clock => delay_counter[1].CLK
i_clock => delay_counter[2].CLK
i_clock => delay_counter[3].CLK
i_clock => delay_counter[4].CLK
i_clock => delay_counter[5].CLK
i_clock => delay_counter[6].CLK
i_clock => waiting_for_vdd_setup.CLK
i_clock => periodic_status_check[0].CLK
i_clock => periodic_status_check[1].CLK
i_clock => periodic_status_check[2].CLK
i_clock => periodic_status_check[3].CLK
i_clock => periodic_status_check[4].CLK
i_clock => periodic_status_check[5].CLK
i_clock => periodic_status_check[6].CLK
i_clock => periodic_status_check[7].CLK
i_clock => periodic_status_check[8].CLK
i_clock => periodic_status_check[9].CLK
i_clock => periodic_status_check[10].CLK
i_clock => periodic_status_check[11].CLK
i_clock => periodic_status_check[12].CLK
i_clock => periodic_status_check[13].CLK
i_clock => periodic_status_check[14].CLK
i_clock => periodic_status_check[15].CLK
i_clock => periodic_status_check[16].CLK
i_clock => periodic_status_check[17].CLK
i_clock => periodic_status_check[18].CLK
i_clock => periodic_status_check[19].CLK
i_clock => periodic_status_check[20].CLK
i_clock => periodic_status_check[21].CLK
i_clock => periodic_status_check[22].CLK
i_clock => periodic_status_check[23].CLK
i_clock => id_sequence_step_index[0].CLK
i_clock => id_sequence_step_index[1].CLK
i_clock => id_sequence_step_index[2].CLK
i_clock => id_sequence_step_index[3].CLK
i_clock => SD_clock_mode.CLK
i_clock => current_state~1.DATAIN
i_reset_n => waiting_for_vdd_setup.ACLR
i_reset_n => periodic_status_check[0].ACLR
i_reset_n => periodic_status_check[1].ACLR
i_reset_n => periodic_status_check[2].ACLR
i_reset_n => periodic_status_check[3].ACLR
i_reset_n => periodic_status_check[4].ACLR
i_reset_n => periodic_status_check[5].ACLR
i_reset_n => periodic_status_check[6].ACLR
i_reset_n => periodic_status_check[7].ACLR
i_reset_n => periodic_status_check[8].ACLR
i_reset_n => periodic_status_check[9].ACLR
i_reset_n => periodic_status_check[10].ACLR
i_reset_n => periodic_status_check[11].ACLR
i_reset_n => periodic_status_check[12].ACLR
i_reset_n => periodic_status_check[13].ACLR
i_reset_n => periodic_status_check[14].ACLR
i_reset_n => periodic_status_check[15].ACLR
i_reset_n => periodic_status_check[16].ACLR
i_reset_n => periodic_status_check[17].ACLR
i_reset_n => periodic_status_check[18].ACLR
i_reset_n => periodic_status_check[19].ACLR
i_reset_n => periodic_status_check[20].ACLR
i_reset_n => periodic_status_check[21].ACLR
i_reset_n => periodic_status_check[22].ACLR
i_reset_n => periodic_status_check[23].ACLR
i_reset_n => id_sequence_step_index[0].ACLR
i_reset_n => id_sequence_step_index[1].ACLR
i_reset_n => id_sequence_step_index[2].ACLR
i_reset_n => id_sequence_step_index[3].ACLR
i_reset_n => SD_clock_mode.ACLR
i_reset_n => delay_counter[0].ACLR
i_reset_n => delay_counter[1].ACLR
i_reset_n => delay_counter[2].ACLR
i_reset_n => delay_counter[3].ACLR
i_reset_n => delay_counter[4].ACLR
i_reset_n => delay_counter[5].ACLR
i_reset_n => delay_counter[6].ACLR
i_reset_n => current_state~3.DATAIN
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => Selector6.IN3
i_user_command_ready => Selector10.IN4
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => Selector3.IN1
i_response_received => Selector8.IN1
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.DATAB
i_response_timed_out => next_state.DATAB
i_response_crc_passed => next_state.DATAA
i_response_crc_passed => next_state.DATAA
i_command_sent => Selector3.IN3
i_command_sent => Selector8.IN3
i_command_sent => Selector2.IN2
i_command_sent => Selector7.IN1
i_powerup_busy_n => local_ffs.IN1
i_clocking_pulse_enable => Selector10.IN5
i_clocking_pulse_enable => initial_delay_counter.IN1
i_clocking_pulse_enable => Selector9.IN2
i_current_clock_mode => Selector5.IN4
i_current_clock_mode => Selector4.IN2
i_user_message_valid => Selector7.IN3
i_user_message_valid => Selector10.IN1
i_last_cmd_was_55 => next_state.DATAA
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => next_state.DATAA
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
o_generate_command <= o_generate_command.DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[0] <= id_sequence_step_index[0].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[1] <= id_sequence_step_index[1].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[2] <= id_sequence_step_index[2].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[3] <= id_sequence_step_index[3].DB_MAX_OUTPUT_PORT_TYPE
o_receive_response <= o_receive_response.DB_MAX_OUTPUT_PORT_TYPE
o_drive_CMD_line <= o_drive_CMD_line.DB_MAX_OUTPUT_PORT_TYPE
o_SD_clock_mode <= SD_clock_mode.DB_MAX_OUTPUT_PORT_TYPE
o_resetting <= o_resetting.DB_MAX_OUTPUT_PORT_TYPE
o_card_connected <= o_card_connected.DB_MAX_OUTPUT_PORT_TYPE
o_command_completed <= o_command_completed.DB_MAX_OUTPUT_PORT_TYPE
o_clear_response_register <= o_clear_response_register.DB_MAX_OUTPUT_PORT_TYPE
o_enable_clock_generator <= o_enable_clock_generator.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator
i_clock => local_mode.CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_reset_n => local_mode.ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_enable => counter[6].ENA
i_enable => counter[5].ENA
i_enable => counter[4].ENA
i_enable => counter[3].ENA
i_enable => counter[2].ENA
i_enable => counter[1].ENA
i_enable => counter[0].ENA
i_mode => local_mode.DATAIN
o_SD_clock <= o_SD_clock.DB_MAX_OUTPUT_PORT_TYPE
o_clock_mode <= local_mode.DB_MAX_OUTPUT_PORT_TYPE
o_trigger_receive <= o_trigger_receive.DB_MAX_OUTPUT_PORT_TYPE
o_trigger_send <= o_trigger_send.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger
i_clock => local_reg.CLK
i_reset_n => local_reg.ACLR
i_signal => o_trigger.IN1
i_signal => local_reg.DATAIN
o_trigger <= o_trigger.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
i_clock => Altera_UP_SD_CRC16_Generator:crc16_checker.i_clock
i_clock => timeout_register[0].CLK
i_clock => timeout_register[1].CLK
i_clock => timeout_register[2].CLK
i_clock => timeout_register[3].CLK
i_clock => timeout_register[4].CLK
i_clock => timeout_register[5].CLK
i_clock => timeout_register[6].CLK
i_clock => timeout_register[7].CLK
i_clock => timeout_register[8].CLK
i_clock => timeout_register[9].CLK
i_clock => timeout_register[10].CLK
i_clock => timeout_register[11].CLK
i_clock => timeout_register[12].CLK
i_clock => timeout_register[13].CLK
i_clock => timeout_register[14].CLK
i_clock => timeout_register[15].CLK
i_clock => data_in_reg.CLK
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_clock => shift_register[7].CLK
i_clock => shift_register[8].CLK
i_clock => shift_register[9].CLK
i_clock => shift_register[10].CLK
i_clock => shift_register[11].CLK
i_clock => shift_register[12].CLK
i_clock => shift_register[13].CLK
i_clock => shift_register[14].CLK
i_clock => shift_register[15].CLK
i_clock => shift_register[16].CLK
i_clock => crc_counter[0].CLK
i_clock => crc_counter[1].CLK
i_clock => crc_counter[2].CLK
i_clock => crc_counter[3].CLK
i_clock => dataout_1bit.CLK
i_clock => byte_counter[0].CLK
i_clock => byte_counter[1].CLK
i_clock => byte_counter[2].CLK
i_clock => byte_counter[3].CLK
i_clock => byte_counter[4].CLK
i_clock => byte_counter[5].CLK
i_clock => byte_counter[6].CLK
i_clock => byte_counter[7].CLK
i_clock => byte_counter[8].CLK
i_clock => bit_counter[0].CLK
i_clock => bit_counter[1].CLK
i_clock => bit_counter[2].CLK
i_clock => Altera_UP_SD_Card_Memory_Block:packet_memory.clock_a
i_clock => Altera_UP_SD_Card_Memory_Block:packet_memory.clock_b
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_CRC16_Generator:crc16_checker.i_reset_n
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_reset_n => shift_register[7].ACLR
i_reset_n => shift_register[8].ACLR
i_reset_n => shift_register[9].ACLR
i_reset_n => shift_register[10].ACLR
i_reset_n => shift_register[11].ACLR
i_reset_n => shift_register[12].ACLR
i_reset_n => shift_register[13].ACLR
i_reset_n => shift_register[14].ACLR
i_reset_n => shift_register[15].ACLR
i_reset_n => shift_register[16].ACLR
i_reset_n => crc_counter[0].ACLR
i_reset_n => crc_counter[1].ACLR
i_reset_n => crc_counter[2].ACLR
i_reset_n => crc_counter[3].ACLR
i_reset_n => dataout_1bit.PRESET
i_reset_n => byte_counter[0].ACLR
i_reset_n => byte_counter[1].ACLR
i_reset_n => byte_counter[2].ACLR
i_reset_n => byte_counter[3].ACLR
i_reset_n => byte_counter[4].ACLR
i_reset_n => byte_counter[5].ACLR
i_reset_n => byte_counter[6].ACLR
i_reset_n => byte_counter[7].ACLR
i_reset_n => byte_counter[8].ACLR
i_reset_n => bit_counter[0].PRESET
i_reset_n => bit_counter[1].PRESET
i_reset_n => bit_counter[2].PRESET
i_reset_n => timeout_register[0].ACLR
i_reset_n => timeout_register[1].ACLR
i_reset_n => timeout_register[2].ACLR
i_reset_n => timeout_register[3].ACLR
i_reset_n => timeout_register[4].ACLR
i_reset_n => timeout_register[5].ACLR
i_reset_n => timeout_register[6].ACLR
i_reset_n => timeout_register[7].ACLR
i_reset_n => timeout_register[8].ACLR
i_reset_n => timeout_register[9].ACLR
i_reset_n => timeout_register[10].ACLR
i_reset_n => timeout_register[11].ACLR
i_reset_n => timeout_register[12].ACLR
i_reset_n => timeout_register[13].ACLR
i_reset_n => timeout_register[14].ACLR
i_reset_n => timeout_register[15].ACLR
i_reset_n => current_state~3.DATAIN
i_reset_n => data_in_reg.ENA
i_begin => state_transitions.IN0
i_begin => Selector11.IN5
i_begin => Selector0.IN3
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => next_state.OUTPUTSELECT
i_sd_clock_pulse_trigger => next_state.OUTPUTSELECT
i_sd_clock_pulse_trigger => Selector2.IN3
i_sd_clock_pulse_trigger => Selector5.IN3
i_sd_clock_pulse_trigger => Selector11.IN6
i_sd_clock_pulse_trigger => crc_generator_enable.DATAA
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => dataout_1bit.OUTPUTSELECT
i_sd_clock_pulse_trigger => data_in_reg.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => Selector1.IN2
i_sd_clock_pulse_trigger => Selector4.IN1
i_sd_clock_pulse_trigger => Selector10.IN1
i_transmit => next_state.DATAB
i_transmit => next_state.DATAB
i_1bit_data_in => data_in_reg.DATAB
o_1bit_data_out <= dataout_1bit.DB_MAX_OUTPUT_PORT_TYPE
o_operation_complete <= o_operation_complete.DB_MAX_OUTPUT_PORT_TYPE
o_crc_passed <= o_crc_passed.DB_MAX_OUTPUT_PORT_TYPE
o_timed_out <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
o_dat_direction <= o_dat_direction.DB_MAX_OUTPUT_PORT_TYPE
i_enable_16bit_port => Altera_UP_SD_Card_Memory_Block:packet_memory.enable_a
i_address_16bit_port[0] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[0]
i_address_16bit_port[1] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[1]
i_address_16bit_port[2] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[2]
i_address_16bit_port[3] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[3]
i_address_16bit_port[4] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[4]
i_address_16bit_port[5] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[5]
i_address_16bit_port[6] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[6]
i_address_16bit_port[7] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[7]
i_write_16bit => Altera_UP_SD_Card_Memory_Block:packet_memory.wren_a
i_16bit_data_in[0] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[0]
i_16bit_data_in[1] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[1]
i_16bit_data_in[2] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[2]
i_16bit_data_in[3] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[3]
i_16bit_data_in[4] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[4]
i_16bit_data_in[5] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[5]
i_16bit_data_in[6] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[6]
i_16bit_data_in[7] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[7]
i_16bit_data_in[8] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[8]
i_16bit_data_in[9] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[9]
i_16bit_data_in[10] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[10]
i_16bit_data_in[11] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[11]
i_16bit_data_in[12] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[12]
i_16bit_data_in[13] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[13]
i_16bit_data_in[14] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[14]
i_16bit_data_in[15] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[15]
o_16bit_data_out[0] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[0]
o_16bit_data_out[1] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[1]
o_16bit_data_out[2] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[2]
o_16bit_data_out[3] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[3]
o_16bit_data_out[4] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[4]
o_16bit_data_out[5] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[5]
o_16bit_data_out[6] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[6]
o_16bit_data_out[7] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[7]
o_16bit_data_out[8] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[8]
o_16bit_data_out[9] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[9]
o_16bit_data_out[10] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[10]
o_16bit_data_out[11] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[11]
o_16bit_data_out[12] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[12]
o_16bit_data_out[13] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[13]
o_16bit_data_out[14] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[14]
o_16bit_data_out[15] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[15]


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_clock => shift_register[7].CLK
i_clock => shift_register[8].CLK
i_clock => shift_register[9].CLK
i_clock => shift_register[10].CLK
i_clock => shift_register[11].CLK
i_clock => shift_register[12].CLK
i_clock => shift_register[13].CLK
i_clock => shift_register[14].CLK
i_clock => shift_register[15].CLK
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_reset_n => shift_register[7].ACLR
i_reset_n => shift_register[8].ACLR
i_reset_n => shift_register[9].ACLR
i_reset_n => shift_register[10].ACLR
i_reset_n => shift_register[11].ACLR
i_reset_n => shift_register[12].ACLR
i_reset_n => shift_register[13].ACLR
i_reset_n => shift_register[14].ACLR
i_reset_n => shift_register[15].ACLR
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[7] <= shift_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[8] <= shift_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[9] <= shift_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[10] <= shift_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[11] <= shift_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[12] <= shift_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[13] <= shift_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[14] <= shift_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[15] <= shift_register[15].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
enable_a => altsyncram:altsyncram_component.clocken0
enable_b => altsyncram:altsyncram_component.clocken1
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
wren_a => altsyncram_jv92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_jv92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jv92:auto_generated.data_a[0]
data_a[1] => altsyncram_jv92:auto_generated.data_a[1]
data_a[2] => altsyncram_jv92:auto_generated.data_a[2]
data_a[3] => altsyncram_jv92:auto_generated.data_a[3]
data_a[4] => altsyncram_jv92:auto_generated.data_a[4]
data_a[5] => altsyncram_jv92:auto_generated.data_a[5]
data_a[6] => altsyncram_jv92:auto_generated.data_a[6]
data_a[7] => altsyncram_jv92:auto_generated.data_a[7]
data_a[8] => altsyncram_jv92:auto_generated.data_a[8]
data_a[9] => altsyncram_jv92:auto_generated.data_a[9]
data_a[10] => altsyncram_jv92:auto_generated.data_a[10]
data_a[11] => altsyncram_jv92:auto_generated.data_a[11]
data_a[12] => altsyncram_jv92:auto_generated.data_a[12]
data_a[13] => altsyncram_jv92:auto_generated.data_a[13]
data_a[14] => altsyncram_jv92:auto_generated.data_a[14]
data_a[15] => altsyncram_jv92:auto_generated.data_a[15]
data_b[0] => altsyncram_jv92:auto_generated.data_b[0]
address_a[0] => altsyncram_jv92:auto_generated.address_a[0]
address_a[1] => altsyncram_jv92:auto_generated.address_a[1]
address_a[2] => altsyncram_jv92:auto_generated.address_a[2]
address_a[3] => altsyncram_jv92:auto_generated.address_a[3]
address_a[4] => altsyncram_jv92:auto_generated.address_a[4]
address_a[5] => altsyncram_jv92:auto_generated.address_a[5]
address_a[6] => altsyncram_jv92:auto_generated.address_a[6]
address_a[7] => altsyncram_jv92:auto_generated.address_a[7]
address_b[0] => altsyncram_jv92:auto_generated.address_b[0]
address_b[1] => altsyncram_jv92:auto_generated.address_b[1]
address_b[2] => altsyncram_jv92:auto_generated.address_b[2]
address_b[3] => altsyncram_jv92:auto_generated.address_b[3]
address_b[4] => altsyncram_jv92:auto_generated.address_b[4]
address_b[5] => altsyncram_jv92:auto_generated.address_b[5]
address_b[6] => altsyncram_jv92:auto_generated.address_b[6]
address_b[7] => altsyncram_jv92:auto_generated.address_b[7]
address_b[8] => altsyncram_jv92:auto_generated.address_b[8]
address_b[9] => altsyncram_jv92:auto_generated.address_b[9]
address_b[10] => altsyncram_jv92:auto_generated.address_b[10]
address_b[11] => altsyncram_jv92:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jv92:auto_generated.clock0
clock1 => altsyncram_jv92:auto_generated.clock1
clocken0 => altsyncram_jv92:auto_generated.clocken0
clocken1 => altsyncram_jv92:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jv92:auto_generated.q_a[0]
q_a[1] <= altsyncram_jv92:auto_generated.q_a[1]
q_a[2] <= altsyncram_jv92:auto_generated.q_a[2]
q_a[3] <= altsyncram_jv92:auto_generated.q_a[3]
q_a[4] <= altsyncram_jv92:auto_generated.q_a[4]
q_a[5] <= altsyncram_jv92:auto_generated.q_a[5]
q_a[6] <= altsyncram_jv92:auto_generated.q_a[6]
q_a[7] <= altsyncram_jv92:auto_generated.q_a[7]
q_a[8] <= altsyncram_jv92:auto_generated.q_a[8]
q_a[9] <= altsyncram_jv92:auto_generated.q_a[9]
q_a[10] <= altsyncram_jv92:auto_generated.q_a[10]
q_a[11] <= altsyncram_jv92:auto_generated.q_a[11]
q_a[12] <= altsyncram_jv92:auto_generated.q_a[12]
q_a[13] <= altsyncram_jv92:auto_generated.q_a[13]
q_a[14] <= altsyncram_jv92:auto_generated.q_a[14]
q_a[15] <= altsyncram_jv92:auto_generated.q_a[15]
q_b[0] <= altsyncram_jv92:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
clocken0 => ram_block1a0.ENA0
clocken1 => ram_block1a0.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a0.PORTADATAIN1
data_a[2] => ram_block1a0.PORTADATAIN2
data_a[3] => ram_block1a0.PORTADATAIN3
data_a[4] => ram_block1a0.PORTADATAIN4
data_a[5] => ram_block1a0.PORTADATAIN5
data_a[6] => ram_block1a0.PORTADATAIN6
data_a[7] => ram_block1a0.PORTADATAIN7
data_a[8] => ram_block1a0.PORTADATAIN8
data_a[9] => ram_block1a0.PORTADATAIN9
data_a[10] => ram_block1a0.PORTADATAIN10
data_a[11] => ram_block1a0.PORTADATAIN11
data_a[12] => ram_block1a0.PORTADATAIN12
data_a[13] => ram_block1a0.PORTADATAIN13
data_a[14] => ram_block1a0.PORTADATAIN14
data_a[15] => ram_block1a0.PORTADATAIN15
data_b[0] => ram_block1a0.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a0.PORTADATAOUT1
q_a[2] <= ram_block1a0.PORTADATAOUT2
q_a[3] <= ram_block1a0.PORTADATAOUT3
q_a[4] <= ram_block1a0.PORTADATAOUT4
q_a[5] <= ram_block1a0.PORTADATAOUT5
q_a[6] <= ram_block1a0.PORTADATAOUT6
q_a[7] <= ram_block1a0.PORTADATAOUT7
q_a[8] <= ram_block1a0.PORTADATAOUT8
q_a[9] <= ram_block1a0.PORTADATAOUT9
q_a[10] <= ram_block1a0.PORTADATAOUT10
q_a[11] <= ram_block1a0.PORTADATAOUT11
q_a[12] <= ram_block1a0.PORTADATAOUT12
q_a[13] <= ram_block1a0.PORTADATAOUT13
q_a[14] <= ram_block1a0.PORTADATAOUT14
q_a[15] <= ram_block1a0.PORTADATAOUT15
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_b => ram_block1a0.PORTBWE


|NES_FPGA|nios_system:NIOS|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave
clk => d1_clocks_avalon_clocks_slave_end_xfer~reg0.CLK
clk => cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave_shift_register.CLK
clocks_avalon_clocks_slave_readdata[0] => clocks_avalon_clocks_slave_readdata_from_sa[0].DATAIN
clocks_avalon_clocks_slave_readdata[1] => clocks_avalon_clocks_slave_readdata_from_sa[1].DATAIN
clocks_avalon_clocks_slave_readdata[2] => clocks_avalon_clocks_slave_readdata_from_sa[2].DATAIN
clocks_avalon_clocks_slave_readdata[3] => clocks_avalon_clocks_slave_readdata_from_sa[3].DATAIN
clocks_avalon_clocks_slave_readdata[4] => clocks_avalon_clocks_slave_readdata_from_sa[4].DATAIN
clocks_avalon_clocks_slave_readdata[5] => clocks_avalon_clocks_slave_readdata_from_sa[5].DATAIN
clocks_avalon_clocks_slave_readdata[6] => clocks_avalon_clocks_slave_readdata_from_sa[6].DATAIN
clocks_avalon_clocks_slave_readdata[7] => clocks_avalon_clocks_slave_readdata_from_sa[7].DATAIN
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => Equal0.IN26
cpu_0_data_master_address_to_slave[2] => Equal0.IN25
cpu_0_data_master_address_to_slave[3] => Equal0.IN1
cpu_0_data_master_address_to_slave[4] => Equal0.IN24
cpu_0_data_master_address_to_slave[5] => Equal0.IN0
cpu_0_data_master_address_to_slave[6] => Equal0.IN23
cpu_0_data_master_address_to_slave[7] => Equal0.IN22
cpu_0_data_master_address_to_slave[8] => Equal0.IN21
cpu_0_data_master_address_to_slave[9] => Equal0.IN20
cpu_0_data_master_address_to_slave[10] => Equal0.IN19
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN17
cpu_0_data_master_address_to_slave[13] => Equal0.IN16
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN5
cpu_0_data_master_address_to_slave[25] => Equal0.IN4
cpu_0_data_master_address_to_slave[26] => Equal0.IN3
cpu_0_data_master_address_to_slave[27] => Equal0.IN2
cpu_0_data_master_dbs_address[0] => clocks_avalon_clocks_slave_address.DATAIN
cpu_0_data_master_dbs_address[1] => ~NO_FANOUT~
cpu_0_data_master_read => cpu_0_data_master_requests_clocks_avalon_clocks_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_clocks_avalon_clocks_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_clocks_avalon_clocks_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave_shift_register_in.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_clocks_avalon_clocks_slave.IN1
reset_n => cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave_shift_register.ACLR
reset_n => d1_clocks_avalon_clocks_slave_end_xfer~reg0.PRESET
clocks_avalon_clocks_slave_address <= cpu_0_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
clocks_avalon_clocks_slave_readdata_from_sa[0] <= clocks_avalon_clocks_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
clocks_avalon_clocks_slave_readdata_from_sa[1] <= clocks_avalon_clocks_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
clocks_avalon_clocks_slave_readdata_from_sa[2] <= clocks_avalon_clocks_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
clocks_avalon_clocks_slave_readdata_from_sa[3] <= clocks_avalon_clocks_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
clocks_avalon_clocks_slave_readdata_from_sa[4] <= clocks_avalon_clocks_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
clocks_avalon_clocks_slave_readdata_from_sa[5] <= clocks_avalon_clocks_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
clocks_avalon_clocks_slave_readdata_from_sa[6] <= clocks_avalon_clocks_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
clocks_avalon_clocks_slave_readdata_from_sa[7] <= clocks_avalon_clocks_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_clocks_avalon_clocks_slave <= cpu_0_data_master_qualified_request_clocks_avalon_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_clocks_avalon_clocks_slave <= cpu_0_data_master_qualified_request_clocks_avalon_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave <= cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_clocks_avalon_clocks_slave <= cpu_0_data_master_requests_clocks_avalon_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_clocks_avalon_clocks_slave_end_xfer <= d1_clocks_avalon_clocks_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave <= cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave_shift_register_in.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|clocks:the_clocks
CLOCK_50 => CLOCK_50.IN1
reset => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
sys_clk <= altpll:DE_Clock_Generator_System.clk
SDRAM_CLK <= altpll:DE_Clock_Generator_System.clk
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System
inclk[0] => altpll_0vb2:auto_generated.inclk[0]
inclk[1] => altpll_0vb2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_0vb2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|NES_FPGA|nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System|altpll_0vb2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|NES_FPGA|nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN38
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN3
cpu_0_data_master_address_to_slave[25] => Equal0.IN2
cpu_0_data_master_address_to_slave[26] => Equal0.IN1
cpu_0_data_master_address_to_slave[27] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_debugaccess => cpu_0_jtag_debug_module_debugaccess.DATAB
cpu_0_data_master_read => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN38
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN15
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN14
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN13
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN12
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN11
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN10
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN9
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[25] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[27] => Equal1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= <GND>
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= cpu_0_data_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= <GND>
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= cpu_0_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[16] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[17] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[18] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[19] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[20] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[21] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[22] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[23] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[24] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[25] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[26] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[27] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[28] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[29] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[30] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_readdata_from_sa[31] => p1_registered_cpu_0_data_master_readdata.IN0
Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_waitrequest_from_sa => r_0.IN1
clk => cpu_0_data_master_dbs_address[0]~reg0.CLK
clk => cpu_0_data_master_dbs_address[1]~reg0.CLK
clk => dbs_8_reg_segment_2[0].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => cpu_0_data_master_waitrequest~reg0.CLK
clk => registered_cpu_0_data_master_readdata[0].CLK
clk => registered_cpu_0_data_master_readdata[1].CLK
clk => registered_cpu_0_data_master_readdata[2].CLK
clk => registered_cpu_0_data_master_readdata[3].CLK
clk => registered_cpu_0_data_master_readdata[4].CLK
clk => registered_cpu_0_data_master_readdata[5].CLK
clk => registered_cpu_0_data_master_readdata[6].CLK
clk => registered_cpu_0_data_master_readdata[7].CLK
clk => registered_cpu_0_data_master_readdata[8].CLK
clk => registered_cpu_0_data_master_readdata[9].CLK
clk => registered_cpu_0_data_master_readdata[10].CLK
clk => registered_cpu_0_data_master_readdata[11].CLK
clk => registered_cpu_0_data_master_readdata[12].CLK
clk => registered_cpu_0_data_master_readdata[13].CLK
clk => registered_cpu_0_data_master_readdata[14].CLK
clk => registered_cpu_0_data_master_readdata[15].CLK
clk => registered_cpu_0_data_master_readdata[16].CLK
clk => registered_cpu_0_data_master_readdata[17].CLK
clk => registered_cpu_0_data_master_readdata[18].CLK
clk => registered_cpu_0_data_master_readdata[19].CLK
clk => registered_cpu_0_data_master_readdata[20].CLK
clk => registered_cpu_0_data_master_readdata[21].CLK
clk => registered_cpu_0_data_master_readdata[22].CLK
clk => registered_cpu_0_data_master_readdata[23].CLK
clk => registered_cpu_0_data_master_readdata[24].CLK
clk => registered_cpu_0_data_master_readdata[25].CLK
clk => registered_cpu_0_data_master_readdata[26].CLK
clk => registered_cpu_0_data_master_readdata[27].CLK
clk => registered_cpu_0_data_master_readdata[28].CLK
clk => registered_cpu_0_data_master_readdata[29].CLK
clk => registered_cpu_0_data_master_readdata[30].CLK
clk => registered_cpu_0_data_master_readdata[31].CLK
clocks_avalon_clocks_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
clocks_avalon_clocks_slave_readdata_from_sa[0] => dbs_8_reg_segment_0[0].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[0] => dbs_8_reg_segment_1[0].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[0] => dbs_8_reg_segment_2[0].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
clocks_avalon_clocks_slave_readdata_from_sa[1] => dbs_8_reg_segment_0[1].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[1] => dbs_8_reg_segment_1[1].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[1] => dbs_8_reg_segment_2[1].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
clocks_avalon_clocks_slave_readdata_from_sa[2] => dbs_8_reg_segment_0[2].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[2] => dbs_8_reg_segment_1[2].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[2] => dbs_8_reg_segment_2[2].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
clocks_avalon_clocks_slave_readdata_from_sa[3] => dbs_8_reg_segment_0[3].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[3] => dbs_8_reg_segment_1[3].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[3] => dbs_8_reg_segment_2[3].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
clocks_avalon_clocks_slave_readdata_from_sa[4] => dbs_8_reg_segment_0[4].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[4] => dbs_8_reg_segment_1[4].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[4] => dbs_8_reg_segment_2[4].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
clocks_avalon_clocks_slave_readdata_from_sa[5] => dbs_8_reg_segment_0[5].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[5] => dbs_8_reg_segment_1[5].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[5] => dbs_8_reg_segment_2[5].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
clocks_avalon_clocks_slave_readdata_from_sa[6] => dbs_8_reg_segment_0[6].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[6] => dbs_8_reg_segment_1[6].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[6] => dbs_8_reg_segment_2[6].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
clocks_avalon_clocks_slave_readdata_from_sa[7] => dbs_8_reg_segment_0[7].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[7] => dbs_8_reg_segment_1[7].DATAIN
clocks_avalon_clocks_slave_readdata_from_sa[7] => dbs_8_reg_segment_2[7].DATAIN
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_address[24] => cpu_0_data_master_address_to_slave[24].DATAIN
cpu_0_data_master_address[25] => cpu_0_data_master_address_to_slave[25].DATAIN
cpu_0_data_master_address[26] => cpu_0_data_master_address_to_slave[26].DATAIN
cpu_0_data_master_address[27] => cpu_0_data_master_address_to_slave[27].DATAIN
cpu_0_data_master_granted_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => ~NO_FANOUT~
cpu_0_data_master_granted_clocks_avalon_clocks_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_granted_input1_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => ~NO_FANOUT~
cpu_0_data_master_granted_onchip_memory2_0_s1 => r_1.IN0
cpu_0_data_master_granted_output1_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_sdram_0_s1 => r_1.IN0
cpu_0_data_master_granted_sysid_control_slave => ~NO_FANOUT~
cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => r_0.IN0
cpu_0_data_master_qualified_request_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => r_0.IN1
cpu_0_data_master_qualified_request_clocks_avalon_clocks_slave => r_0.IN1
cpu_0_data_master_qualified_request_clocks_avalon_clocks_slave => r_0.IN0
cpu_0_data_master_qualified_request_clocks_avalon_clocks_slave => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_qualified_request_input1_s1 => r_0.IN0
cpu_0_data_master_qualified_request_input1_s1 => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_1.IN1
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 => r_1.IN1
cpu_0_data_master_qualified_request_output1_s1 => r_1.IN0
cpu_0_data_master_qualified_request_output1_s1 => r_1.IN0
cpu_0_data_master_qualified_request_output1_s1 => r_1.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_1.IN1
cpu_0_data_master_qualified_request_sysid_control_slave => r_1.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_1.IN0
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read_data_valid_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave => pre_dbs_count_enable.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_input1_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_output1_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sdram_0_s1 => r_1.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => r_1.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sysid_control_slave => ~NO_FANOUT~
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => r_0.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave => p1_registered_cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => dbs_count_enable.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => r_0.IN1
cpu_0_data_master_requests_clocks_avalon_clocks_slave => Add0.IN4
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_input1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_0.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_onchip_memory2_0_s1 => r_1.IN1
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_output1_s1 => r_1.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_requests_sdram_0_s1 => r_1.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_end_xfer => ~NO_FANOUT~
d1_clocks_avalon_clocks_slave_end_xfer => ~NO_FANOUT~
d1_cpu_0_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_input1_s1_end_xfer => ~NO_FANOUT~
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_onchip_memory2_0_s1_end_xfer => ~NO_FANOUT~
d1_output1_s1_end_xfer => ~NO_FANOUT~
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_sysid_control_slave_end_xfer => ~NO_FANOUT~
input1_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
input1_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_0.IN1
onchip_memory2_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
output1_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
registered_cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave => r_0.IN1
registered_cpu_0_data_master_read_data_valid_clocks_avalon_clocks_slave => r_0.IN1
registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => r_1.IN1
registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 => r_1.IN1
reset_n => registered_cpu_0_data_master_readdata[0].ACLR
reset_n => registered_cpu_0_data_master_readdata[1].ACLR
reset_n => registered_cpu_0_data_master_readdata[2].ACLR
reset_n => registered_cpu_0_data_master_readdata[3].ACLR
reset_n => registered_cpu_0_data_master_readdata[4].ACLR
reset_n => registered_cpu_0_data_master_readdata[5].ACLR
reset_n => registered_cpu_0_data_master_readdata[6].ACLR
reset_n => registered_cpu_0_data_master_readdata[7].ACLR
reset_n => registered_cpu_0_data_master_readdata[8].ACLR
reset_n => registered_cpu_0_data_master_readdata[9].ACLR
reset_n => registered_cpu_0_data_master_readdata[10].ACLR
reset_n => registered_cpu_0_data_master_readdata[11].ACLR
reset_n => registered_cpu_0_data_master_readdata[12].ACLR
reset_n => registered_cpu_0_data_master_readdata[13].ACLR
reset_n => registered_cpu_0_data_master_readdata[14].ACLR
reset_n => registered_cpu_0_data_master_readdata[15].ACLR
reset_n => registered_cpu_0_data_master_readdata[16].ACLR
reset_n => registered_cpu_0_data_master_readdata[17].ACLR
reset_n => registered_cpu_0_data_master_readdata[18].ACLR
reset_n => registered_cpu_0_data_master_readdata[19].ACLR
reset_n => registered_cpu_0_data_master_readdata[20].ACLR
reset_n => registered_cpu_0_data_master_readdata[21].ACLR
reset_n => registered_cpu_0_data_master_readdata[22].ACLR
reset_n => registered_cpu_0_data_master_readdata[23].ACLR
reset_n => registered_cpu_0_data_master_readdata[24].ACLR
reset_n => registered_cpu_0_data_master_readdata[25].ACLR
reset_n => registered_cpu_0_data_master_readdata[26].ACLR
reset_n => registered_cpu_0_data_master_readdata[27].ACLR
reset_n => registered_cpu_0_data_master_readdata[28].ACLR
reset_n => registered_cpu_0_data_master_readdata[29].ACLR
reset_n => registered_cpu_0_data_master_readdata[30].ACLR
reset_n => registered_cpu_0_data_master_readdata[31].ACLR
reset_n => cpu_0_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_data_master_waitrequest~reg0.PRESET
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
sdram_0_s1_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[16] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[17] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[18] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[19] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[20] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[21] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[22] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[23] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[24] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[25] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[26] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[27] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[28] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[29] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[30] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[31] => p1_registered_cpu_0_data_master_readdata.IN1
sdram_0_s1_waitrequest_from_sa => r_1.IN1
sysid_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[17] <= cpu_0_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[18] <= cpu_0_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[19] <= cpu_0_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[20] <= cpu_0_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[21] <= cpu_0_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[22] <= cpu_0_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[23] <= cpu_0_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[24] <= cpu_0_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[25] <= cpu_0_data_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[26] <= cpu_0_data_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[27] <= cpu_0_data_master_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[0] <= cpu_0_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[1] <= cpu_0_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[0] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[1] <= <GND>
cpu_0_data_master_irq[2] <= <GND>
cpu_0_data_master_irq[3] <= <GND>
cpu_0_data_master_irq[4] <= <GND>
cpu_0_data_master_irq[5] <= <GND>
cpu_0_data_master_irq[6] <= <GND>
cpu_0_data_master_irq[7] <= <GND>
cpu_0_data_master_irq[8] <= <GND>
cpu_0_data_master_irq[9] <= <GND>
cpu_0_data_master_irq[10] <= <GND>
cpu_0_data_master_irq[11] <= <GND>
cpu_0_data_master_irq[12] <= <GND>
cpu_0_data_master_irq[13] <= <GND>
cpu_0_data_master_irq[14] <= <GND>
cpu_0_data_master_irq[15] <= <GND>
cpu_0_data_master_irq[16] <= <GND>
cpu_0_data_master_irq[17] <= <GND>
cpu_0_data_master_irq[18] <= <GND>
cpu_0_data_master_irq[19] <= <GND>
cpu_0_data_master_irq[20] <= <GND>
cpu_0_data_master_irq[21] <= <GND>
cpu_0_data_master_irq[22] <= <GND>
cpu_0_data_master_irq[23] <= <GND>
cpu_0_data_master_irq[24] <= <GND>
cpu_0_data_master_irq[25] <= <GND>
cpu_0_data_master_irq[26] <= <GND>
cpu_0_data_master_irq[27] <= <GND>
cpu_0_data_master_irq[28] <= <GND>
cpu_0_data_master_irq[29] <= <GND>
cpu_0_data_master_irq[30] <= <GND>
cpu_0_data_master_irq[31] <= <GND>
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => ~NO_FANOUT~
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_address[24] => cpu_0_instruction_master_address_to_slave[24].DATAIN
cpu_0_instruction_master_address[25] => cpu_0_instruction_master_address_to_slave[25].DATAIN
cpu_0_instruction_master_address[26] => cpu_0_instruction_master_address_to_slave[26].DATAIN
cpu_0_instruction_master_address[27] => cpu_0_instruction_master_address_to_slave[27].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_granted_onchip_memory2_0_s1 => r_1.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_1.IN0
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_1.IN0
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 => r_1.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_1.IN1
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_1.IN0
cpu_0_instruction_master_read => r_1.IN0
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => r_1.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => ~NO_FANOUT~
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => r_1.IN1
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 => r_1.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => r_1.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => r_1.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_onchip_memory2_0_s1 => r_1.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => r_1.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_onchip_memory2_0_s1_end_xfer => ~NO_FANOUT~
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
onchip_memory2_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
onchip_memory2_0_s1_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
reset_n => ~NO_FANOUT~
sdram_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_waitrequest_from_sa => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[17] <= cpu_0_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[18] <= cpu_0_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[19] <= cpu_0_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[20] <= cpu_0_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[21] <= cpu_0_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[22] <= cpu_0_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[23] <= cpu_0_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[24] <= cpu_0_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[25] <= cpu_0_instruction_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[26] <= cpu_0_instruction_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[27] <= cpu_0_instruction_master_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0
clk => clk.IN4
d_irq[0] => W_ipending_reg_nxt.IN0
d_irq[1] => ~NO_FANOUT~
d_irq[2] => ~NO_FANOUT~
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => av_ld_byte0_data_nxt.DATAA
d_readdata[1] => av_ld_byte0_data_nxt.DATAA
d_readdata[2] => av_ld_byte0_data_nxt.DATAA
d_readdata[3] => av_ld_byte0_data_nxt.DATAA
d_readdata[4] => av_ld_byte0_data_nxt.DATAA
d_readdata[5] => av_ld_byte0_data_nxt.DATAA
d_readdata[6] => av_ld_byte0_data_nxt.DATAA
d_readdata[7] => av_ld_byte0_data_nxt.DATAA
d_readdata[8] => av_ld_byte1_data_nxt.DATAA
d_readdata[9] => av_ld_byte1_data_nxt.DATAA
d_readdata[10] => av_ld_byte1_data_nxt.DATAA
d_readdata[11] => av_ld_byte1_data_nxt.DATAA
d_readdata[12] => av_ld_byte1_data_nxt.DATAA
d_readdata[13] => av_ld_byte1_data_nxt.DATAA
d_readdata[14] => av_ld_byte1_data_nxt.DATAA
d_readdata[15] => av_ld_byte1_data_nxt.DATAA
d_readdata[16] => av_ld_byte2_data_nxt.DATAA
d_readdata[17] => av_ld_byte2_data_nxt.DATAA
d_readdata[18] => av_ld_byte2_data_nxt.DATAA
d_readdata[19] => av_ld_byte2_data_nxt.DATAA
d_readdata[20] => av_ld_byte2_data_nxt.DATAA
d_readdata[21] => av_ld_byte2_data_nxt.DATAA
d_readdata[22] => av_ld_byte2_data_nxt.DATAA
d_readdata[23] => av_ld_byte2_data_nxt.DATAA
d_readdata[24] => av_ld_byte3_data_nxt.DATAA
d_readdata[25] => av_ld_byte3_data_nxt.DATAA
d_readdata[26] => av_ld_byte3_data_nxt.DATAA
d_readdata[27] => av_ld_byte3_data_nxt.DATAA
d_readdata[28] => av_ld_byte3_data_nxt.DATAA
d_readdata[29] => av_ld_byte3_data_nxt.DATAA
d_readdata[30] => av_ld_byte3_data_nxt.DATAA
d_readdata[31] => av_ld_byte3_data_nxt.DATAA
d_waitrequest => d_waitrequest.IN1
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN2
d_address[0] <= W_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= W_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= d_address[25].DB_MAX_OUTPUT_PORT_TYPE
d_address[26] <= d_address[26].DB_MAX_OUTPUT_PORT_TYPE
d_address[27] <= d_address[27].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= i_address[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= i_address[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= i_address[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= i_address[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= i_address[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= i_address[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= i_address[11].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
i_address[26] <= i_address[26].DB_MAX_OUTPUT_PORT_TYPE
i_address[27] <= i_address[27].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_pcb[17] => ~NO_FANOUT~
F_pcb[18] => ~NO_FANOUT~
F_pcb[19] => ~NO_FANOUT~
F_pcb[20] => ~NO_FANOUT~
F_pcb[21] => ~NO_FANOUT~
F_pcb[22] => ~NO_FANOUT~
F_pcb[23] => ~NO_FANOUT~
F_pcb[24] => ~NO_FANOUT~
F_pcb[25] => ~NO_FANOUT~
F_pcb[26] => ~NO_FANOUT~
F_pcb[27] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_mem_baddr[15] => ~NO_FANOUT~
W_mem_baddr[16] => ~NO_FANOUT~
W_mem_baddr[17] => ~NO_FANOUT~
W_mem_baddr[18] => ~NO_FANOUT~
W_mem_baddr[19] => ~NO_FANOUT~
W_mem_baddr[20] => ~NO_FANOUT~
W_mem_baddr[21] => ~NO_FANOUT~
W_mem_baddr[22] => ~NO_FANOUT~
W_mem_baddr[23] => ~NO_FANOUT~
W_mem_baddr[24] => ~NO_FANOUT~
W_mem_baddr[25] => ~NO_FANOUT~
W_mem_baddr[26] => ~NO_FANOUT~
W_mem_baddr[27] => ~NO_FANOUT~
W_rf_wr_data[0] => ~NO_FANOUT~
W_rf_wr_data[1] => ~NO_FANOUT~
W_rf_wr_data[2] => ~NO_FANOUT~
W_rf_wr_data[3] => ~NO_FANOUT~
W_rf_wr_data[4] => ~NO_FANOUT~
W_rf_wr_data[5] => ~NO_FANOUT~
W_rf_wr_data[6] => ~NO_FANOUT~
W_rf_wr_data[7] => ~NO_FANOUT~
W_rf_wr_data[8] => ~NO_FANOUT~
W_rf_wr_data[9] => ~NO_FANOUT~
W_rf_wr_data[10] => ~NO_FANOUT~
W_rf_wr_data[11] => ~NO_FANOUT~
W_rf_wr_data[12] => ~NO_FANOUT~
W_rf_wr_data[13] => ~NO_FANOUT~
W_rf_wr_data[14] => ~NO_FANOUT~
W_rf_wr_data[15] => ~NO_FANOUT~
W_rf_wr_data[16] => ~NO_FANOUT~
W_rf_wr_data[17] => ~NO_FANOUT~
W_rf_wr_data[18] => ~NO_FANOUT~
W_rf_wr_data[19] => ~NO_FANOUT~
W_rf_wr_data[20] => ~NO_FANOUT~
W_rf_wr_data[21] => ~NO_FANOUT~
W_rf_wr_data[22] => ~NO_FANOUT~
W_rf_wr_data[23] => ~NO_FANOUT~
W_rf_wr_data[24] => ~NO_FANOUT~
W_rf_wr_data[25] => ~NO_FANOUT~
W_rf_wr_data[26] => ~NO_FANOUT~
W_rf_wr_data[27] => ~NO_FANOUT~
W_rf_wr_data[28] => ~NO_FANOUT~
W_rf_wr_data[29] => ~NO_FANOUT~
W_rf_wr_data[30] => ~NO_FANOUT~
W_rf_wr_data[31] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => d_write~reg0.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_address[27] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => d_write~reg0.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_address[27] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => d_write~reg0.ACLR
av_ld_data_aligned_filtered[0] <= av_ld_data_aligned_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[1] <= av_ld_data_aligned_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[2] <= av_ld_data_aligned_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[3] <= av_ld_data_aligned_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[4] <= av_ld_data_aligned_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[5] <= av_ld_data_aligned_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[6] <= av_ld_data_aligned_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[7] <= av_ld_data_aligned_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[8] <= av_ld_data_aligned_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[9] <= av_ld_data_aligned_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[10] <= av_ld_data_aligned_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[11] <= av_ld_data_aligned_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[12] <= av_ld_data_aligned_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[13] <= av_ld_data_aligned_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[14] <= av_ld_data_aligned_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[15] <= av_ld_data_aligned_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[16] <= av_ld_data_aligned_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[17] <= av_ld_data_aligned_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[18] <= av_ld_data_aligned_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[19] <= av_ld_data_aligned_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[20] <= av_ld_data_aligned_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[21] <= av_ld_data_aligned_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[22] <= av_ld_data_aligned_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[23] <= av_ld_data_aligned_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[24] <= av_ld_data_aligned_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[25] <= av_ld_data_aligned_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[26] <= av_ld_data_aligned_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[27] <= av_ld_data_aligned_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[28] <= av_ld_data_aligned_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[29] <= av_ld_data_aligned_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[30] <= av_ld_data_aligned_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
av_ld_data_aligned_filtered[31] <= av_ld_data_aligned_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_bjf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bjf1:auto_generated.data_a[0]
data_a[1] => altsyncram_bjf1:auto_generated.data_a[1]
data_a[2] => altsyncram_bjf1:auto_generated.data_a[2]
data_a[3] => altsyncram_bjf1:auto_generated.data_a[3]
data_a[4] => altsyncram_bjf1:auto_generated.data_a[4]
data_a[5] => altsyncram_bjf1:auto_generated.data_a[5]
data_a[6] => altsyncram_bjf1:auto_generated.data_a[6]
data_a[7] => altsyncram_bjf1:auto_generated.data_a[7]
data_a[8] => altsyncram_bjf1:auto_generated.data_a[8]
data_a[9] => altsyncram_bjf1:auto_generated.data_a[9]
data_a[10] => altsyncram_bjf1:auto_generated.data_a[10]
data_a[11] => altsyncram_bjf1:auto_generated.data_a[11]
data_a[12] => altsyncram_bjf1:auto_generated.data_a[12]
data_a[13] => altsyncram_bjf1:auto_generated.data_a[13]
data_a[14] => altsyncram_bjf1:auto_generated.data_a[14]
data_a[15] => altsyncram_bjf1:auto_generated.data_a[15]
data_a[16] => altsyncram_bjf1:auto_generated.data_a[16]
data_a[17] => altsyncram_bjf1:auto_generated.data_a[17]
data_a[18] => altsyncram_bjf1:auto_generated.data_a[18]
data_a[19] => altsyncram_bjf1:auto_generated.data_a[19]
data_a[20] => altsyncram_bjf1:auto_generated.data_a[20]
data_a[21] => altsyncram_bjf1:auto_generated.data_a[21]
data_a[22] => altsyncram_bjf1:auto_generated.data_a[22]
data_a[23] => altsyncram_bjf1:auto_generated.data_a[23]
data_a[24] => altsyncram_bjf1:auto_generated.data_a[24]
data_a[25] => altsyncram_bjf1:auto_generated.data_a[25]
data_a[26] => altsyncram_bjf1:auto_generated.data_a[26]
data_a[27] => altsyncram_bjf1:auto_generated.data_a[27]
data_a[28] => altsyncram_bjf1:auto_generated.data_a[28]
data_a[29] => altsyncram_bjf1:auto_generated.data_a[29]
data_a[30] => altsyncram_bjf1:auto_generated.data_a[30]
data_a[31] => altsyncram_bjf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_bjf1:auto_generated.address_a[0]
address_a[1] => altsyncram_bjf1:auto_generated.address_a[1]
address_a[2] => altsyncram_bjf1:auto_generated.address_a[2]
address_a[3] => altsyncram_bjf1:auto_generated.address_a[3]
address_a[4] => altsyncram_bjf1:auto_generated.address_a[4]
address_b[0] => altsyncram_bjf1:auto_generated.address_b[0]
address_b[1] => altsyncram_bjf1:auto_generated.address_b[1]
address_b[2] => altsyncram_bjf1:auto_generated.address_b[2]
address_b[3] => altsyncram_bjf1:auto_generated.address_b[3]
address_b[4] => altsyncram_bjf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bjf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_bjf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_bjf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_bjf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_bjf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_bjf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_bjf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_bjf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_bjf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_bjf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_bjf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_bjf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_bjf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_bjf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_bjf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_bjf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_bjf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_bjf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_bjf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_bjf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_bjf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_bjf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_bjf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_bjf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_bjf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_bjf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_bjf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_bjf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_bjf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_bjf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_bjf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_bjf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_bjf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_cjf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cjf1:auto_generated.data_a[0]
data_a[1] => altsyncram_cjf1:auto_generated.data_a[1]
data_a[2] => altsyncram_cjf1:auto_generated.data_a[2]
data_a[3] => altsyncram_cjf1:auto_generated.data_a[3]
data_a[4] => altsyncram_cjf1:auto_generated.data_a[4]
data_a[5] => altsyncram_cjf1:auto_generated.data_a[5]
data_a[6] => altsyncram_cjf1:auto_generated.data_a[6]
data_a[7] => altsyncram_cjf1:auto_generated.data_a[7]
data_a[8] => altsyncram_cjf1:auto_generated.data_a[8]
data_a[9] => altsyncram_cjf1:auto_generated.data_a[9]
data_a[10] => altsyncram_cjf1:auto_generated.data_a[10]
data_a[11] => altsyncram_cjf1:auto_generated.data_a[11]
data_a[12] => altsyncram_cjf1:auto_generated.data_a[12]
data_a[13] => altsyncram_cjf1:auto_generated.data_a[13]
data_a[14] => altsyncram_cjf1:auto_generated.data_a[14]
data_a[15] => altsyncram_cjf1:auto_generated.data_a[15]
data_a[16] => altsyncram_cjf1:auto_generated.data_a[16]
data_a[17] => altsyncram_cjf1:auto_generated.data_a[17]
data_a[18] => altsyncram_cjf1:auto_generated.data_a[18]
data_a[19] => altsyncram_cjf1:auto_generated.data_a[19]
data_a[20] => altsyncram_cjf1:auto_generated.data_a[20]
data_a[21] => altsyncram_cjf1:auto_generated.data_a[21]
data_a[22] => altsyncram_cjf1:auto_generated.data_a[22]
data_a[23] => altsyncram_cjf1:auto_generated.data_a[23]
data_a[24] => altsyncram_cjf1:auto_generated.data_a[24]
data_a[25] => altsyncram_cjf1:auto_generated.data_a[25]
data_a[26] => altsyncram_cjf1:auto_generated.data_a[26]
data_a[27] => altsyncram_cjf1:auto_generated.data_a[27]
data_a[28] => altsyncram_cjf1:auto_generated.data_a[28]
data_a[29] => altsyncram_cjf1:auto_generated.data_a[29]
data_a[30] => altsyncram_cjf1:auto_generated.data_a[30]
data_a[31] => altsyncram_cjf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_cjf1:auto_generated.address_a[0]
address_a[1] => altsyncram_cjf1:auto_generated.address_a[1]
address_a[2] => altsyncram_cjf1:auto_generated.address_a[2]
address_a[3] => altsyncram_cjf1:auto_generated.address_a[3]
address_a[4] => altsyncram_cjf1:auto_generated.address_a[4]
address_b[0] => altsyncram_cjf1:auto_generated.address_b[0]
address_b[1] => altsyncram_cjf1:auto_generated.address_b[1]
address_b[2] => altsyncram_cjf1:auto_generated.address_b[2]
address_b[3] => altsyncram_cjf1:auto_generated.address_b[3]
address_b[4] => altsyncram_cjf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cjf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_cjf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cjf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cjf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cjf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cjf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cjf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cjf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cjf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cjf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cjf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cjf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cjf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cjf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_cjf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_cjf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_cjf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_cjf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_cjf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_cjf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_cjf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_cjf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_cjf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_cjf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_cjf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_cjf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_cjf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_cjf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_cjf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_cjf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_cjf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_cjf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_cjf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
D_valid => D_valid.IN1
E_st_data[0] => E_st_data[0].IN1
E_st_data[1] => E_st_data[1].IN1
E_st_data[2] => E_st_data[2].IN1
E_st_data[3] => E_st_data[3].IN1
E_st_data[4] => E_st_data[4].IN1
E_st_data[5] => E_st_data[5].IN1
E_st_data[6] => E_st_data[6].IN1
E_st_data[7] => E_st_data[7].IN1
E_st_data[8] => E_st_data[8].IN1
E_st_data[9] => E_st_data[9].IN1
E_st_data[10] => E_st_data[10].IN1
E_st_data[11] => E_st_data[11].IN1
E_st_data[12] => E_st_data[12].IN1
E_st_data[13] => E_st_data[13].IN1
E_st_data[14] => E_st_data[14].IN1
E_st_data[15] => E_st_data[15].IN1
E_st_data[16] => E_st_data[16].IN1
E_st_data[17] => E_st_data[17].IN1
E_st_data[18] => E_st_data[18].IN1
E_st_data[19] => E_st_data[19].IN1
E_st_data[20] => E_st_data[20].IN1
E_st_data[21] => E_st_data[21].IN1
E_st_data[22] => E_st_data[22].IN1
E_st_data[23] => E_st_data[23].IN1
E_st_data[24] => E_st_data[24].IN1
E_st_data[25] => E_st_data[25].IN1
E_st_data[26] => E_st_data[26].IN1
E_st_data[27] => E_st_data[27].IN1
E_st_data[28] => E_st_data[28].IN1
E_st_data[29] => E_st_data[29].IN1
E_st_data[30] => E_st_data[30].IN1
E_st_data[31] => E_st_data[31].IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
F_pc[24] => F_pc[24].IN1
F_pc[25] => F_pc[25].IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
av_ld_data_aligned_filtered[0] => av_ld_data_aligned_filtered[0].IN1
av_ld_data_aligned_filtered[1] => av_ld_data_aligned_filtered[1].IN1
av_ld_data_aligned_filtered[2] => av_ld_data_aligned_filtered[2].IN1
av_ld_data_aligned_filtered[3] => av_ld_data_aligned_filtered[3].IN1
av_ld_data_aligned_filtered[4] => av_ld_data_aligned_filtered[4].IN1
av_ld_data_aligned_filtered[5] => av_ld_data_aligned_filtered[5].IN1
av_ld_data_aligned_filtered[6] => av_ld_data_aligned_filtered[6].IN1
av_ld_data_aligned_filtered[7] => av_ld_data_aligned_filtered[7].IN1
av_ld_data_aligned_filtered[8] => av_ld_data_aligned_filtered[8].IN1
av_ld_data_aligned_filtered[9] => av_ld_data_aligned_filtered[9].IN1
av_ld_data_aligned_filtered[10] => av_ld_data_aligned_filtered[10].IN1
av_ld_data_aligned_filtered[11] => av_ld_data_aligned_filtered[11].IN1
av_ld_data_aligned_filtered[12] => av_ld_data_aligned_filtered[12].IN1
av_ld_data_aligned_filtered[13] => av_ld_data_aligned_filtered[13].IN1
av_ld_data_aligned_filtered[14] => av_ld_data_aligned_filtered[14].IN1
av_ld_data_aligned_filtered[15] => av_ld_data_aligned_filtered[15].IN1
av_ld_data_aligned_filtered[16] => av_ld_data_aligned_filtered[16].IN1
av_ld_data_aligned_filtered[17] => av_ld_data_aligned_filtered[17].IN1
av_ld_data_aligned_filtered[18] => av_ld_data_aligned_filtered[18].IN1
av_ld_data_aligned_filtered[19] => av_ld_data_aligned_filtered[19].IN1
av_ld_data_aligned_filtered[20] => av_ld_data_aligned_filtered[20].IN1
av_ld_data_aligned_filtered[21] => av_ld_data_aligned_filtered[21].IN1
av_ld_data_aligned_filtered[22] => av_ld_data_aligned_filtered[22].IN1
av_ld_data_aligned_filtered[23] => av_ld_data_aligned_filtered[23].IN1
av_ld_data_aligned_filtered[24] => av_ld_data_aligned_filtered[24].IN1
av_ld_data_aligned_filtered[25] => av_ld_data_aligned_filtered[25].IN1
av_ld_data_aligned_filtered[26] => av_ld_data_aligned_filtered[26].IN1
av_ld_data_aligned_filtered[27] => av_ld_data_aligned_filtered[27].IN1
av_ld_data_aligned_filtered[28] => av_ld_data_aligned_filtered[28].IN1
av_ld_data_aligned_filtered[29] => av_ld_data_aligned_filtered[29].IN1
av_ld_data_aligned_filtered[30] => av_ld_data_aligned_filtered[30].IN1
av_ld_data_aligned_filtered[31] => av_ld_data_aligned_filtered[31].IN1
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
d_address[0] => d_address[0].IN1
d_address[1] => d_address[1].IN1
d_address[2] => d_address[2].IN1
d_address[3] => d_address[3].IN1
d_address[4] => d_address[4].IN1
d_address[5] => d_address[5].IN1
d_address[6] => d_address[6].IN1
d_address[7] => d_address[7].IN1
d_address[8] => d_address[8].IN1
d_address[9] => d_address[9].IN1
d_address[10] => d_address[10].IN1
d_address[11] => d_address[11].IN1
d_address[12] => d_address[12].IN1
d_address[13] => d_address[13].IN1
d_address[14] => d_address[14].IN1
d_address[15] => d_address[15].IN1
d_address[16] => d_address[16].IN1
d_address[17] => d_address[17].IN1
d_address[18] => d_address[18].IN1
d_address[19] => d_address[19].IN1
d_address[20] => d_address[20].IN1
d_address[21] => d_address[21].IN1
d_address[22] => d_address[22].IN1
d_address[23] => d_address[23].IN1
d_address[24] => d_address[24].IN1
d_address[25] => d_address[25].IN1
d_address[26] => d_address[26].IN1
d_address[27] => d_address[27].IN1
d_read => d_read.IN1
d_waitrequest => d_waitrequest.IN1
d_write => d_write.IN1
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN7
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_od72:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_od72:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_od72:auto_generated.data_a[0]
data_a[1] => altsyncram_od72:auto_generated.data_a[1]
data_a[2] => altsyncram_od72:auto_generated.data_a[2]
data_a[3] => altsyncram_od72:auto_generated.data_a[3]
data_a[4] => altsyncram_od72:auto_generated.data_a[4]
data_a[5] => altsyncram_od72:auto_generated.data_a[5]
data_a[6] => altsyncram_od72:auto_generated.data_a[6]
data_a[7] => altsyncram_od72:auto_generated.data_a[7]
data_a[8] => altsyncram_od72:auto_generated.data_a[8]
data_a[9] => altsyncram_od72:auto_generated.data_a[9]
data_a[10] => altsyncram_od72:auto_generated.data_a[10]
data_a[11] => altsyncram_od72:auto_generated.data_a[11]
data_a[12] => altsyncram_od72:auto_generated.data_a[12]
data_a[13] => altsyncram_od72:auto_generated.data_a[13]
data_a[14] => altsyncram_od72:auto_generated.data_a[14]
data_a[15] => altsyncram_od72:auto_generated.data_a[15]
data_a[16] => altsyncram_od72:auto_generated.data_a[16]
data_a[17] => altsyncram_od72:auto_generated.data_a[17]
data_a[18] => altsyncram_od72:auto_generated.data_a[18]
data_a[19] => altsyncram_od72:auto_generated.data_a[19]
data_a[20] => altsyncram_od72:auto_generated.data_a[20]
data_a[21] => altsyncram_od72:auto_generated.data_a[21]
data_a[22] => altsyncram_od72:auto_generated.data_a[22]
data_a[23] => altsyncram_od72:auto_generated.data_a[23]
data_a[24] => altsyncram_od72:auto_generated.data_a[24]
data_a[25] => altsyncram_od72:auto_generated.data_a[25]
data_a[26] => altsyncram_od72:auto_generated.data_a[26]
data_a[27] => altsyncram_od72:auto_generated.data_a[27]
data_a[28] => altsyncram_od72:auto_generated.data_a[28]
data_a[29] => altsyncram_od72:auto_generated.data_a[29]
data_a[30] => altsyncram_od72:auto_generated.data_a[30]
data_a[31] => altsyncram_od72:auto_generated.data_a[31]
data_b[0] => altsyncram_od72:auto_generated.data_b[0]
data_b[1] => altsyncram_od72:auto_generated.data_b[1]
data_b[2] => altsyncram_od72:auto_generated.data_b[2]
data_b[3] => altsyncram_od72:auto_generated.data_b[3]
data_b[4] => altsyncram_od72:auto_generated.data_b[4]
data_b[5] => altsyncram_od72:auto_generated.data_b[5]
data_b[6] => altsyncram_od72:auto_generated.data_b[6]
data_b[7] => altsyncram_od72:auto_generated.data_b[7]
data_b[8] => altsyncram_od72:auto_generated.data_b[8]
data_b[9] => altsyncram_od72:auto_generated.data_b[9]
data_b[10] => altsyncram_od72:auto_generated.data_b[10]
data_b[11] => altsyncram_od72:auto_generated.data_b[11]
data_b[12] => altsyncram_od72:auto_generated.data_b[12]
data_b[13] => altsyncram_od72:auto_generated.data_b[13]
data_b[14] => altsyncram_od72:auto_generated.data_b[14]
data_b[15] => altsyncram_od72:auto_generated.data_b[15]
data_b[16] => altsyncram_od72:auto_generated.data_b[16]
data_b[17] => altsyncram_od72:auto_generated.data_b[17]
data_b[18] => altsyncram_od72:auto_generated.data_b[18]
data_b[19] => altsyncram_od72:auto_generated.data_b[19]
data_b[20] => altsyncram_od72:auto_generated.data_b[20]
data_b[21] => altsyncram_od72:auto_generated.data_b[21]
data_b[22] => altsyncram_od72:auto_generated.data_b[22]
data_b[23] => altsyncram_od72:auto_generated.data_b[23]
data_b[24] => altsyncram_od72:auto_generated.data_b[24]
data_b[25] => altsyncram_od72:auto_generated.data_b[25]
data_b[26] => altsyncram_od72:auto_generated.data_b[26]
data_b[27] => altsyncram_od72:auto_generated.data_b[27]
data_b[28] => altsyncram_od72:auto_generated.data_b[28]
data_b[29] => altsyncram_od72:auto_generated.data_b[29]
data_b[30] => altsyncram_od72:auto_generated.data_b[30]
data_b[31] => altsyncram_od72:auto_generated.data_b[31]
address_a[0] => altsyncram_od72:auto_generated.address_a[0]
address_a[1] => altsyncram_od72:auto_generated.address_a[1]
address_a[2] => altsyncram_od72:auto_generated.address_a[2]
address_a[3] => altsyncram_od72:auto_generated.address_a[3]
address_a[4] => altsyncram_od72:auto_generated.address_a[4]
address_a[5] => altsyncram_od72:auto_generated.address_a[5]
address_a[6] => altsyncram_od72:auto_generated.address_a[6]
address_a[7] => altsyncram_od72:auto_generated.address_a[7]
address_b[0] => altsyncram_od72:auto_generated.address_b[0]
address_b[1] => altsyncram_od72:auto_generated.address_b[1]
address_b[2] => altsyncram_od72:auto_generated.address_b[2]
address_b[3] => altsyncram_od72:auto_generated.address_b[3]
address_b[4] => altsyncram_od72:auto_generated.address_b[4]
address_b[5] => altsyncram_od72:auto_generated.address_b[5]
address_b[6] => altsyncram_od72:auto_generated.address_b[6]
address_b[7] => altsyncram_od72:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_od72:auto_generated.clock0
clock1 => altsyncram_od72:auto_generated.clock1
clocken0 => altsyncram_od72:auto_generated.clocken0
clocken1 => altsyncram_od72:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_od72:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_od72:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_od72:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_od72:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_od72:auto_generated.q_a[0]
q_a[1] <= altsyncram_od72:auto_generated.q_a[1]
q_a[2] <= altsyncram_od72:auto_generated.q_a[2]
q_a[3] <= altsyncram_od72:auto_generated.q_a[3]
q_a[4] <= altsyncram_od72:auto_generated.q_a[4]
q_a[5] <= altsyncram_od72:auto_generated.q_a[5]
q_a[6] <= altsyncram_od72:auto_generated.q_a[6]
q_a[7] <= altsyncram_od72:auto_generated.q_a[7]
q_a[8] <= altsyncram_od72:auto_generated.q_a[8]
q_a[9] <= altsyncram_od72:auto_generated.q_a[9]
q_a[10] <= altsyncram_od72:auto_generated.q_a[10]
q_a[11] <= altsyncram_od72:auto_generated.q_a[11]
q_a[12] <= altsyncram_od72:auto_generated.q_a[12]
q_a[13] <= altsyncram_od72:auto_generated.q_a[13]
q_a[14] <= altsyncram_od72:auto_generated.q_a[14]
q_a[15] <= altsyncram_od72:auto_generated.q_a[15]
q_a[16] <= altsyncram_od72:auto_generated.q_a[16]
q_a[17] <= altsyncram_od72:auto_generated.q_a[17]
q_a[18] <= altsyncram_od72:auto_generated.q_a[18]
q_a[19] <= altsyncram_od72:auto_generated.q_a[19]
q_a[20] <= altsyncram_od72:auto_generated.q_a[20]
q_a[21] <= altsyncram_od72:auto_generated.q_a[21]
q_a[22] <= altsyncram_od72:auto_generated.q_a[22]
q_a[23] <= altsyncram_od72:auto_generated.q_a[23]
q_a[24] <= altsyncram_od72:auto_generated.q_a[24]
q_a[25] <= altsyncram_od72:auto_generated.q_a[25]
q_a[26] <= altsyncram_od72:auto_generated.q_a[26]
q_a[27] <= altsyncram_od72:auto_generated.q_a[27]
q_a[28] <= altsyncram_od72:auto_generated.q_a[28]
q_a[29] <= altsyncram_od72:auto_generated.q_a[29]
q_a[30] <= altsyncram_od72:auto_generated.q_a[30]
q_a[31] <= altsyncram_od72:auto_generated.q_a[31]
q_b[0] <= altsyncram_od72:auto_generated.q_b[0]
q_b[1] <= altsyncram_od72:auto_generated.q_b[1]
q_b[2] <= altsyncram_od72:auto_generated.q_b[2]
q_b[3] <= altsyncram_od72:auto_generated.q_b[3]
q_b[4] <= altsyncram_od72:auto_generated.q_b[4]
q_b[5] <= altsyncram_od72:auto_generated.q_b[5]
q_b[6] <= altsyncram_od72:auto_generated.q_b[6]
q_b[7] <= altsyncram_od72:auto_generated.q_b[7]
q_b[8] <= altsyncram_od72:auto_generated.q_b[8]
q_b[9] <= altsyncram_od72:auto_generated.q_b[9]
q_b[10] <= altsyncram_od72:auto_generated.q_b[10]
q_b[11] <= altsyncram_od72:auto_generated.q_b[11]
q_b[12] <= altsyncram_od72:auto_generated.q_b[12]
q_b[13] <= altsyncram_od72:auto_generated.q_b[13]
q_b[14] <= altsyncram_od72:auto_generated.q_b[14]
q_b[15] <= altsyncram_od72:auto_generated.q_b[15]
q_b[16] <= altsyncram_od72:auto_generated.q_b[16]
q_b[17] <= altsyncram_od72:auto_generated.q_b[17]
q_b[18] <= altsyncram_od72:auto_generated.q_b[18]
q_b[19] <= altsyncram_od72:auto_generated.q_b[19]
q_b[20] <= altsyncram_od72:auto_generated.q_b[20]
q_b[21] <= altsyncram_od72:auto_generated.q_b[21]
q_b[22] <= altsyncram_od72:auto_generated.q_b[22]
q_b[23] <= altsyncram_od72:auto_generated.q_b[23]
q_b[24] <= altsyncram_od72:auto_generated.q_b[24]
q_b[25] <= altsyncram_od72:auto_generated.q_b[25]
q_b[26] <= altsyncram_od72:auto_generated.q_b[26]
q_b[27] <= altsyncram_od72:auto_generated.q_b[27]
q_b[28] <= altsyncram_od72:auto_generated.q_b[28]
q_b[29] <= altsyncram_od72:auto_generated.q_b[29]
q_b[30] <= altsyncram_od72:auto_generated.q_b[30]
q_b[31] <= altsyncram_od72:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.ACLR
reset_n => oci_ienable[2]~reg0.ACLR
reset_n => oci_ienable[3]~reg0.ACLR
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_valid => ~NO_FANOUT~
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
F_pc[25] => ~NO_FANOUT~
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= <GND>
xbrk_goto1 <= <GND>
xbrk_traceoff <= <GND>
xbrk_traceon <= <GND>
xbrk_trigout <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_d_address[14].DATAIN
d_address[15] => cpu_d_address[15].DATAIN
d_address[16] => cpu_d_address[16].DATAIN
d_address[17] => cpu_d_address[17].DATAIN
d_address[18] => cpu_d_address[18].DATAIN
d_address[19] => cpu_d_address[19].DATAIN
d_address[20] => cpu_d_address[20].DATAIN
d_address[21] => cpu_d_address[21].DATAIN
d_address[22] => cpu_d_address[22].DATAIN
d_address[23] => cpu_d_address[23].DATAIN
d_address[24] => cpu_d_address[24].DATAIN
d_address[25] => cpu_d_address[25].DATAIN
d_address[26] => cpu_d_address[26].DATAIN
d_address[27] => cpu_d_address[27].DATAIN
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_write => cpu_d_write.DATAIN
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= d_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[26] <= d_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[27] <= d_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= av_ld_data_aligned_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= av_ld_data_aligned_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= av_ld_data_aligned_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= av_ld_data_aligned_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= av_ld_data_aligned_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= av_ld_data_aligned_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= av_ld_data_aligned_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= av_ld_data_aligned_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= av_ld_data_aligned_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= av_ld_data_aligned_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= av_ld_data_aligned_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= av_ld_data_aligned_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= av_ld_data_aligned_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= av_ld_data_aligned_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= av_ld_data_aligned_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= av_ld_data_aligned_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= av_ld_data_aligned_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= av_ld_data_aligned_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= av_ld_data_aligned_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= av_ld_data_aligned_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= av_ld_data_aligned_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= av_ld_data_aligned_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= av_ld_data_aligned_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= av_ld_data_aligned_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= av_ld_data_aligned_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= av_ld_data_aligned_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= av_ld_data_aligned_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= av_ld_data_aligned_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= av_ld_data_aligned_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= av_ld_data_aligned_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= av_ld_data_aligned_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= av_ld_data_aligned_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= d_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= E_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= E_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= E_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= E_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= E_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= E_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= E_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= E_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= E_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= E_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= E_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= E_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= E_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= E_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= E_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= E_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= E_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= E_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= E_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= E_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= E_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= E_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= E_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= E_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= E_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= E_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= E_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= E_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= E_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= E_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= E_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= E_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_address[27] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_qd02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_qd02:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qd02:auto_generated.data_a[0]
data_a[1] => altsyncram_qd02:auto_generated.data_a[1]
data_a[2] => altsyncram_qd02:auto_generated.data_a[2]
data_a[3] => altsyncram_qd02:auto_generated.data_a[3]
data_a[4] => altsyncram_qd02:auto_generated.data_a[4]
data_a[5] => altsyncram_qd02:auto_generated.data_a[5]
data_a[6] => altsyncram_qd02:auto_generated.data_a[6]
data_a[7] => altsyncram_qd02:auto_generated.data_a[7]
data_a[8] => altsyncram_qd02:auto_generated.data_a[8]
data_a[9] => altsyncram_qd02:auto_generated.data_a[9]
data_a[10] => altsyncram_qd02:auto_generated.data_a[10]
data_a[11] => altsyncram_qd02:auto_generated.data_a[11]
data_a[12] => altsyncram_qd02:auto_generated.data_a[12]
data_a[13] => altsyncram_qd02:auto_generated.data_a[13]
data_a[14] => altsyncram_qd02:auto_generated.data_a[14]
data_a[15] => altsyncram_qd02:auto_generated.data_a[15]
data_a[16] => altsyncram_qd02:auto_generated.data_a[16]
data_a[17] => altsyncram_qd02:auto_generated.data_a[17]
data_a[18] => altsyncram_qd02:auto_generated.data_a[18]
data_a[19] => altsyncram_qd02:auto_generated.data_a[19]
data_a[20] => altsyncram_qd02:auto_generated.data_a[20]
data_a[21] => altsyncram_qd02:auto_generated.data_a[21]
data_a[22] => altsyncram_qd02:auto_generated.data_a[22]
data_a[23] => altsyncram_qd02:auto_generated.data_a[23]
data_a[24] => altsyncram_qd02:auto_generated.data_a[24]
data_a[25] => altsyncram_qd02:auto_generated.data_a[25]
data_a[26] => altsyncram_qd02:auto_generated.data_a[26]
data_a[27] => altsyncram_qd02:auto_generated.data_a[27]
data_a[28] => altsyncram_qd02:auto_generated.data_a[28]
data_a[29] => altsyncram_qd02:auto_generated.data_a[29]
data_a[30] => altsyncram_qd02:auto_generated.data_a[30]
data_a[31] => altsyncram_qd02:auto_generated.data_a[31]
data_a[32] => altsyncram_qd02:auto_generated.data_a[32]
data_a[33] => altsyncram_qd02:auto_generated.data_a[33]
data_a[34] => altsyncram_qd02:auto_generated.data_a[34]
data_a[35] => altsyncram_qd02:auto_generated.data_a[35]
data_b[0] => altsyncram_qd02:auto_generated.data_b[0]
data_b[1] => altsyncram_qd02:auto_generated.data_b[1]
data_b[2] => altsyncram_qd02:auto_generated.data_b[2]
data_b[3] => altsyncram_qd02:auto_generated.data_b[3]
data_b[4] => altsyncram_qd02:auto_generated.data_b[4]
data_b[5] => altsyncram_qd02:auto_generated.data_b[5]
data_b[6] => altsyncram_qd02:auto_generated.data_b[6]
data_b[7] => altsyncram_qd02:auto_generated.data_b[7]
data_b[8] => altsyncram_qd02:auto_generated.data_b[8]
data_b[9] => altsyncram_qd02:auto_generated.data_b[9]
data_b[10] => altsyncram_qd02:auto_generated.data_b[10]
data_b[11] => altsyncram_qd02:auto_generated.data_b[11]
data_b[12] => altsyncram_qd02:auto_generated.data_b[12]
data_b[13] => altsyncram_qd02:auto_generated.data_b[13]
data_b[14] => altsyncram_qd02:auto_generated.data_b[14]
data_b[15] => altsyncram_qd02:auto_generated.data_b[15]
data_b[16] => altsyncram_qd02:auto_generated.data_b[16]
data_b[17] => altsyncram_qd02:auto_generated.data_b[17]
data_b[18] => altsyncram_qd02:auto_generated.data_b[18]
data_b[19] => altsyncram_qd02:auto_generated.data_b[19]
data_b[20] => altsyncram_qd02:auto_generated.data_b[20]
data_b[21] => altsyncram_qd02:auto_generated.data_b[21]
data_b[22] => altsyncram_qd02:auto_generated.data_b[22]
data_b[23] => altsyncram_qd02:auto_generated.data_b[23]
data_b[24] => altsyncram_qd02:auto_generated.data_b[24]
data_b[25] => altsyncram_qd02:auto_generated.data_b[25]
data_b[26] => altsyncram_qd02:auto_generated.data_b[26]
data_b[27] => altsyncram_qd02:auto_generated.data_b[27]
data_b[28] => altsyncram_qd02:auto_generated.data_b[28]
data_b[29] => altsyncram_qd02:auto_generated.data_b[29]
data_b[30] => altsyncram_qd02:auto_generated.data_b[30]
data_b[31] => altsyncram_qd02:auto_generated.data_b[31]
data_b[32] => altsyncram_qd02:auto_generated.data_b[32]
data_b[33] => altsyncram_qd02:auto_generated.data_b[33]
data_b[34] => altsyncram_qd02:auto_generated.data_b[34]
data_b[35] => altsyncram_qd02:auto_generated.data_b[35]
address_a[0] => altsyncram_qd02:auto_generated.address_a[0]
address_a[1] => altsyncram_qd02:auto_generated.address_a[1]
address_a[2] => altsyncram_qd02:auto_generated.address_a[2]
address_a[3] => altsyncram_qd02:auto_generated.address_a[3]
address_a[4] => altsyncram_qd02:auto_generated.address_a[4]
address_a[5] => altsyncram_qd02:auto_generated.address_a[5]
address_a[6] => altsyncram_qd02:auto_generated.address_a[6]
address_b[0] => altsyncram_qd02:auto_generated.address_b[0]
address_b[1] => altsyncram_qd02:auto_generated.address_b[1]
address_b[2] => altsyncram_qd02:auto_generated.address_b[2]
address_b[3] => altsyncram_qd02:auto_generated.address_b[3]
address_b[4] => altsyncram_qd02:auto_generated.address_b[4]
address_b[5] => altsyncram_qd02:auto_generated.address_b[5]
address_b[6] => altsyncram_qd02:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qd02:auto_generated.clock0
clock1 => altsyncram_qd02:auto_generated.clock1
clocken0 => altsyncram_qd02:auto_generated.clocken0
clocken1 => altsyncram_qd02:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qd02:auto_generated.q_a[0]
q_a[1] <= altsyncram_qd02:auto_generated.q_a[1]
q_a[2] <= altsyncram_qd02:auto_generated.q_a[2]
q_a[3] <= altsyncram_qd02:auto_generated.q_a[3]
q_a[4] <= altsyncram_qd02:auto_generated.q_a[4]
q_a[5] <= altsyncram_qd02:auto_generated.q_a[5]
q_a[6] <= altsyncram_qd02:auto_generated.q_a[6]
q_a[7] <= altsyncram_qd02:auto_generated.q_a[7]
q_a[8] <= altsyncram_qd02:auto_generated.q_a[8]
q_a[9] <= altsyncram_qd02:auto_generated.q_a[9]
q_a[10] <= altsyncram_qd02:auto_generated.q_a[10]
q_a[11] <= altsyncram_qd02:auto_generated.q_a[11]
q_a[12] <= altsyncram_qd02:auto_generated.q_a[12]
q_a[13] <= altsyncram_qd02:auto_generated.q_a[13]
q_a[14] <= altsyncram_qd02:auto_generated.q_a[14]
q_a[15] <= altsyncram_qd02:auto_generated.q_a[15]
q_a[16] <= altsyncram_qd02:auto_generated.q_a[16]
q_a[17] <= altsyncram_qd02:auto_generated.q_a[17]
q_a[18] <= altsyncram_qd02:auto_generated.q_a[18]
q_a[19] <= altsyncram_qd02:auto_generated.q_a[19]
q_a[20] <= altsyncram_qd02:auto_generated.q_a[20]
q_a[21] <= altsyncram_qd02:auto_generated.q_a[21]
q_a[22] <= altsyncram_qd02:auto_generated.q_a[22]
q_a[23] <= altsyncram_qd02:auto_generated.q_a[23]
q_a[24] <= altsyncram_qd02:auto_generated.q_a[24]
q_a[25] <= altsyncram_qd02:auto_generated.q_a[25]
q_a[26] <= altsyncram_qd02:auto_generated.q_a[26]
q_a[27] <= altsyncram_qd02:auto_generated.q_a[27]
q_a[28] <= altsyncram_qd02:auto_generated.q_a[28]
q_a[29] <= altsyncram_qd02:auto_generated.q_a[29]
q_a[30] <= altsyncram_qd02:auto_generated.q_a[30]
q_a[31] <= altsyncram_qd02:auto_generated.q_a[31]
q_a[32] <= altsyncram_qd02:auto_generated.q_a[32]
q_a[33] <= altsyncram_qd02:auto_generated.q_a[33]
q_a[34] <= altsyncram_qd02:auto_generated.q_a[34]
q_a[35] <= altsyncram_qd02:auto_generated.q_a[35]
q_b[0] <= altsyncram_qd02:auto_generated.q_b[0]
q_b[1] <= altsyncram_qd02:auto_generated.q_b[1]
q_b[2] <= altsyncram_qd02:auto_generated.q_b[2]
q_b[3] <= altsyncram_qd02:auto_generated.q_b[3]
q_b[4] <= altsyncram_qd02:auto_generated.q_b[4]
q_b[5] <= altsyncram_qd02:auto_generated.q_b[5]
q_b[6] <= altsyncram_qd02:auto_generated.q_b[6]
q_b[7] <= altsyncram_qd02:auto_generated.q_b[7]
q_b[8] <= altsyncram_qd02:auto_generated.q_b[8]
q_b[9] <= altsyncram_qd02:auto_generated.q_b[9]
q_b[10] <= altsyncram_qd02:auto_generated.q_b[10]
q_b[11] <= altsyncram_qd02:auto_generated.q_b[11]
q_b[12] <= altsyncram_qd02:auto_generated.q_b[12]
q_b[13] <= altsyncram_qd02:auto_generated.q_b[13]
q_b[14] <= altsyncram_qd02:auto_generated.q_b[14]
q_b[15] <= altsyncram_qd02:auto_generated.q_b[15]
q_b[16] <= altsyncram_qd02:auto_generated.q_b[16]
q_b[17] <= altsyncram_qd02:auto_generated.q_b[17]
q_b[18] <= altsyncram_qd02:auto_generated.q_b[18]
q_b[19] <= altsyncram_qd02:auto_generated.q_b[19]
q_b[20] <= altsyncram_qd02:auto_generated.q_b[20]
q_b[21] <= altsyncram_qd02:auto_generated.q_b[21]
q_b[22] <= altsyncram_qd02:auto_generated.q_b[22]
q_b[23] <= altsyncram_qd02:auto_generated.q_b[23]
q_b[24] <= altsyncram_qd02:auto_generated.q_b[24]
q_b[25] <= altsyncram_qd02:auto_generated.q_b[25]
q_b[26] <= altsyncram_qd02:auto_generated.q_b[26]
q_b[27] <= altsyncram_qd02:auto_generated.q_b[27]
q_b[28] <= altsyncram_qd02:auto_generated.q_b[28]
q_b[29] <= altsyncram_qd02:auto_generated.q_b[29]
q_b[30] <= altsyncram_qd02:auto_generated.q_b[30]
q_b[31] <= altsyncram_qd02:auto_generated.q_b[31]
q_b[32] <= altsyncram_qd02:auto_generated.q_b[32]
q_b[33] <= altsyncram_qd02:auto_generated.q_b[33]
q_b[34] <= altsyncram_qd02:auto_generated.q_b[34]
q_b[35] <= altsyncram_qd02:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|input1_s1_arbitrator:the_input1_s1
clk => d1_input1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => input1_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => input1_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN0
cpu_0_data_master_address_to_slave[5] => Equal0.IN23
cpu_0_data_master_address_to_slave[6] => Equal0.IN22
cpu_0_data_master_address_to_slave[7] => Equal0.IN21
cpu_0_data_master_address_to_slave[8] => Equal0.IN20
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN16
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN4
cpu_0_data_master_address_to_slave[25] => Equal0.IN3
cpu_0_data_master_address_to_slave[26] => Equal0.IN2
cpu_0_data_master_address_to_slave[27] => Equal0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_input1_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_input1_s1.IN1
cpu_0_data_master_read => input1_s1_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_input1_s1.IN1
input1_s1_readdata[0] => input1_s1_readdata_from_sa[0].DATAIN
input1_s1_readdata[1] => input1_s1_readdata_from_sa[1].DATAIN
input1_s1_readdata[2] => input1_s1_readdata_from_sa[2].DATAIN
input1_s1_readdata[3] => input1_s1_readdata_from_sa[3].DATAIN
input1_s1_readdata[4] => input1_s1_readdata_from_sa[4].DATAIN
input1_s1_readdata[5] => input1_s1_readdata_from_sa[5].DATAIN
input1_s1_readdata[6] => input1_s1_readdata_from_sa[6].DATAIN
input1_s1_readdata[7] => input1_s1_readdata_from_sa[7].DATAIN
input1_s1_readdata[8] => input1_s1_readdata_from_sa[8].DATAIN
input1_s1_readdata[9] => input1_s1_readdata_from_sa[9].DATAIN
input1_s1_readdata[10] => input1_s1_readdata_from_sa[10].DATAIN
input1_s1_readdata[11] => input1_s1_readdata_from_sa[11].DATAIN
input1_s1_readdata[12] => input1_s1_readdata_from_sa[12].DATAIN
input1_s1_readdata[13] => input1_s1_readdata_from_sa[13].DATAIN
input1_s1_readdata[14] => input1_s1_readdata_from_sa[14].DATAIN
input1_s1_readdata[15] => input1_s1_readdata_from_sa[15].DATAIN
input1_s1_readdata[16] => input1_s1_readdata_from_sa[16].DATAIN
input1_s1_readdata[17] => input1_s1_readdata_from_sa[17].DATAIN
input1_s1_readdata[18] => input1_s1_readdata_from_sa[18].DATAIN
input1_s1_readdata[19] => input1_s1_readdata_from_sa[19].DATAIN
input1_s1_readdata[20] => input1_s1_readdata_from_sa[20].DATAIN
input1_s1_readdata[21] => input1_s1_readdata_from_sa[21].DATAIN
input1_s1_readdata[22] => input1_s1_readdata_from_sa[22].DATAIN
input1_s1_readdata[23] => input1_s1_readdata_from_sa[23].DATAIN
input1_s1_readdata[24] => input1_s1_readdata_from_sa[24].DATAIN
input1_s1_readdata[25] => input1_s1_readdata_from_sa[25].DATAIN
input1_s1_readdata[26] => input1_s1_readdata_from_sa[26].DATAIN
input1_s1_readdata[27] => input1_s1_readdata_from_sa[27].DATAIN
input1_s1_readdata[28] => input1_s1_readdata_from_sa[28].DATAIN
input1_s1_readdata[29] => input1_s1_readdata_from_sa[29].DATAIN
input1_s1_readdata[30] => input1_s1_readdata_from_sa[30].DATAIN
input1_s1_readdata[31] => input1_s1_readdata_from_sa[31].DATAIN
reset_n => input1_s1_reset_n.DATAIN
reset_n => d1_input1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_input1_s1 <= cpu_0_data_master_requests_input1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_input1_s1 <= cpu_0_data_master_requests_input1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_input1_s1 <= <GND>
cpu_0_data_master_requests_input1_s1 <= cpu_0_data_master_requests_input1_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_input1_s1_end_xfer <= d1_input1_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
input1_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[0] <= input1_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[1] <= input1_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[2] <= input1_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[3] <= input1_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[4] <= input1_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[5] <= input1_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[6] <= input1_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[7] <= input1_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[8] <= input1_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[9] <= input1_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[10] <= input1_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[11] <= input1_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[12] <= input1_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[13] <= input1_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[14] <= input1_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[15] <= input1_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[16] <= input1_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[17] <= input1_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[18] <= input1_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[19] <= input1_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[20] <= input1_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[21] <= input1_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[22] <= input1_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[23] <= input1_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[24] <= input1_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[25] <= input1_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[26] <= input1_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[27] <= input1_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[28] <= input1_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[29] <= input1_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[30] <= input1_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_readdata_from_sa[31] <= input1_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
input1_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|input1:the_input1
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN24
cpu_0_data_master_address_to_slave[4] => Equal0.IN23
cpu_0_data_master_address_to_slave[5] => Equal0.IN0
cpu_0_data_master_address_to_slave[6] => Equal0.IN22
cpu_0_data_master_address_to_slave[7] => Equal0.IN21
cpu_0_data_master_address_to_slave[8] => Equal0.IN20
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN16
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN8
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN4
cpu_0_data_master_address_to_slave[25] => Equal0.IN3
cpu_0_data_master_address_to_slave[26] => Equal0.IN2
cpu_0_data_master_address_to_slave[27] => Equal0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave <= <GND>
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_dv21:auto_generated.data[0]
data[1] => scfifo_dv21:auto_generated.data[1]
data[2] => scfifo_dv21:auto_generated.data[2]
data[3] => scfifo_dv21:auto_generated.data[3]
data[4] => scfifo_dv21:auto_generated.data[4]
data[5] => scfifo_dv21:auto_generated.data[5]
data[6] => scfifo_dv21:auto_generated.data[6]
data[7] => scfifo_dv21:auto_generated.data[7]
q[0] <= scfifo_dv21:auto_generated.q[0]
q[1] <= scfifo_dv21:auto_generated.q[1]
q[2] <= scfifo_dv21:auto_generated.q[2]
q[3] <= scfifo_dv21:auto_generated.q[3]
q[4] <= scfifo_dv21:auto_generated.q[4]
q[5] <= scfifo_dv21:auto_generated.q[5]
q[6] <= scfifo_dv21:auto_generated.q[6]
q[7] <= scfifo_dv21:auto_generated.q[7]
wrreq => scfifo_dv21:auto_generated.wrreq
rdreq => scfifo_dv21:auto_generated.rdreq
clock => scfifo_dv21:auto_generated.clock
aclr => scfifo_dv21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_dv21:auto_generated.empty
full <= scfifo_dv21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_dv21:auto_generated.usedw[0]
usedw[1] <= scfifo_dv21:auto_generated.usedw[1]
usedw[2] <= scfifo_dv21:auto_generated.usedw[2]
usedw[3] <= scfifo_dv21:auto_generated.usedw[3]
usedw[4] <= scfifo_dv21:auto_generated.usedw[4]
usedw[5] <= scfifo_dv21:auto_generated.usedw[5]


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated
aclr => a_dpfifo_k531:dpfifo.aclr
clock => a_dpfifo_k531:dpfifo.clock
data[0] => a_dpfifo_k531:dpfifo.data[0]
data[1] => a_dpfifo_k531:dpfifo.data[1]
data[2] => a_dpfifo_k531:dpfifo.data[2]
data[3] => a_dpfifo_k531:dpfifo.data[3]
data[4] => a_dpfifo_k531:dpfifo.data[4]
data[5] => a_dpfifo_k531:dpfifo.data[5]
data[6] => a_dpfifo_k531:dpfifo.data[6]
data[7] => a_dpfifo_k531:dpfifo.data[7]
empty <= a_dpfifo_k531:dpfifo.empty
full <= a_dpfifo_k531:dpfifo.full
q[0] <= a_dpfifo_k531:dpfifo.q[0]
q[1] <= a_dpfifo_k531:dpfifo.q[1]
q[2] <= a_dpfifo_k531:dpfifo.q[2]
q[3] <= a_dpfifo_k531:dpfifo.q[3]
q[4] <= a_dpfifo_k531:dpfifo.q[4]
q[5] <= a_dpfifo_k531:dpfifo.q[5]
q[6] <= a_dpfifo_k531:dpfifo.q[6]
q[7] <= a_dpfifo_k531:dpfifo.q[7]
rdreq => a_dpfifo_k531:dpfifo.rreq
usedw[0] <= a_dpfifo_k531:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_k531:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_k531:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_k531:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_k531:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_k531:dpfifo.usedw[5]
wrreq => a_dpfifo_k531:dpfifo.wreq


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_rrb:rd_ptr_count.aclr
aclr => cntr_rrb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_hp21:FIFOram.inclock
clock => dpram_hp21:FIFOram.outclock
clock => cntr_rrb:rd_ptr_count.clock
clock => cntr_rrb:wr_ptr.clock
data[0] => dpram_hp21:FIFOram.data[0]
data[1] => dpram_hp21:FIFOram.data[1]
data[2] => dpram_hp21:FIFOram.data[2]
data[3] => dpram_hp21:FIFOram.data[3]
data[4] => dpram_hp21:FIFOram.data[4]
data[5] => dpram_hp21:FIFOram.data[5]
data[6] => dpram_hp21:FIFOram.data[6]
data[7] => dpram_hp21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_hp21:FIFOram.q[0]
q[1] <= dpram_hp21:FIFOram.q[1]
q[2] <= dpram_hp21:FIFOram.q[2]
q[3] <= dpram_hp21:FIFOram.q[3]
q[4] <= dpram_hp21:FIFOram.q[4]
q[5] <= dpram_hp21:FIFOram.q[5]
q[6] <= dpram_hp21:FIFOram.q[6]
q[7] <= dpram_hp21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_rrb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_rrb:rd_ptr_count.sclr
sclr => cntr_rrb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_hp21:FIFOram.wren
wreq => cntr_rrb:wr_ptr.cnt_en


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_7s7:count_usedw.aclr
clock => cntr_7s7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_7s7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_7s7:count_usedw.updown


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram
data[0] => altsyncram_l5m1:altsyncram1.data_a[0]
data[1] => altsyncram_l5m1:altsyncram1.data_a[1]
data[2] => altsyncram_l5m1:altsyncram1.data_a[2]
data[3] => altsyncram_l5m1:altsyncram1.data_a[3]
data[4] => altsyncram_l5m1:altsyncram1.data_a[4]
data[5] => altsyncram_l5m1:altsyncram1.data_a[5]
data[6] => altsyncram_l5m1:altsyncram1.data_a[6]
data[7] => altsyncram_l5m1:altsyncram1.data_a[7]
inclock => altsyncram_l5m1:altsyncram1.clock0
outclock => altsyncram_l5m1:altsyncram1.clock1
outclocken => altsyncram_l5m1:altsyncram1.clocken1
q[0] <= altsyncram_l5m1:altsyncram1.q_b[0]
q[1] <= altsyncram_l5m1:altsyncram1.q_b[1]
q[2] <= altsyncram_l5m1:altsyncram1.q_b[2]
q[3] <= altsyncram_l5m1:altsyncram1.q_b[3]
q[4] <= altsyncram_l5m1:altsyncram1.q_b[4]
q[5] <= altsyncram_l5m1:altsyncram1.q_b[5]
q[6] <= altsyncram_l5m1:altsyncram1.q_b[6]
q[7] <= altsyncram_l5m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_l5m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_l5m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_l5m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_l5m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_l5m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_l5m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_l5m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_l5m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_l5m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_l5m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_l5m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_l5m1:altsyncram1.address_a[5]
wren => altsyncram_l5m1:altsyncram1.wren_a


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_dv21:auto_generated.data[0]
data[1] => scfifo_dv21:auto_generated.data[1]
data[2] => scfifo_dv21:auto_generated.data[2]
data[3] => scfifo_dv21:auto_generated.data[3]
data[4] => scfifo_dv21:auto_generated.data[4]
data[5] => scfifo_dv21:auto_generated.data[5]
data[6] => scfifo_dv21:auto_generated.data[6]
data[7] => scfifo_dv21:auto_generated.data[7]
q[0] <= scfifo_dv21:auto_generated.q[0]
q[1] <= scfifo_dv21:auto_generated.q[1]
q[2] <= scfifo_dv21:auto_generated.q[2]
q[3] <= scfifo_dv21:auto_generated.q[3]
q[4] <= scfifo_dv21:auto_generated.q[4]
q[5] <= scfifo_dv21:auto_generated.q[5]
q[6] <= scfifo_dv21:auto_generated.q[6]
q[7] <= scfifo_dv21:auto_generated.q[7]
wrreq => scfifo_dv21:auto_generated.wrreq
rdreq => scfifo_dv21:auto_generated.rdreq
clock => scfifo_dv21:auto_generated.clock
aclr => scfifo_dv21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_dv21:auto_generated.empty
full <= scfifo_dv21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_dv21:auto_generated.usedw[0]
usedw[1] <= scfifo_dv21:auto_generated.usedw[1]
usedw[2] <= scfifo_dv21:auto_generated.usedw[2]
usedw[3] <= scfifo_dv21:auto_generated.usedw[3]
usedw[4] <= scfifo_dv21:auto_generated.usedw[4]
usedw[5] <= scfifo_dv21:auto_generated.usedw[5]


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated
aclr => a_dpfifo_k531:dpfifo.aclr
clock => a_dpfifo_k531:dpfifo.clock
data[0] => a_dpfifo_k531:dpfifo.data[0]
data[1] => a_dpfifo_k531:dpfifo.data[1]
data[2] => a_dpfifo_k531:dpfifo.data[2]
data[3] => a_dpfifo_k531:dpfifo.data[3]
data[4] => a_dpfifo_k531:dpfifo.data[4]
data[5] => a_dpfifo_k531:dpfifo.data[5]
data[6] => a_dpfifo_k531:dpfifo.data[6]
data[7] => a_dpfifo_k531:dpfifo.data[7]
empty <= a_dpfifo_k531:dpfifo.empty
full <= a_dpfifo_k531:dpfifo.full
q[0] <= a_dpfifo_k531:dpfifo.q[0]
q[1] <= a_dpfifo_k531:dpfifo.q[1]
q[2] <= a_dpfifo_k531:dpfifo.q[2]
q[3] <= a_dpfifo_k531:dpfifo.q[3]
q[4] <= a_dpfifo_k531:dpfifo.q[4]
q[5] <= a_dpfifo_k531:dpfifo.q[5]
q[6] <= a_dpfifo_k531:dpfifo.q[6]
q[7] <= a_dpfifo_k531:dpfifo.q[7]
rdreq => a_dpfifo_k531:dpfifo.rreq
usedw[0] <= a_dpfifo_k531:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_k531:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_k531:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_k531:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_k531:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_k531:dpfifo.usedw[5]
wrreq => a_dpfifo_k531:dpfifo.wreq


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_rrb:rd_ptr_count.aclr
aclr => cntr_rrb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_hp21:FIFOram.inclock
clock => dpram_hp21:FIFOram.outclock
clock => cntr_rrb:rd_ptr_count.clock
clock => cntr_rrb:wr_ptr.clock
data[0] => dpram_hp21:FIFOram.data[0]
data[1] => dpram_hp21:FIFOram.data[1]
data[2] => dpram_hp21:FIFOram.data[2]
data[3] => dpram_hp21:FIFOram.data[3]
data[4] => dpram_hp21:FIFOram.data[4]
data[5] => dpram_hp21:FIFOram.data[5]
data[6] => dpram_hp21:FIFOram.data[6]
data[7] => dpram_hp21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_hp21:FIFOram.q[0]
q[1] <= dpram_hp21:FIFOram.q[1]
q[2] <= dpram_hp21:FIFOram.q[2]
q[3] <= dpram_hp21:FIFOram.q[3]
q[4] <= dpram_hp21:FIFOram.q[4]
q[5] <= dpram_hp21:FIFOram.q[5]
q[6] <= dpram_hp21:FIFOram.q[6]
q[7] <= dpram_hp21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_rrb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_rrb:rd_ptr_count.sclr
sclr => cntr_rrb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_hp21:FIFOram.wren
wreq => cntr_rrb:wr_ptr.cnt_en


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_7s7:count_usedw.aclr
clock => cntr_7s7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_7s7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_7s7:count_usedw.updown


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram
data[0] => altsyncram_l5m1:altsyncram1.data_a[0]
data[1] => altsyncram_l5m1:altsyncram1.data_a[1]
data[2] => altsyncram_l5m1:altsyncram1.data_a[2]
data[3] => altsyncram_l5m1:altsyncram1.data_a[3]
data[4] => altsyncram_l5m1:altsyncram1.data_a[4]
data[5] => altsyncram_l5m1:altsyncram1.data_a[5]
data[6] => altsyncram_l5m1:altsyncram1.data_a[6]
data[7] => altsyncram_l5m1:altsyncram1.data_a[7]
inclock => altsyncram_l5m1:altsyncram1.clock0
outclock => altsyncram_l5m1:altsyncram1.clock1
outclocken => altsyncram_l5m1:altsyncram1.clocken1
q[0] <= altsyncram_l5m1:altsyncram1.q_b[0]
q[1] <= altsyncram_l5m1:altsyncram1.q_b[1]
q[2] <= altsyncram_l5m1:altsyncram1.q_b[2]
q[3] <= altsyncram_l5m1:altsyncram1.q_b[3]
q[4] <= altsyncram_l5m1:altsyncram1.q_b[4]
q[5] <= altsyncram_l5m1:altsyncram1.q_b[5]
q[6] <= altsyncram_l5m1:altsyncram1.q_b[6]
q[7] <= altsyncram_l5m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_l5m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_l5m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_l5m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_l5m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_l5m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_l5m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_l5m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_l5m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_l5m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_l5m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_l5m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_l5m1:altsyncram1.address_a[5]
wren => altsyncram_l5m1:altsyncram1.wren_a


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1
clk => d1_onchip_memory2_0_s1_end_xfer~reg0.CLK
clk => onchip_memory2_0_s1_reg_firsttransfer.CLK
clk => onchip_memory2_0_s1_arb_addend[0].CLK
clk => onchip_memory2_0_s1_arb_addend[1].CLK
clk => onchip_memory2_0_s1_saved_chosen_master_vector[0].CLK
clk => onchip_memory2_0_s1_saved_chosen_master_vector[1].CLK
clk => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register.CLK
clk => last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1.CLK
clk => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1.CLK
clk => onchip_memory2_0_s1_slavearbiterlockenable.CLK
clk => onchip_memory2_0_s1_arb_share_counter[0].CLK
clk => onchip_memory2_0_s1_arb_share_counter[1].CLK
clk => onchip_memory2_0_s1_arb_share_counter[2].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[3] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[4] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[5] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[6] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[7] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[8] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[9] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[10] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[11] => onchip_memory2_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[12] => Equal0.IN14
cpu_0_data_master_address_to_slave[13] => Equal0.IN39
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN3
cpu_0_data_master_address_to_slave[25] => Equal0.IN2
cpu_0_data_master_address_to_slave[26] => Equal0.IN1
cpu_0_data_master_address_to_slave[27] => Equal0.IN0
cpu_0_data_master_byteenable[0] => onchip_memory2_0_s1_byteenable.DATAB
cpu_0_data_master_byteenable[1] => onchip_memory2_0_s1_byteenable.DATAB
cpu_0_data_master_byteenable[2] => onchip_memory2_0_s1_byteenable.DATAB
cpu_0_data_master_byteenable[3] => onchip_memory2_0_s1_byteenable.DATAB
cpu_0_data_master_read => cpu_0_data_master_requests_onchip_memory2_0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_onchip_memory2_0_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register_in.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_onchip_memory2_0_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_onchip_memory2_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_onchip_memory2_0_s1.IN1
cpu_0_data_master_write => onchip_memory2_0_s1_write.IN1
cpu_0_data_master_writedata[0] => onchip_memory2_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => onchip_memory2_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => onchip_memory2_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => onchip_memory2_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => onchip_memory2_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => onchip_memory2_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => onchip_memory2_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => onchip_memory2_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => onchip_memory2_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => onchip_memory2_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => onchip_memory2_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => onchip_memory2_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => onchip_memory2_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => onchip_memory2_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => onchip_memory2_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => onchip_memory2_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => onchip_memory2_0_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => onchip_memory2_0_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => onchip_memory2_0_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => onchip_memory2_0_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => onchip_memory2_0_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => onchip_memory2_0_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => onchip_memory2_0_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => onchip_memory2_0_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => onchip_memory2_0_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => onchip_memory2_0_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => onchip_memory2_0_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => onchip_memory2_0_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => onchip_memory2_0_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => onchip_memory2_0_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => onchip_memory2_0_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => onchip_memory2_0_s1_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => onchip_memory2_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN14
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN39
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN13
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN12
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN11
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN10
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN9
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[25] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[27] => Equal1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_onchip_memory2_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_onchip_memory2_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register_in.IN1
onchip_memory2_0_s1_readdata[0] => onchip_memory2_0_s1_readdata_from_sa[0].DATAIN
onchip_memory2_0_s1_readdata[1] => onchip_memory2_0_s1_readdata_from_sa[1].DATAIN
onchip_memory2_0_s1_readdata[2] => onchip_memory2_0_s1_readdata_from_sa[2].DATAIN
onchip_memory2_0_s1_readdata[3] => onchip_memory2_0_s1_readdata_from_sa[3].DATAIN
onchip_memory2_0_s1_readdata[4] => onchip_memory2_0_s1_readdata_from_sa[4].DATAIN
onchip_memory2_0_s1_readdata[5] => onchip_memory2_0_s1_readdata_from_sa[5].DATAIN
onchip_memory2_0_s1_readdata[6] => onchip_memory2_0_s1_readdata_from_sa[6].DATAIN
onchip_memory2_0_s1_readdata[7] => onchip_memory2_0_s1_readdata_from_sa[7].DATAIN
onchip_memory2_0_s1_readdata[8] => onchip_memory2_0_s1_readdata_from_sa[8].DATAIN
onchip_memory2_0_s1_readdata[9] => onchip_memory2_0_s1_readdata_from_sa[9].DATAIN
onchip_memory2_0_s1_readdata[10] => onchip_memory2_0_s1_readdata_from_sa[10].DATAIN
onchip_memory2_0_s1_readdata[11] => onchip_memory2_0_s1_readdata_from_sa[11].DATAIN
onchip_memory2_0_s1_readdata[12] => onchip_memory2_0_s1_readdata_from_sa[12].DATAIN
onchip_memory2_0_s1_readdata[13] => onchip_memory2_0_s1_readdata_from_sa[13].DATAIN
onchip_memory2_0_s1_readdata[14] => onchip_memory2_0_s1_readdata_from_sa[14].DATAIN
onchip_memory2_0_s1_readdata[15] => onchip_memory2_0_s1_readdata_from_sa[15].DATAIN
onchip_memory2_0_s1_readdata[16] => onchip_memory2_0_s1_readdata_from_sa[16].DATAIN
onchip_memory2_0_s1_readdata[17] => onchip_memory2_0_s1_readdata_from_sa[17].DATAIN
onchip_memory2_0_s1_readdata[18] => onchip_memory2_0_s1_readdata_from_sa[18].DATAIN
onchip_memory2_0_s1_readdata[19] => onchip_memory2_0_s1_readdata_from_sa[19].DATAIN
onchip_memory2_0_s1_readdata[20] => onchip_memory2_0_s1_readdata_from_sa[20].DATAIN
onchip_memory2_0_s1_readdata[21] => onchip_memory2_0_s1_readdata_from_sa[21].DATAIN
onchip_memory2_0_s1_readdata[22] => onchip_memory2_0_s1_readdata_from_sa[22].DATAIN
onchip_memory2_0_s1_readdata[23] => onchip_memory2_0_s1_readdata_from_sa[23].DATAIN
onchip_memory2_0_s1_readdata[24] => onchip_memory2_0_s1_readdata_from_sa[24].DATAIN
onchip_memory2_0_s1_readdata[25] => onchip_memory2_0_s1_readdata_from_sa[25].DATAIN
onchip_memory2_0_s1_readdata[26] => onchip_memory2_0_s1_readdata_from_sa[26].DATAIN
onchip_memory2_0_s1_readdata[27] => onchip_memory2_0_s1_readdata_from_sa[27].DATAIN
onchip_memory2_0_s1_readdata[28] => onchip_memory2_0_s1_readdata_from_sa[28].DATAIN
onchip_memory2_0_s1_readdata[29] => onchip_memory2_0_s1_readdata_from_sa[29].DATAIN
onchip_memory2_0_s1_readdata[30] => onchip_memory2_0_s1_readdata_from_sa[30].DATAIN
onchip_memory2_0_s1_readdata[31] => onchip_memory2_0_s1_readdata_from_sa[31].DATAIN
reset_n => cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register.ACLR
reset_n => cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register.ACLR
reset_n => d1_onchip_memory2_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => onchip_memory2_0_s1_arb_share_counter[0].ACLR
reset_n => onchip_memory2_0_s1_arb_share_counter[1].ACLR
reset_n => onchip_memory2_0_s1_arb_share_counter[2].ACLR
reset_n => onchip_memory2_0_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1.ACLR
reset_n => onchip_memory2_0_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_memory2_0_s1_saved_chosen_master_vector[1].ACLR
reset_n => onchip_memory2_0_s1_arb_addend[0].PRESET
reset_n => onchip_memory2_0_s1_arb_addend[1].ACLR
reset_n => onchip_memory2_0_s1_reg_firsttransfer.PRESET
reset_n => onchip_memory2_0_s1_reset.DATAIN
cpu_0_data_master_granted_onchip_memory2_0_s1 <= onchip_memory2_0_s1_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_onchip_memory2_0_s1 <= cpu_0_data_master_qualified_request_onchip_memory2_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 <= cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_onchip_memory2_0_s1 <= cpu_0_data_master_requests_onchip_memory2_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_onchip_memory2_0_s1 <= onchip_memory2_0_s1_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1 <= cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1 <= cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_onchip_memory2_0_s1 <= cpu_0_instruction_master_requests_onchip_memory2_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_onchip_memory2_0_s1_end_xfer <= d1_onchip_memory2_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[0] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[1] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[2] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[3] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[4] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[5] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[6] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[7] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[8] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_address[9] <= onchip_memory2_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_byteenable[0] <= onchip_memory2_0_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_byteenable[1] <= onchip_memory2_0_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_byteenable[2] <= onchip_memory2_0_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_byteenable[3] <= onchip_memory2_0_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_chipselect <= onchip_memory2_0_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_clken <= <VCC>
onchip_memory2_0_s1_readdata_from_sa[0] <= onchip_memory2_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[1] <= onchip_memory2_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[2] <= onchip_memory2_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[3] <= onchip_memory2_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[4] <= onchip_memory2_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[5] <= onchip_memory2_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[6] <= onchip_memory2_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[7] <= onchip_memory2_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[8] <= onchip_memory2_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[9] <= onchip_memory2_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[10] <= onchip_memory2_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[11] <= onchip_memory2_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[12] <= onchip_memory2_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[13] <= onchip_memory2_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[14] <= onchip_memory2_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[15] <= onchip_memory2_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[16] <= onchip_memory2_0_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[17] <= onchip_memory2_0_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[18] <= onchip_memory2_0_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[19] <= onchip_memory2_0_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[20] <= onchip_memory2_0_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[21] <= onchip_memory2_0_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[22] <= onchip_memory2_0_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[23] <= onchip_memory2_0_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[24] <= onchip_memory2_0_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[25] <= onchip_memory2_0_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[26] <= onchip_memory2_0_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[27] <= onchip_memory2_0_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[28] <= onchip_memory2_0_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[29] <= onchip_memory2_0_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[30] <= onchip_memory2_0_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_readdata_from_sa[31] <= onchip_memory2_0_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_write <= onchip_memory2_0_s1_write.DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
onchip_memory2_0_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1 <= cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register_in.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clken.IN1
reset => ~NO_FANOUT~
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a


|NES_FPGA|nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
wren_a => altsyncram_rbc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rbc1:auto_generated.data_a[0]
data_a[1] => altsyncram_rbc1:auto_generated.data_a[1]
data_a[2] => altsyncram_rbc1:auto_generated.data_a[2]
data_a[3] => altsyncram_rbc1:auto_generated.data_a[3]
data_a[4] => altsyncram_rbc1:auto_generated.data_a[4]
data_a[5] => altsyncram_rbc1:auto_generated.data_a[5]
data_a[6] => altsyncram_rbc1:auto_generated.data_a[6]
data_a[7] => altsyncram_rbc1:auto_generated.data_a[7]
data_a[8] => altsyncram_rbc1:auto_generated.data_a[8]
data_a[9] => altsyncram_rbc1:auto_generated.data_a[9]
data_a[10] => altsyncram_rbc1:auto_generated.data_a[10]
data_a[11] => altsyncram_rbc1:auto_generated.data_a[11]
data_a[12] => altsyncram_rbc1:auto_generated.data_a[12]
data_a[13] => altsyncram_rbc1:auto_generated.data_a[13]
data_a[14] => altsyncram_rbc1:auto_generated.data_a[14]
data_a[15] => altsyncram_rbc1:auto_generated.data_a[15]
data_a[16] => altsyncram_rbc1:auto_generated.data_a[16]
data_a[17] => altsyncram_rbc1:auto_generated.data_a[17]
data_a[18] => altsyncram_rbc1:auto_generated.data_a[18]
data_a[19] => altsyncram_rbc1:auto_generated.data_a[19]
data_a[20] => altsyncram_rbc1:auto_generated.data_a[20]
data_a[21] => altsyncram_rbc1:auto_generated.data_a[21]
data_a[22] => altsyncram_rbc1:auto_generated.data_a[22]
data_a[23] => altsyncram_rbc1:auto_generated.data_a[23]
data_a[24] => altsyncram_rbc1:auto_generated.data_a[24]
data_a[25] => altsyncram_rbc1:auto_generated.data_a[25]
data_a[26] => altsyncram_rbc1:auto_generated.data_a[26]
data_a[27] => altsyncram_rbc1:auto_generated.data_a[27]
data_a[28] => altsyncram_rbc1:auto_generated.data_a[28]
data_a[29] => altsyncram_rbc1:auto_generated.data_a[29]
data_a[30] => altsyncram_rbc1:auto_generated.data_a[30]
data_a[31] => altsyncram_rbc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rbc1:auto_generated.address_a[0]
address_a[1] => altsyncram_rbc1:auto_generated.address_a[1]
address_a[2] => altsyncram_rbc1:auto_generated.address_a[2]
address_a[3] => altsyncram_rbc1:auto_generated.address_a[3]
address_a[4] => altsyncram_rbc1:auto_generated.address_a[4]
address_a[5] => altsyncram_rbc1:auto_generated.address_a[5]
address_a[6] => altsyncram_rbc1:auto_generated.address_a[6]
address_a[7] => altsyncram_rbc1:auto_generated.address_a[7]
address_a[8] => altsyncram_rbc1:auto_generated.address_a[8]
address_a[9] => altsyncram_rbc1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rbc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_rbc1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_rbc1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_rbc1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_rbc1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_rbc1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rbc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rbc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rbc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rbc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rbc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rbc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rbc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rbc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rbc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rbc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rbc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rbc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rbc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rbc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rbc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rbc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rbc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_rbc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_rbc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_rbc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_rbc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_rbc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_rbc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_rbc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_rbc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_rbc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_rbc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_rbc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_rbc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_rbc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_rbc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_rbc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_FPGA|nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|NES_FPGA|nios_system:NIOS|output1_s1_arbitrator:the_output1_s1
clk => d1_output1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => output1_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => output1_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN23
cpu_0_data_master_address_to_slave[5] => Equal0.IN22
cpu_0_data_master_address_to_slave[6] => Equal0.IN21
cpu_0_data_master_address_to_slave[7] => Equal0.IN20
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN15
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN3
cpu_0_data_master_address_to_slave[25] => Equal0.IN2
cpu_0_data_master_address_to_slave[26] => Equal0.IN1
cpu_0_data_master_address_to_slave[27] => Equal0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_output1_s1.IN0
cpu_0_data_master_read => output1_s1_in_a_read_cycle.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_output1_s1.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_output1_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_output1_s1.IN1
cpu_0_data_master_write => output1_s1_write_n.IN1
cpu_0_data_master_writedata[0] => output1_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => output1_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => output1_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => output1_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => output1_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => output1_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => output1_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => output1_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => output1_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => output1_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => output1_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => output1_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => output1_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => output1_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => output1_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => output1_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => output1_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => output1_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => output1_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => output1_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => output1_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => output1_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => output1_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => output1_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => output1_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => output1_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => output1_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => output1_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => output1_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => output1_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => output1_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => output1_s1_writedata[31].DATAIN
output1_s1_readdata[0] => output1_s1_readdata_from_sa[0].DATAIN
output1_s1_readdata[1] => output1_s1_readdata_from_sa[1].DATAIN
output1_s1_readdata[2] => output1_s1_readdata_from_sa[2].DATAIN
output1_s1_readdata[3] => output1_s1_readdata_from_sa[3].DATAIN
output1_s1_readdata[4] => output1_s1_readdata_from_sa[4].DATAIN
output1_s1_readdata[5] => output1_s1_readdata_from_sa[5].DATAIN
output1_s1_readdata[6] => output1_s1_readdata_from_sa[6].DATAIN
output1_s1_readdata[7] => output1_s1_readdata_from_sa[7].DATAIN
output1_s1_readdata[8] => output1_s1_readdata_from_sa[8].DATAIN
output1_s1_readdata[9] => output1_s1_readdata_from_sa[9].DATAIN
output1_s1_readdata[10] => output1_s1_readdata_from_sa[10].DATAIN
output1_s1_readdata[11] => output1_s1_readdata_from_sa[11].DATAIN
output1_s1_readdata[12] => output1_s1_readdata_from_sa[12].DATAIN
output1_s1_readdata[13] => output1_s1_readdata_from_sa[13].DATAIN
output1_s1_readdata[14] => output1_s1_readdata_from_sa[14].DATAIN
output1_s1_readdata[15] => output1_s1_readdata_from_sa[15].DATAIN
output1_s1_readdata[16] => output1_s1_readdata_from_sa[16].DATAIN
output1_s1_readdata[17] => output1_s1_readdata_from_sa[17].DATAIN
output1_s1_readdata[18] => output1_s1_readdata_from_sa[18].DATAIN
output1_s1_readdata[19] => output1_s1_readdata_from_sa[19].DATAIN
output1_s1_readdata[20] => output1_s1_readdata_from_sa[20].DATAIN
output1_s1_readdata[21] => output1_s1_readdata_from_sa[21].DATAIN
output1_s1_readdata[22] => output1_s1_readdata_from_sa[22].DATAIN
output1_s1_readdata[23] => output1_s1_readdata_from_sa[23].DATAIN
output1_s1_readdata[24] => output1_s1_readdata_from_sa[24].DATAIN
output1_s1_readdata[25] => output1_s1_readdata_from_sa[25].DATAIN
output1_s1_readdata[26] => output1_s1_readdata_from_sa[26].DATAIN
output1_s1_readdata[27] => output1_s1_readdata_from_sa[27].DATAIN
output1_s1_readdata[28] => output1_s1_readdata_from_sa[28].DATAIN
output1_s1_readdata[29] => output1_s1_readdata_from_sa[29].DATAIN
output1_s1_readdata[30] => output1_s1_readdata_from_sa[30].DATAIN
output1_s1_readdata[31] => output1_s1_readdata_from_sa[31].DATAIN
reset_n => output1_s1_reset_n.DATAIN
reset_n => d1_output1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_output1_s1 <= cpu_0_data_master_qualified_request_output1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_output1_s1 <= cpu_0_data_master_qualified_request_output1_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_output1_s1 <= <GND>
cpu_0_data_master_requests_output1_s1 <= cpu_0_data_master_requests_output1_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_output1_s1_end_xfer <= d1_output1_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
output1_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_chipselect <= cpu_0_data_master_qualified_request_output1_s1.DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[0] <= output1_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[1] <= output1_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[2] <= output1_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[3] <= output1_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[4] <= output1_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[5] <= output1_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[6] <= output1_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[7] <= output1_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[8] <= output1_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[9] <= output1_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[10] <= output1_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[11] <= output1_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[12] <= output1_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[13] <= output1_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[14] <= output1_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[15] <= output1_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[16] <= output1_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[17] <= output1_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[18] <= output1_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[19] <= output1_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[20] <= output1_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[21] <= output1_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[22] <= output1_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[23] <= output1_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[24] <= output1_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[25] <= output1_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[26] <= output1_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[27] <= output1_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[28] <= output1_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[29] <= output1_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[30] <= output1_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_readdata_from_sa[31] <= output1_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
output1_s1_write_n <= output1_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
output1_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|output1:the_output1
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => clk.IN2
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[3] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[4] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[5] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[6] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[7] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[8] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[9] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[10] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[11] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[12] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[13] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[14] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[15] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[16] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[17] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[18] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[19] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[20] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[21] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[22] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[23] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[24] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[25] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[26] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[27] => cpu_0_data_master_requests_sdram_0_s1.IN1
cpu_0_data_master_byteenable[0] => sdram_0_s1_byteenable_n.DATAB
cpu_0_data_master_byteenable[1] => sdram_0_s1_byteenable_n.DATAB
cpu_0_data_master_byteenable[2] => sdram_0_s1_byteenable_n.DATAB
cpu_0_data_master_byteenable[3] => sdram_0_s1_byteenable_n.DATAB
cpu_0_data_master_read => cpu_0_data_master_requests_sdram_0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => sdram_0_s1_in_a_read_cycle.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_sdram_0_s1.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_sdram_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => in_a_write_cycle.IN0
cpu_0_data_master_writedata[0] => sdram_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => sdram_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => sdram_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => sdram_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => sdram_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => sdram_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => sdram_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => sdram_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => sdram_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => sdram_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => sdram_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => sdram_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => sdram_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => sdram_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => sdram_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => sdram_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => sdram_0_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => sdram_0_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => sdram_0_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => sdram_0_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => sdram_0_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => sdram_0_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => sdram_0_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => sdram_0_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => sdram_0_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => sdram_0_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => sdram_0_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => sdram_0_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => sdram_0_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => sdram_0_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => sdram_0_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => sdram_0_s1_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[12] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[13] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[14] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[15] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[16] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[17] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[18] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[19] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[20] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[21] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[22] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[23] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[24] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[25] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[26] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[27] => cpu_0_instruction_master_requests_sdram_0_s1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => sdram_0_s1_in_a_read_cycle.IN0
reset_n => reset_n.IN2
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdata[16] => sdram_0_s1_readdata_from_sa[16].DATAIN
sdram_0_s1_readdata[17] => sdram_0_s1_readdata_from_sa[17].DATAIN
sdram_0_s1_readdata[18] => sdram_0_s1_readdata_from_sa[18].DATAIN
sdram_0_s1_readdata[19] => sdram_0_s1_readdata_from_sa[19].DATAIN
sdram_0_s1_readdata[20] => sdram_0_s1_readdata_from_sa[20].DATAIN
sdram_0_s1_readdata[21] => sdram_0_s1_readdata_from_sa[21].DATAIN
sdram_0_s1_readdata[22] => sdram_0_s1_readdata_from_sa[22].DATAIN
sdram_0_s1_readdata[23] => sdram_0_s1_readdata_from_sa[23].DATAIN
sdram_0_s1_readdata[24] => sdram_0_s1_readdata_from_sa[24].DATAIN
sdram_0_s1_readdata[25] => sdram_0_s1_readdata_from_sa[25].DATAIN
sdram_0_s1_readdata[26] => sdram_0_s1_readdata_from_sa[26].DATAIN
sdram_0_s1_readdata[27] => sdram_0_s1_readdata_from_sa[27].DATAIN
sdram_0_s1_readdata[28] => sdram_0_s1_readdata_from_sa[28].DATAIN
sdram_0_s1_readdata[29] => sdram_0_s1_readdata_from_sa[29].DATAIN
sdram_0_s1_readdata[30] => sdram_0_s1_readdata_from_sa[30].DATAIN
sdram_0_s1_readdata[31] => sdram_0_s1_readdata_from_sa[31].DATAIN
sdram_0_s1_readdatavalid => sdram_0_s1_move_on_to_next_transaction.IN2
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN
cpu_0_data_master_granted_sdram_0_s1 <= cpu_0_data_master_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sdram_0_s1 <= cpu_0_data_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1 <= cpu_0_data_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_data_master_requests_sdram_0_s1 <= cpu_0_data_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sdram_0_s1 <= cpu_0_instruction_master_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sdram_0_s1 <= cpu_0_instruction_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1 <= cpu_0_instruction_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_instruction_master_requests_sdram_0_s1 <= cpu_0_instruction_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_0_s1_end_xfer <= d1_sdram_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[0] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[1] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[2] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[3] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[4] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[5] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[6] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[7] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[8] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[9] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[10] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[11] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[12] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[13] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[14] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[15] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[16] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[17] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[18] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[19] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[20] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[21] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[22] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[23] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[24] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[0] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[1] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[2] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[3] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_chipselect <= sdram_0_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_read_n <= sdram_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[0] <= sdram_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[1] <= sdram_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[2] <= sdram_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[3] <= sdram_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[4] <= sdram_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[5] <= sdram_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[6] <= sdram_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[7] <= sdram_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[8] <= sdram_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[9] <= sdram_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[10] <= sdram_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[11] <= sdram_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[12] <= sdram_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[13] <= sdram_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[14] <= sdram_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[15] <= sdram_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[16] <= sdram_0_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[17] <= sdram_0_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[18] <= sdram_0_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[19] <= sdram_0_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[20] <= sdram_0_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[21] <= sdram_0_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[22] <= sdram_0_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[23] <= sdram_0_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[24] <= sdram_0_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[25] <= sdram_0_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[26] <= sdram_0_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[27] <= sdram_0_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[28] <= sdram_0_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[29] <= sdram_0_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[30] <= sdram_0_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[31] <= sdram_0_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_waitrequest_from_sa <= sdram_0_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_be_n[2] => comb.DATAA
az_be_n[3] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_data[16] => az_data[16].IN1
az_data[17] => az_data[17].IN1
az_data[18] => az_data[18].IN1
az_data[19] => az_data[19].IN1
az_data[20] => az_data[20].IN1
az_data[21] => az_data[21].IN1
az_data[22] => az_data[22].IN1
az_data[23] => az_data[23].IN1
az_data[24] => az_data[24].IN1
az_data[25] => az_data[25].IN1
az_data[26] => az_data[26].IN1
az_data[27] => az_data[27].IN1
az_data[28] => az_data[28].IN1
az_data[29] => az_data[29].IN1
az_data[30] => az_data[30].IN1
az_data[31] => az_data[31].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[16] <= za_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[17] <= za_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[18] <= za_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[19] <= za_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[20] <= za_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[21] <= za_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[22] <= za_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[23] <= za_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[24] <= za_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[25] <= za_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[26] <= za_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[27] <= za_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[28] <= za_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[29] <= za_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[30] <= za_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[31] <= za_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dq[16] <> zs_dq[16]
zs_dq[17] <> zs_dq[17]
zs_dq[18] <> zs_dq[18]
zs_dq[19] <> zs_dq[19]
zs_dq[20] <> zs_dq[20]
zs_dq[21] <> zs_dq[21]
zs_dq[22] <> zs_dq[22]
zs_dq[23] <> zs_dq[23]
zs_dq[24] <> zs_dq[24]
zs_dq[25] <> zs_dq[25]
zs_dq[26] <> zs_dq[26]
zs_dq[27] <> zs_dq[27]
zs_dq[28] <> zs_dq[28]
zs_dq[29] <> zs_dq[29]
zs_dq[30] <> zs_dq[30]
zs_dq[31] <> zs_dq[31]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[2] <= zs_dqm[2].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[3] <= zs_dqm[3].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_0[44].CLK
clk => entry_0[45].CLK
clk => entry_0[46].CLK
clk => entry_0[47].CLK
clk => entry_0[48].CLK
clk => entry_0[49].CLK
clk => entry_0[50].CLK
clk => entry_0[51].CLK
clk => entry_0[52].CLK
clk => entry_0[53].CLK
clk => entry_0[54].CLK
clk => entry_0[55].CLK
clk => entry_0[56].CLK
clk => entry_0[57].CLK
clk => entry_0[58].CLK
clk => entry_0[59].CLK
clk => entry_0[60].CLK
clk => entry_0[61].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entry_1[44].CLK
clk => entry_1[45].CLK
clk => entry_1[46].CLK
clk => entry_1[47].CLK
clk => entry_1[48].CLK
clk => entry_1[49].CLK
clk => entry_1[50].CLK
clk => entry_1[51].CLK
clk => entry_1[52].CLK
clk => entry_1[53].CLK
clk => entry_1[54].CLK
clk => entry_1[55].CLK
clk => entry_1[56].CLK
clk => entry_1[57].CLK
clk => entry_1[58].CLK
clk => entry_1[59].CLK
clk => entry_1[60].CLK
clk => entry_1[61].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
wr_data[44] => entry_1.DATAB
wr_data[44] => entry_0.DATAA
wr_data[45] => entry_1.DATAB
wr_data[45] => entry_0.DATAA
wr_data[46] => entry_1.DATAB
wr_data[46] => entry_0.DATAA
wr_data[47] => entry_1.DATAB
wr_data[47] => entry_0.DATAA
wr_data[48] => entry_1.DATAB
wr_data[48] => entry_0.DATAA
wr_data[49] => entry_1.DATAB
wr_data[49] => entry_0.DATAA
wr_data[50] => entry_1.DATAB
wr_data[50] => entry_0.DATAA
wr_data[51] => entry_1.DATAB
wr_data[51] => entry_0.DATAA
wr_data[52] => entry_1.DATAB
wr_data[52] => entry_0.DATAA
wr_data[53] => entry_1.DATAB
wr_data[53] => entry_0.DATAA
wr_data[54] => entry_1.DATAB
wr_data[54] => entry_0.DATAA
wr_data[55] => entry_1.DATAB
wr_data[55] => entry_0.DATAA
wr_data[56] => entry_1.DATAB
wr_data[56] => entry_0.DATAA
wr_data[57] => entry_1.DATAB
wr_data[57] => entry_0.DATAA
wr_data[58] => entry_1.DATAB
wr_data[58] => entry_0.DATAA
wr_data[59] => entry_1.DATAB
wr_data[59] => entry_0.DATAA
wr_data[60] => entry_1.DATAB
wr_data[60] => entry_0.DATAA
wr_data[61] => entry_1.DATAB
wr_data[61] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[44] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[45] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[46] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[47] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[48] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[49] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[50] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[51] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[52] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[53] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[54] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[55] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[56] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[57] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[58] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[59] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[60] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[61] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN24
cpu_0_data_master_address_to_slave[4] => Equal0.IN1
cpu_0_data_master_address_to_slave[5] => Equal0.IN0
cpu_0_data_master_address_to_slave[6] => Equal0.IN23
cpu_0_data_master_address_to_slave[7] => Equal0.IN22
cpu_0_data_master_address_to_slave[8] => Equal0.IN21
cpu_0_data_master_address_to_slave[9] => Equal0.IN20
cpu_0_data_master_address_to_slave[10] => Equal0.IN19
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN17
cpu_0_data_master_address_to_slave[13] => Equal0.IN16
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN9
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN5
cpu_0_data_master_address_to_slave[25] => Equal0.IN4
cpu_0_data_master_address_to_slave[26] => Equal0.IN3
cpu_0_data_master_address_to_slave[27] => Equal0.IN2
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave.IN1
cpu_0_data_master_read => sysid_control_slave_in_a_read_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_sysid_control_slave.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sysid_control_slave <= <GND>
cpu_0_data_master_requests_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|NES_FPGA|nios_system:NIOS|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[25].DATAIN
address => readdata[24].DATAIN
address => readdata[23].DATAIN
address => readdata[22].DATAIN
address => readdata[21].DATAIN
address => readdata[20].DATAIN
address => readdata[19].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[10].DATAIN
address => readdata[9].DATAIN
address => readdata[6].DATAIN
address => readdata[5].DATAIN
address => readdata[2].DATAIN
address => readdata[1].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
readdata[0] <= <GND>
readdata[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= <GND>
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|NES_FPGA|nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


