Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/Testbench_isim_beh.exe -prj C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/Testbench_beh.prj work.Testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Sumador.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Multiplexor_4X1.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Demultiplexor_1X4.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Decodificador_7S.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Contador_2B.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Sumador_4B.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Divisor_Frecuencia.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Displayer_4_7S.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Decodificador_BCD_16B.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/Main.v" into library work
Analyzing Verilog file "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/../Biblioteca/Displayer_4_7S.v" Line 15: Size mismatch in connection of port <I>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module Divisor_Frecuencia
Compiling module Sumador
Compiling module Sumador_4B
Compiling module Decodificador_BCD_16B
Compiling module Contador_2B
Compiling module Demultiplexor_1X4
Compiling module Multiplexor_4X1
Compiling module Decodificador_7S
Compiling module Displayer_4_7S
Compiling module Main
Compiling module Testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/USER PC/Trabajo/David/Repositorios/Electronica-Digital/Practicas/Practica_04_VisualizacionDinamica/Testbench_isim_beh.exe
Fuse Memory Usage: 27236 KB
Fuse CPU Usage: 2015 ms
