// Seed: 2814103945
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1
);
  type_4 id_2 (
      .id_0(1),
      .id_1(1),
      .id_2(~id_0),
      .id_3(id_1)
  );
endmodule
