// Seed: 1459086044
module module_0 #(
    parameter id_2 = 32'd74,
    parameter id_4 = 32'd14,
    parameter id_5 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    _id_4[id_4 : id_5],
    _id_5
);
  output wire _id_5;
  assign module_1.id_0 = 0;
  output logic [7:0] _id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire [-1 'h0 : id_2] id_6;
  assign id_4 = id_2;
  parameter id_7 = 1;
  logic id_8;
  ;
  assign id_3 = id_3;
endmodule
module module_0 #(
    parameter id_0 = 32'd75,
    parameter id_2 = 32'd55
) (
    input wire _id_0
);
  wire [-1 : ~  1  -  id_0] _id_2;
  wire [1 : id_2] module_1;
  assign id_2 = id_0;
  wire  id_3;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_3,
      id_2,
      id_2
  );
endmodule
