<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3288" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3288{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3288{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3288{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3288{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_3288{left:154px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t6_3288{left:69px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3288{left:69px;bottom:1043px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_3288{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3288{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ta_3288{left:69px;bottom:803px;}
#tb_3288{left:95px;bottom:807px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tc_3288{left:69px;bottom:780px;}
#td_3288{left:95px;bottom:784px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#te_3288{left:69px;bottom:757px;}
#tf_3288{left:95px;bottom:761px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tg_3288{left:69px;bottom:734px;}
#th_3288{left:95px;bottom:738px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#ti_3288{left:95px;bottom:721px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tj_3288{left:69px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_3288{left:69px;bottom:680px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_3288{left:69px;bottom:630px;letter-spacing:-0.09px;}
#tm_3288{left:154px;bottom:630px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#tn_3288{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-1.4px;}
#to_3288{left:69px;bottom:589px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tp_3288{left:69px;bottom:392px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#tq_3288{left:69px;bottom:375px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tr_3288{left:69px;bottom:349px;}
#ts_3288{left:95px;bottom:352px;letter-spacing:-0.16px;word-spacing:-0.34px;}
#tt_3288{left:69px;bottom:326px;}
#tu_3288{left:95px;bottom:329px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_3288{left:95px;bottom:312px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tw_3288{left:69px;bottom:286px;}
#tx_3288{left:95px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ty_3288{left:95px;bottom:273px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#tz_3288{left:69px;bottom:248px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t10_3288{left:69px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.23px;}
#t11_3288{left:69px;bottom:181px;letter-spacing:-0.09px;}
#t12_3288{left:154px;bottom:181px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t13_3288{left:69px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t14_3288{left:69px;bottom:140px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#t15_3288{left:72px;bottom:1004px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t16_3288{left:159px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t17_3288{left:132px;bottom:984px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t18_3288{left:327px;bottom:984px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t19_3288{left:522px;bottom:984px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1a_3288{left:716px;bottom:984px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1b_3288{left:76px;bottom:961px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_3288{left:271px;bottom:961px;letter-spacing:-0.11px;}
#t1d_3288{left:465px;bottom:961px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1e_3288{left:660px;bottom:961px;letter-spacing:-0.11px;}
#t1f_3288{left:465px;bottom:938px;letter-spacing:-0.11px;}
#t1g_3288{left:660px;bottom:938px;letter-spacing:-0.11px;}
#t1h_3288{left:76px;bottom:892px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1i_3288{left:76px;bottom:869px;letter-spacing:-0.11px;}
#t1j_3288{left:72px;bottom:566px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1k_3288{left:159px;bottom:566px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1l_3288{left:132px;bottom:546px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1m_3288{left:327px;bottom:546px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1n_3288{left:522px;bottom:546px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1o_3288{left:716px;bottom:546px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1p_3288{left:76px;bottom:523px;letter-spacing:-0.1px;}
#t1q_3288{left:271px;bottom:523px;letter-spacing:-0.1px;}
#t1r_3288{left:465px;bottom:500px;letter-spacing:-0.11px;}
#t1s_3288{left:660px;bottom:500px;letter-spacing:-0.11px;}
#t1t_3288{left:465px;bottom:477px;letter-spacing:-0.11px;}
#t1u_3288{left:660px;bottom:477px;letter-spacing:-0.11px;}
#t1v_3288{left:76px;bottom:454px;letter-spacing:-0.1px;}
#t1w_3288{left:76px;bottom:432px;letter-spacing:-0.11px;}

.s1_3288{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3288{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3288{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3288{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3288{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3288{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3288{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3288{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3288" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3288Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3288" style="-webkit-user-select: none;"><object width="935" height="1210" data="3288/3288.svg" type="image/svg+xml" id="pdf3288" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3288" class="t s1_3288">9-12 </span><span id="t2_3288" class="t s1_3288">Vol. 3A </span>
<span id="t3_3288" class="t s2_3288">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3288" class="t s3_3288">9.2.3.7 </span><span id="t5_3288" class="t s3_3288">Stores Are Seen in a Consistent Order by Other Processors </span>
<span id="t6_3288" class="t s4_3288">As noted in Section 9.2.3.5, the memory-ordering model allows stores by two processors to be seen in different </span>
<span id="t7_3288" class="t s4_3288">orders by those two processors. However, any two stores must appear to execute in the same order to all proces- </span>
<span id="t8_3288" class="t s4_3288">sors other than those performing the stores. This is illustrated by the following example: </span>
<span id="t9_3288" class="t s4_3288">By the principles discussed in Section 9.2.3.2: </span>
<span id="ta_3288" class="t s5_3288">• </span><span id="tb_3288" class="t s4_3288">Processor 2’s first and second load cannot be reordered. </span>
<span id="tc_3288" class="t s5_3288">• </span><span id="td_3288" class="t s4_3288">Processor 3’s first and second load cannot be reordered. </span>
<span id="te_3288" class="t s5_3288">• </span><span id="tf_3288" class="t s4_3288">If r1 = 1 and r2 = 0, processor 0’s store appears to precede processor 1’s store with respect to processor 2. </span>
<span id="tg_3288" class="t s5_3288">• </span><span id="th_3288" class="t s4_3288">Similarly, r3 = 1 and r4 = 0 imply that processor 1’s store appears to precede processor 0’s store with respect </span>
<span id="ti_3288" class="t s4_3288">to processor 1. </span>
<span id="tj_3288" class="t s4_3288">Because the memory-ordering model ensures that any two stores appear to execute in the same order to all </span>
<span id="tk_3288" class="t s4_3288">processors (other than those performing the stores), this set of return values is not allowed. </span>
<span id="tl_3288" class="t s3_3288">9.2.3.8 </span><span id="tm_3288" class="t s3_3288">Locked Instructions Have a Total Order </span>
<span id="tn_3288" class="t s4_3288">The memory-ordering model ensures that all processors agree on a single execution order of all locked instructions, </span>
<span id="to_3288" class="t s4_3288">including those that are larger than 8 bytes or are not naturally aligned. This is illustrated by the following example: </span>
<span id="tp_3288" class="t s4_3288">Processor 2 and processor 3 must agree on the order of the two executions of XCHG. Without loss of generality, </span>
<span id="tq_3288" class="t s4_3288">suppose that processor 0’s XCHG occurs first. </span>
<span id="tr_3288" class="t s5_3288">• </span><span id="ts_3288" class="t s4_3288">If r5 = 1, processor 1’s XCHG into y occurs before processor 3’s load from y. </span>
<span id="tt_3288" class="t s5_3288">• </span><span id="tu_3288" class="t s4_3288">Because the Intel-64 memory-ordering model prevents loads from being reordered (see Section 9.2.3.2), </span>
<span id="tv_3288" class="t s4_3288">processor 3’s loads occur in order and, therefore, processor 1’s XCHG occurs before processor 3’s load from x. </span>
<span id="tw_3288" class="t s5_3288">• </span><span id="tx_3288" class="t s4_3288">Since processor 0’s XCHG into x occurs before processor 1’s XCHG (by assumption), it occurs before </span>
<span id="ty_3288" class="t s4_3288">processor 3’s load from x. Thus, r6 = 1. </span>
<span id="tz_3288" class="t s4_3288">A similar argument (referring instead to processor 2’s loads) applies if processor 1’s XCHG occurs before </span>
<span id="t10_3288" class="t s4_3288">processor 0’s XCHG. </span>
<span id="t11_3288" class="t s3_3288">9.2.3.9 </span><span id="t12_3288" class="t s3_3288">Loads and Stores Are Not Reordered with Locked Instructions </span>
<span id="t13_3288" class="t s4_3288">The memory-ordering model prevents loads and stores from being reordered with locked instructions that execute </span>
<span id="t14_3288" class="t s4_3288">earlier or later. The examples in this section illustrate only cases in which a locked instruction is executed before a </span>
<span id="t15_3288" class="t s6_3288">Example 9-7. </span><span id="t16_3288" class="t s6_3288">Stores Are Seen in a Consistent Order by Other Processors </span>
<span id="t17_3288" class="t s7_3288">Processor 0 </span><span id="t18_3288" class="t s7_3288">Processor 1 </span><span id="t19_3288" class="t s7_3288">Processor 2 </span><span id="t1a_3288" class="t s7_3288">Processor 3 </span>
<span id="t1b_3288" class="t s8_3288">mov [ _x], 1 </span><span id="t1c_3288" class="t s8_3288">mov [ _y], 1 </span><span id="t1d_3288" class="t s8_3288">mov r1, [ _x] </span><span id="t1e_3288" class="t s8_3288">mov r3, [_y] </span>
<span id="t1f_3288" class="t s8_3288">mov r2, [ _y] </span><span id="t1g_3288" class="t s8_3288">mov r4, [_x] </span>
<span id="t1h_3288" class="t s8_3288">Initially x = y =0 </span>
<span id="t1i_3288" class="t s8_3288">r1 = 1, r2 = 0, r3 = 1, r4 = 0 is not allowed </span>
<span id="t1j_3288" class="t s6_3288">Example 9-8. </span><span id="t1k_3288" class="t s6_3288">Locked Instructions Have a Total Order </span>
<span id="t1l_3288" class="t s7_3288">Processor 0 </span><span id="t1m_3288" class="t s7_3288">Processor 1 </span><span id="t1n_3288" class="t s7_3288">Processor 2 </span><span id="t1o_3288" class="t s7_3288">Processor 3 </span>
<span id="t1p_3288" class="t s8_3288">xchg [ _x], r1 </span><span id="t1q_3288" class="t s8_3288">xchg [ _y], r2 </span>
<span id="t1r_3288" class="t s8_3288">mov r3, [ _x] </span><span id="t1s_3288" class="t s8_3288">mov r5, [_y] </span>
<span id="t1t_3288" class="t s8_3288">mov r4, [ _y] </span><span id="t1u_3288" class="t s8_3288">mov r6, [_x] </span>
<span id="t1v_3288" class="t s8_3288">Initially r1 = r2 = 1, x = y = 0 </span>
<span id="t1w_3288" class="t s8_3288">r3 = 1, r4 = 0, r5 = 1, r6 = 0 is not allowed </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
