Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: M_datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "M_datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "M_datapath"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : M_datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\MUX2T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\Coprocessor.v" into library work
Parsing module <Coprocessor>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" into library work
Parsing module <M_datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <M_datapath>.

Elaborating module <MUX4T1_32>.
WARNING:HDLCompiler:189 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 77: Size mismatch in connection of port <I0>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 78: Size mismatch in connection of port <I1>. Formal port size is 32-bit while actual signal size is 5-bit.

Elaborating module <Coprocessor>.
WARNING:HDLCompiler:189 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 88: Size mismatch in connection of port <addr>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <REG32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX2T1_32>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\Lab1_V4_final\alu.v" Line 38: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\Lab1_V4_final\alu.v" Line 54: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\Lab1_V4_final\alu.v" Line 58: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\Lab1_V4_final\alu.v" Line 68: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\Lab1_V4_final\alu.v" Line 71: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\Lab1_V4_final\alu.v" Line 72: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <Regs>.

Elaborating module <MUX4T1_5>.

Elaborating module <Ext_32>.
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 71: Input port I2[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 77: Input port I2[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 95: Input port I3[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 111: Input port I6[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 142: Input port I3[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v" Line 177: Input port I3[4] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <M_datapath>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\M_datapath.v".
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'DATA2CP0MUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'DATA2CP0MUX', is tied to GND.
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'ADRESSTOCP0MUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'ADRESSTOCP0MUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'DATAOUTMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I6', unconnected in block instance 'PCMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I7', unconnected in block instance 'PCMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'ALUMUXA', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'WAddMUX', is tied to GND.
    Summary:
	no macro.
Unit <M_datapath> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <Coprocessor>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\Coprocessor.v".
    Found 960-bit register for signal <n0041[959:0]>.
    Found 32-bit 30-to-1 multiplexer for signal <rdata> created at line 30.
    Summary:
	inferred 960 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
Unit <Coprocessor> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\REG32.v".
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\MUX8T1_32.v".
    Found 32-bit 7-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\alu.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
    Found 33-bit subtractor for signal <res_sub> created at line 36.
    Found 32-bit subtractor for signal <res_subu> created at line 47.
    Found 33-bit adder for signal <n0050> created at line 35.
    Found 32-bit shifter logical left for signal <res_sll> created at line 29
    Found 32-bit shifter logical right for signal <res_srl> created at line 29
    Found 32-bit shifter arithmetic right for signal <res_sra> created at line 29
    Found 16x16-bit multiplier for signal <res_mul> created at line 44.
    Found 32-bit 15-to-1 multiplexer for signal <res> created at line 51.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_7_o> created at line 38
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_9_o> created at line 39
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 30.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 31.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\MUX2T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "C:\Users\89293\Desktop\Lab1_V4_final\Ext_imm16.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 6
 32-bit register                                       : 4
 960-bit register                                      : 1
 992-bit register                                      : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 77
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 30-to-1 multiplexer                            : 1
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 2080
 Flip-Flops                                            : 2080
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 1007
 1-bit 2-to-1 multiplexer                              : 928
 1-bit 30-to-1 multiplexer                             : 32
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <REG32> ...

Optimizing unit <M_datapath> ...

Optimizing unit <alu> ...

Optimizing unit <Coprocessor> ...

Optimizing unit <Regs> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block M_datapath, actual ratio is 2.
FlipFlop IR/data_20 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IR/data_20 connected to a primary input has been replicated
FlipFlop IR/data_25 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop IR/data_25 connected to a primary input has been replicated
FlipFlop IR/data_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IR/data_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2108
 Flip-Flops                                            : 2108

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : M_datapath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4497
#      GND                         : 1
#      LUT2                        : 54
#      LUT3                        : 2084
#      LUT4                        : 279
#      LUT5                        : 410
#      LUT6                        : 1331
#      MUXCY                       : 127
#      MUXF7                       : 113
#      VCC                         : 1
#      XORCY                       : 97
# FlipFlops/Latches                : 2108
#      FD                          : 64
#      FDC                         : 32
#      FDCE                        : 2012
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 194
#      IBUF                        : 64
#      OBUF                        : 130
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            2076  out of  407600     0%  
 Number of Slice LUTs:                 4158  out of  203800     2%  
    Number used as Logic:              4158  out of  203800     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4704
   Number with an unused Flip Flop:    2628  out of   4704    55%  
   Number with an unused LUT:           546  out of   4704    11%  
   Number of fully used LUT-FF pairs:  1530  out of   4704    32%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         195
 Number of bonded IOBs:                 195  out of    400    48%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of    840     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2108  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.750ns (Maximum Frequency: 129.031MHz)
   Minimum input arrival time before clock: 7.167ns
   Maximum output required time after clock: 7.173ns
   Maximum combinational path delay: 6.590ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.750ns (frequency: 129.031MHz)
  Total number of paths / destination ports: 44052610 / 3008
-------------------------------------------------------------------------
Delay:               7.750ns (Levels of Logic = 9)
  Source:            Regs/register_31_231 (FF)
  Destination:       PC/data_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Regs/register_31_231 to PC/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  Regs/register_31_231 (Regs/register_31_231)
     LUT6:I0->O            1   0.043   0.522  Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_888 (Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_888)
     LUT6:I2->O            3   0.043   0.417  Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_329 (Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_329)
     LUT6:I4->O           20   0.043   0.445  ALUMUXB/Mmux_o301 (B<7>)
     DSP48E1:A7->P13       1   2.737   0.350  U1/Mmult_res_mul (U1/res_mul<13>)
     LUT5:I4->O            3   0.043   0.625  U1/ALU_operation<3>41 (res<13>)
     LUT6:I0->O            1   0.043   0.613  U1/res[31]_GND_7_o_equal_19_o<31>1 (U1/res[31]_GND_7_o_equal_19_o<31>)
     LUT6:I0->O            2   0.043   0.355  U1/res[31]_GND_7_o_equal_19_o<31>7 (zero_OBUF)
     LUT5:I4->O           32   0.043   0.480  CE1 (CE)
     LUT3:I2->O            1   0.043   0.000  PC/data_31_rstpot (PC/data_31_rstpot)
     FDC:D                    -0.000          PC/data_31
    ----------------------------------------
    Total                      7.750ns (3.317ns logic, 4.433ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2636549 / 6164
-------------------------------------------------------------------------
Offset:              7.167ns (Levels of Logic = 9)
  Source:            ALUSrcB<1> (PAD)
  Destination:       PC/data_31 (FF)
  Destination Clock: clk rising

  Data Path: ALUSrcB<1> to PC/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   0.000   0.657  ALUSrcB_1_IBUF (ALUSrcB_1_IBUF)
     LUT4:I0->O            1   0.043   0.603  Regs/Mmux_rdata_B301_SW0 (N182)
     LUT6:I1->O           20   0.043   0.445  ALUMUXB/Mmux_o301 (B<7>)
     DSP48E1:A7->P13       1   2.737   0.350  U1/Mmult_res_mul (U1/res_mul<13>)
     LUT5:I4->O            3   0.043   0.625  U1/ALU_operation<3>41 (res<13>)
     LUT6:I0->O            1   0.043   0.613  U1/res[31]_GND_7_o_equal_19_o<31>1 (U1/res[31]_GND_7_o_equal_19_o<31>)
     LUT6:I0->O            2   0.043   0.355  U1/res[31]_GND_7_o_equal_19_o<31>7 (zero_OBUF)
     LUT5:I4->O           32   0.043   0.480  CE1 (CE)
     LUT3:I2->O            1   0.043   0.000  PC/data_31_rstpot (PC/data_31_rstpot)
     FDC:D                    -0.000          PC/data_31
    ----------------------------------------
    Total                      7.167ns (3.038ns logic, 4.129ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1303442 / 130
-------------------------------------------------------------------------
Offset:              7.173ns (Levels of Logic = 8)
  Source:            Regs/register_31_231 (FF)
  Destination:       zero (PAD)
  Source Clock:      clk rising

  Data Path: Regs/register_31_231 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  Regs/register_31_231 (Regs/register_31_231)
     LUT6:I0->O            1   0.043   0.522  Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_888 (Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_888)
     LUT6:I2->O            3   0.043   0.417  Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_329 (Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_329)
     LUT6:I4->O           20   0.043   0.445  ALUMUXB/Mmux_o301 (B<7>)
     DSP48E1:A7->P13       1   2.737   0.350  U1/Mmult_res_mul (U1/res_mul<13>)
     LUT5:I4->O            3   0.043   0.625  U1/ALU_operation<3>41 (res<13>)
     LUT6:I0->O            1   0.043   0.613  U1/res[31]_GND_7_o_equal_19_o<31>1 (U1/res[31]_GND_7_o_equal_19_o<31>)
     LUT6:I0->O            2   0.043   0.344  U1/res[31]_GND_7_o_equal_19_o<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      7.173ns (3.231ns logic, 3.942ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 75744 / 66
-------------------------------------------------------------------------
Delay:               6.590ns (Levels of Logic = 8)
  Source:            ALUSrcB<1> (PAD)
  Destination:       zero (PAD)

  Data Path: ALUSrcB<1> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   0.000   0.657  ALUSrcB_1_IBUF (ALUSrcB_1_IBUF)
     LUT4:I0->O            1   0.043   0.603  Regs/Mmux_rdata_B301_SW0 (N182)
     LUT6:I1->O           20   0.043   0.445  ALUMUXB/Mmux_o301 (B<7>)
     DSP48E1:A7->P13       1   2.737   0.350  U1/Mmult_res_mul (U1/res_mul<13>)
     LUT5:I4->O            3   0.043   0.625  U1/ALU_operation<3>41 (res<13>)
     LUT6:I0->O            1   0.043   0.613  U1/res[31]_GND_7_o_equal_19_o<31>1 (U1/res[31]_GND_7_o_equal_19_o<31>)
     LUT6:I0->O            2   0.043   0.344  U1/res[31]_GND_7_o_equal_19_o<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.590ns (2.952ns logic, 3.638ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.750|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 45.37 secs
 
--> 

Total memory usage is 4709240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    2 (   0 filtered)

