;------------------------------------------------------------
;
; Copyright (c) 2013-2015 Altium Limited
;
; This software is the proprietary, copyrighted property of
; Altium Ltd. All Right Reserved.
;
; SVN revision information:
; $Rev: 15039 $:
; $Date: 2015-04-28 09:54:08 +0200 (Tue, 28 Apr 2015) $:
;
;------------------------------------------------------------

[Plugin]
Name=stm32f2xx_cmsis
Implement=stm32_cmsis_variant
Caption=STM32F2XX CMSIS Core
Description=CMSIS Core configuration for STM32F2XX devices

; includes
GlobalCompileOption0=-I"$(SWP_ABSPATH)\CM3\CoreSupport"
GlobalCompileOption1=-I"$(SWP_ABSPATH)\CM3\DeviceSupport\ST\STM32F2xx"
GlobalCompileOption2=-I"$(SWP_ABSPATH)\include"
CompileOption0=-Wc--no-warnings=529,560,588

; sources
SourceFile0=$(SWP_RELPATH)\CM3\DeviceSupport\ST\STM32F2xx\system_stm32f2xx.c

[Available_If0]
Kind=ENVIRONMENT
Object=DEVICE
Condition=REQ
Value=STM322.
OrCondition=True

[Available_If1]
Kind=ENVIRONMENT
Object=DEVICE
Condition=REQ
Value=STM32F2.
OrCondition=True

[Option0]
Name=target
Kind=Boolean
DefaultValue=True
GenerateCompileDefine=STM32F2XX

[Option0_Hide_If0]
Kind=True

[Option1]
Name=clksrc
Caption=Clock Source
Description=Select the clock source for the system core/processor clock.
Kind=ENUM
DefaultValue=PLLCLKBYHSE
Enum0=HSI
Enum1=HSE
Enum2=PLLCLKBYHSI
Enum3=PLLCLKBYHSE
EnumDescription0=High Speed 16MHz Internal Oscilator
EnumDescription1=High Speed External Oscilator
EnumDescription2=PLL Clocked by High Speed Internal Oscillator
EnumDescription3=PLL Clocked by High Speed External Oscillator

[Option1_AutoSet0]
Option=pll_used
AutoValueEnum0=False
AutoValueEnum1=False
AutoValueEnum2=True
AutoValueEnum3=True

[Option1_AutoSet1]
Option=hse_used
AutoValueEnum0=False
AutoValueEnum1=True
AutoValueEnum2=False
AutoValueEnum3=True

[Option1_AutoSet2]
Option=pll_input
AutoValueEnum0=0
AutoValueEnum1=0
AutoValueEnum2=16000000/pll_m
AutoValueEnum3=hse*1000000/pll_m

[Option1_AutoSet3]
Option=sysclk
AutoValueEnum0=16000000
AutoValueEnum1=hse*1000000
AutoValueEnum2=sysclk
AutoValueEnum3=sysclk

[Option2]
Name=hse_bypass
Kind=BOOLEAN
Caption=HSE Bypass
Description=HSE clock bypass  (set to bypass oscillator and use external clock)

[Option2_Available_If0]
Kind=OPTION
Object=hse_used
Condition=EQ
Value=True

[Option2_Available_If1]
Kind=INTERFACE
Object=stm32_pinmapper
Condition=NE

[Option3]
Name=hse
Kind=FLOAT
Caption=HSE (MHZ)
Description=High Speed External Oscillator (HSE)
DefaultValue=25
MinRange=4
MaxRange=26

[Option3_Available_If0]
Kind=OPTION
Object=hse_used
Condition=EQ
Value=True

[Option4]
Name=pll_used
Kind=Boolean
NoGenerate=True

[Option4_Hide_If0]
Kind=True

[Option5]
Name=hse_used
Kind=Boolean
NoGenerate=True

[Option5_Hide_If0]
Kind=True

[Option6]
Name=pll_m
Kind=UINT8
Caption=PLL_M Divider
Description=PLL input equals PLL source divided by this value.
DefaultValue=25
MinRange=2
MaxRange=63

[Option6_Available_If0]
Kind=OPTION
Object=pll_used
Condition=EQ
Value=True

[Option7]
Name=pll_input
Caption=PLL input (Hz)
Description=Internal input to PLL. Must be between 1MHz and 2MHz, recommended is 2MHz to limit jitter.
Kind=UINT32
NoGenerate=True

[Option7_Available_If0]
Kind=OPTION
Object=pll_used
Condition=EQ
Value=True

[Option8]
Name=pll_n
Kind=UINT32
Caption=PLL_N Multiplyer
Description=PLL VCO equals PLL input times this value.
DefaultValue=240
MinRange=192
MaxRange=432

[Option8_AutoSet0]
Option=vcoclk
AutoValue=pll_input*pll_n

[Option8_Available_If0]
Kind=OPTION
Object=pll_used
Condition=EQ
Value=True

[Option9]
Name=vcoclk
Caption=PLL VCO (Hz)
Description=Internal VCO frequency.
Kind=UINT32
NoGenerate=True

[Option9_Available_If0]
Kind=OPTION
Object=pll_used
Condition=EQ
Value=True

[Option10]
Name=pll_p
Caption=PLL_P Divider
Description=SYSCLK equals PLL VCO divided by this value.
Kind=ENUM
DefaultValue=2
Enum0=2
Enum1=4
Enum2=6
Enum3=8
EnumValue0=0
EnumValue1=1
EnumValue2=2
EnumValue3=3

[Option10_AutoSet0]
Option=sysclk
AutoValueEnum0=vcoclk/2
AutoValueEnum1=vcoclk/4
AutoValueEnum2=vcoclk/6
AutoValueEnum3=vcoclk/8

[Option10_Available_If0]
Kind=OPTION
Object=pll_used
Condition=EQ
Value=True

[Option11]
Name=sysclk
Caption=SYSCLK (Hz)
Description=Internal system clock, also used as ethernet PTP clock.
Kind=UINT32
NoGenerate=True

[Option12]
Name=ahb
Caption=AHB Prescaler
Description=CPU clock will equal SYSCLK divided by this value
Kind=ENUM
DefaultValue=1
Enum0=1
Enum1=2
Enum2=4
Enum3=8
Enum4=16
Enum5=64
Enum6=128
Enum7=256
Enum8=512
EnumValue0=0
EnumValue1=8
EnumValue2=9
EnumValue3=10
EnumValue4=11
EnumValue5=12
EnumValue6=13
EnumValue7=14
EnumValue8=15

[Option12_AutoSet0]
Option=clockhz
AutoValueEnum0=sysclk
AutoValueEnum1=sysclk/2
AutoValueEnum2=sysclk/4
AutoValueEnum3=sysclk/8
AutoValueEnum4=sysclk/16
AutoValueEnum5=sysclk/64
AutoValueEnum6=sysclk/128
AutoValueEnum7=sysclk/256
AutoValueEnum8=sysclk/512

[Option13]
Name=clockhz
Caption=HCLK / CPU Clock (Hz)
Kind=UINT32
Description=CPU clock frequency. It must not exceed 120 MHz!

[Option13_AutoSet0]
Option=clockhz
Interface=timing

[Option13_AutoSet1]
Option=clockhz
Interface=pal

[Option14]
Name=apb1
Caption=APB1 Prescaler
Description=The APB1 clock will equal the CPU clock divided by this value.
Kind=ENUM
DefaultValue=4
Enum0=1
Enum1=2
Enum2=4
Enum3=8
Enum4=16
EnumValue0=0
EnumValue1=4
EnumValue2=5
EnumValue3=6
EnumValue4=7

[Option14_AutoSet0]
Option=apb1clk
AutoValueEnum0=clockhz
AutoValueEnum1=clockhz/2
AutoValueEnum2=clockhz/4
AutoValueEnum3=clockhz/8
AutoValueEnum4=clockhz/16

[Option15]
Name=apb1clk
Caption=APB1 Clock (Hz)
Description=The APB1 clocks peripherals with a baseaddress in the range 0x40000000 - 0x40010000. It must not exceed 30MHz!
Kind=UINT32
NoGenerate=True

[Option16]
Name=apb2
Caption=APB2 Prescaler
Description=The APB2 clock will equal the CPU clock divided by this value.
Kind=ENUM
DefaultValue=2
Enum0=1
Enum1=2
Enum2=4
Enum3=8
Enum4=16
EnumValue0=0
EnumValue1=4
EnumValue2=5
EnumValue3=6
EnumValue4=7

[Option16_AutoSet0]
Option=apb2clk
AutoValueEnum0=clockhz
AutoValueEnum1=clockhz/2
AutoValueEnum2=clockhz/4
AutoValueEnum3=clockhz/8
AutoValueEnum4=clockhz/16

[Option17]
Name=apb2clk
Caption=APB2 Clock (Hz)
Description=The APB2 clocks peripherals with a baseaddress in the range 0x40010000 - 0x40020000. It must not exceed 60MHz!
Kind=UINT32
NoGenerate=True

[Option18]
Name=pll_q
Kind=UINT8
Caption=PLL_Q Divider
Description=48MHz clockline equals PLL VCO divided by this value.
DefaultValue=5
MinRange=2
MaxRange=15

[Option18_AutoSet0]
Option=usbclk
AutoValue=vcoclk/pll_q

[Option18_Available_If0]
Kind=OPTION
Object=pll_used
Condition=EQ
Value=True

[Option19]
Name=usbclk
Caption=48MHz Clock (Hz)
Description=The 48MHz clock for the USB OTG, SDIO and RNG peripherals.
Kind=UINT32
NoGenerate=True

[Option19_Available_If0]
Kind=OPTION
Object=pll_used
Condition=EQ
Value=True

[Option20]
Name=mco1src
Caption=MCO1 Clock Source
Description=Select the clock source for the MCO1 clock output.
Kind=ENUM
DefaultValue=HSI
Enum0=HSI
Enum1=LSE
Enum2=HSE
Enum3=PLL

[Option21]
Name=mco1pre
Caption=MCO1 Prescaler
Description=The MCO1 clock will equal the MCO1 input divided by this value.
Kind=ENUM
DefaultValue=1
Enum0=1
Enum1=2
Enum2=3
Enum3=4
Enum4=5
EnumValue0=0
EnumValue1=4
EnumValue2=5
EnumValue3=6
EnumValue4=7

[Option22]
Name=mco2src
Caption=MCO2 Clock Source
Description=Select the clock source for the MCO2 clock output.
Kind=ENUM
DefaultValue=SYSCLK
Enum0=SYSCLK
Enum1=PLLI2S
Enum2=HSE
Enum3=PLL

[Option23]
Name=mco2pre
Caption=MCO2 Prescaler
Description=The MCO2 clock will equal the MCO2 input divided by this value.
Kind=ENUM
DefaultValue=1
Enum0=1
Enum1=2
Enum2=3
Enum3=4
Enum4=5
EnumValue0=0
EnumValue1=4
EnumValue2=5
EnumValue3=6
EnumValue4=7

