# Reading pref.tcl
# do practice5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Quartus/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/practice\ 5 {D:/Quartus/intelFPGA_lite/practice 5/Comp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:06 on Mar 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/practice 5" D:/Quartus/intelFPGA_lite/practice 5/Comp.v 
# -- Compiling module Comp
# 
# Top level modules:
# 	Comp
# End time: 23:55:06 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/practice\ 5 {D:/Quartus/intelFPGA_lite/practice 5/BCD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:06 on Mar 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/practice 5" D:/Quartus/intelFPGA_lite/practice 5/BCD.v 
# -- Compiling module BCD
# 
# Top level modules:
# 	BCD
# End time: 23:55:06 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/practice\ 5 {D:/Quartus/intelFPGA_lite/practice 5/practice5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:06 on Mar 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/practice 5" D:/Quartus/intelFPGA_lite/practice 5/practice5.v 
# -- Compiling module practice5
# 
# Top level modules:
# 	practice5
# End time: 23:55:06 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/practice\ 5 {D:/Quartus/intelFPGA_lite/practice 5/Memorias.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:06 on Mar 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/practice 5" D:/Quartus/intelFPGA_lite/practice 5/Memorias.v 
# -- Compiling module Memorias
# 
# Top level modules:
# 	Memorias
# End time: 23:55:06 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Comp
# vsim work.Comp 
# Start time: 23:55:11 on Mar 18,2021
# Loading work.Comp
add wave -position end  sim:/Comp/iClk
add wave -position end  sim:/Comp/iRst
add wave -position end  sim:/Comp/mem_value
add wave -position end  sim:/Comp/iSW
add wave -position end  sim:/Comp/oRU
add wave -position end  sim:/Comp/oRD
force -freeze sim:/Comp/iClk 1 0, 0 {50 ps} -r 100
force -freeze {sim:/Comp/mem_value[0]} 1 0
urn
# invalid command name "urn"
run
force -freeze {sim:/Comp/iSW[0]} 1 0
run
run
run
force -freeze sim:/Comp/iRst 1 0
run
run
run
run
force -freeze sim:/Comp/iRst St1 0
run
run
run
# End time: 23:56:57 on Mar 18,2021, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
