Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Fri May 12 03:47:40 2023
| Host              : ip-172-31-88-102.ec2.internal running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing -cell WRAPPER_INST/CL -delay_type min -max_paths 10 -sort_by group -input_pins -file /mnt/efs/fs1/sanjaylasya/awsf1/build/reports/23_05_12-032927.postlinkdesign_timing_min.rpt
| Design            : top_sp
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.659ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/awsF1Interrupt_intrRegs_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.726%)  route 0.088ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.829ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.364ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.146ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.866ns (routing 0.453ns, distribution 2.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/awsF1Interrupt_intrRegs_1_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/awsF1Top/awsF1Interrupt_intrRegs_1_reg/Q
                         net (fo=3, unplaced)         0.088     5.845    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y9         FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.866     5.829    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y9         FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.080                     
                         inter-SLR compensation       0.364     6.444                     
    SLICE_X111Y9         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.504    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.504                     
                         arrival time                           5.845                     
  -------------------------------------------------------------------
                         slack                                 -0.659                     

Slack (VIOLATED) :        -0.652ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/awsF1Interrupt_intrRegs_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.058ns (37.909%)  route 0.095ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.828ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.365ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.153ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.865ns (routing 0.453ns, distribution 2.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/awsF1Interrupt_intrRegs_0_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/awsF1Top/awsF1Interrupt_intrRegs_0_reg/Q
                         net (fo=4, unplaced)         0.095     5.852    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y11        FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.865     5.828    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y11        FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.079                     
                         inter-SLR compensation       0.365     6.444                     
    SLICE_X111Y11        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.504    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.504                     
                         arrival time                           5.852                     
  -------------------------------------------------------------------
                         slack                                 -0.652                     

Slack (VIOLATED) :        -0.576ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[33]/C
                            (rising edge-triggered cell FDSE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.081ns (41.539%)  route 0.114ns (58.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.787ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.372ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.195ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.824ns (routing 0.453ns, distribution 2.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[33]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[33]/Q
                         net (fo=1, unplaced)         0.089     5.846    reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl[33]
                                                                      r  reconfigurable WRAPPER_INST/CL/awsF1Top/ocl_sh_rdata[16]_INST_0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.023     5.869 r  reconfigurable WRAPPER_INST/CL/awsF1Top/ocl_sh_rdata[16]_INST_0/O
                         net (fo=1, unplaced)         0.025     5.894    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X110Y206       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.824     5.787    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X110Y206       FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.038                     
                         inter-SLR compensation       0.372     6.410                     
    SLICE_X110Y206       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     6.470    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.470                     
                         arrival time                           5.894                     
  -------------------------------------------------------------------
                         slack                                 -0.576                     

Slack (VIOLATED) :        -0.568ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.092ns (44.660%)  route 0.114ns (55.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.787ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.373ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.206ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.824ns (routing 0.453ns, distribution 2.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[38]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[38]/Q
                         net (fo=1, unplaced)         0.089     5.846    reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl[38]
                                                                      r  reconfigurable WRAPPER_INST/CL/awsF1Top/ocl_sh_rdata[21]_INST_0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.034     5.880 r  reconfigurable WRAPPER_INST/CL/awsF1Top/ocl_sh_rdata[21]_INST_0/O
                         net (fo=1, unplaced)         0.025     5.905    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X110Y206       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.824     5.787    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X110Y206       FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.038                     
                         inter-SLR compensation       0.373     6.411                     
    SLICE_X110Y206       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     6.473    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.473                     
                         arrival time                           5.905                     
  -------------------------------------------------------------------
                         slack                                 -0.568                     

Slack (VIOLATED) :        -0.552ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/oclSlave_brespFifo_va_rl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.080ns (37.915%)  route 0.131ns (62.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.777ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.374ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.211ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.814ns (routing 0.453ns, distribution 2.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_brespFifo_va_rl_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 f  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_brespFifo_va_rl_reg/Q
                         net (fo=4, unplaced)         0.101     5.858    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X108Y235                                                    f  static         <hidden>
    SLICE_X108Y235       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     5.880 r  static         <hidden>
                         net (fo=1, routed)           0.030     5.910    static         <hidden>
    SLICE_X108Y235       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.814     5.777    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X108Y235       FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.028                     
                         inter-SLR compensation       0.374     6.402                     
    SLICE_X108Y235       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     6.462    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.462                     
                         arrival time                           5.910                     
  -------------------------------------------------------------------
                         slack                                 -0.552                     

Slack (VIOLATED) :        -0.549ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/oclSlave_brespFifo_va_rl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.081ns (37.674%)  route 0.134ns (62.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.777ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.375ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.215ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.814ns (routing 0.453ns, distribution 2.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_brespFifo_va_rl_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_brespFifo_va_rl_reg/Q
                         net (fo=4, unplaced)         0.104     5.861    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X108Y235                                                    r  static         <hidden>
    SLICE_X108Y235       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     5.884 r  static         <hidden>
                         net (fo=1, routed)           0.030     5.914    static         <hidden>
    SLICE_X108Y235       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.814     5.777    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X108Y235       FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.028                     
                         inter-SLR compensation       0.375     6.403                     
    SLICE_X108Y235       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     6.463    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.463                     
                         arrival time                           5.914                     
  -------------------------------------------------------------------
                         slack                                 -0.549                     

Slack (VIOLATED) :        -0.540ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_va_rl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.080ns (35.556%)  route 0.145ns (64.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.777ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.376ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.225ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.814ns (routing 0.453ns, distribution 2.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_va_rl_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 f  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_va_rl_reg/Q
                         net (fo=37, unplaced)        0.119     5.876    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X108Y235                                                    f  static         <hidden>
    SLICE_X108Y235       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.022     5.898 r  static         <hidden>
                         net (fo=1, routed)           0.026     5.924    static         <hidden>
    SLICE_X108Y235       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.814     5.777    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X108Y235       FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.028                     
                         inter-SLR compensation       0.376     6.404                     
    SLICE_X108Y235       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.464    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.464                     
                         arrival time                           5.924                     
  -------------------------------------------------------------------
                         slack                                 -0.540                     

Slack (VIOLATED) :        -0.533ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_va_rl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.080ns (34.188%)  route 0.154ns (65.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.777ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.378ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.234ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.814ns (routing 0.453ns, distribution 2.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_va_rl_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_va_rl_reg/Q
                         net (fo=37, unplaced)        0.119     5.876    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X108Y235                                                    r  static         <hidden>
    SLICE_X108Y235       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     5.898 r  static         <hidden>
                         net (fo=1, routed)           0.035     5.933    static         <hidden>
    SLICE_X108Y235       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.814     5.777    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X108Y235       FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.028                     
                         inter-SLR compensation       0.378     6.406                     
    SLICE_X108Y235       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     6.466    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.466                     
                         arrival time                           5.933                     
  -------------------------------------------------------------------
                         slack                                 -0.533                     

Slack (VIOLATED) :        -0.520ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.092ns (36.221%)  route 0.162ns (63.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.779ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.381ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.254ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.816ns (routing 0.453ns, distribution 2.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[34]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[34]/Q
                         net (fo=1, unplaced)         0.089     5.846    reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl[34]
                                                                      r  reconfigurable WRAPPER_INST/CL/awsF1Top/ocl_sh_rdata[17]_INST_0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.034     5.880 r  reconfigurable WRAPPER_INST/CL/awsF1Top/ocl_sh_rdata[17]_INST_0/O
                         net (fo=1, unplaced)         0.073     5.953    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y204       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.816     5.779    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X111Y204       FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.030                     
                         inter-SLR compensation       0.381     6.411                     
    SLICE_X111Y204       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.473    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.473                     
                         arrival time                           5.953                     
  -------------------------------------------------------------------
                         slack                                 -0.520                     

Slack (VIOLATED) :        -0.520ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.081ns (30.337%)  route 0.186ns (69.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.791ns
    Source Clock Delay      (SCD):    5.699ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Inter-SLR Compensation: 0.382ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    5.699ns
    Data Path Delay         (DPD):    0.267ns
    Common Clock Delay      (CCD):    3.416ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 2.828ns (routing 0.453ns, distribution 2.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.283     5.699    boundary       WRAPPER_INST/CL/awsF1Top/clk_main_a0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.058     5.757 r  reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl_reg[17]/Q
                         net (fo=1, unplaced)         0.089     5.846    reconfigurable WRAPPER_INST/CL/awsF1Top/oclSlave_rdataFifo_da_rl[17]
                                                                      r  reconfigurable WRAPPER_INST/CL/awsF1Top/ocl_sh_rdata[0]_INST_0/I1
                         LUT2 (Prop_LUT2_I1_O)        0.023     5.869 r  reconfigurable WRAPPER_INST/CL/awsF1Top/ocl_sh_rdata[0]_INST_0/O
                         net (fo=1, unplaced)         0.097     5.966    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X110Y225       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=49313, routed)       2.828     5.791    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X110Y225       FDRE                                         r  static         <hidden>
                         clock pessimism              0.251     6.042                     
                         inter-SLR compensation       0.382     6.424                     
    SLICE_X110Y225       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     6.485    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -6.486                     
                         arrival time                           5.966                     
  -------------------------------------------------------------------
                         slack                                 -0.520                     

Slack (VIOLATED) :        -0.098ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.086ns (92.473%)  route 0.007ns (7.527%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     3.070    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.047     3.117 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[0]
                         net (fo=1, unplaced)         0.007     3.124    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]/C
                         clock pessimism              0.222     3.176                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.222    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.222                     
                         arrival time                           3.124                     
  -------------------------------------------------------------------
                         slack                                 -0.098                     

Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.088ns (92.632%)  route 0.007ns (7.368%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     3.070    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.049     3.119 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[2]
                         net (fo=1, unplaced)         0.007     3.126    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[3]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]/C
                         clock pessimism              0.222     3.176                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.222    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.222                     
                         arrival time                           3.126                     
  -------------------------------------------------------------------
                         slack                                 -0.096                     

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.097ns (93.269%)  route 0.007ns (6.731%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     3.070    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.058     3.128 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[1]
                         net (fo=1, unplaced)         0.007     3.135    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]/C
                         clock pessimism              0.222     3.176                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.222    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.222                     
                         arrival time                           3.135                     
  -------------------------------------------------------------------
                         slack                                 -0.087                     

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.103ns (93.637%)  route 0.007ns (6.364%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     3.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[32]/Q
                         net (fo=1, unplaced)         0.000     3.070    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg_n_0_[32]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.064     3.134 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry/O[3]
                         net (fo=1, unplaced)         0.007     3.141    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[4]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]/C
                         clock pessimism              0.222     3.176                     
                         FDRE (Hold_FDRE_C_D)         0.046     3.222    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.222                     
                         arrival time                           3.141                     
  -------------------------------------------------------------------
                         slack                                 -0.081                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.069 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=132, unplaced)       0.093     3.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.222     3.176                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.238    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                         -3.238                     
                         arrival time                           3.162                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.069 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=132, unplaced)       0.093     3.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.222     3.176                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.238    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.238                     
                         arrival time                           3.162                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.069 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=132, unplaced)       0.093     3.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.222     3.176                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.238    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                         -3.238                     
                         arrival time                           3.162                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.069 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=132, unplaced)       0.093     3.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.222     3.176                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.238    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.238                     
                         arrival time                           3.162                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.069 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=132, unplaced)       0.093     3.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.222     3.176                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.238    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                         -3.238                     
                         arrival time                           3.162                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.128     1.900    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.917 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.114     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.069 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[1]/Q
                         net (fo=132, unplaced)       0.093     3.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT6)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, unplaced)         0.143     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.695 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
                         net (fo=3015, unplaced)      1.259     2.954    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.222     3.176                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     3.238    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.238                     
                         arrival time                           3.162                     
  -------------------------------------------------------------------
                         slack                                 -0.076                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, unplaced)         0.052     1.632    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.655 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, unplaced)         0.016     1.671    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.671                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.062ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, unplaced)         0.052     1.632    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     1.655 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, unplaced)         0.016     1.671    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.671                     
  -------------------------------------------------------------------
                         slack                                 -0.062                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async[0]
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.141     1.687                     
                         FDPE (Hold_FDPE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_async[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, unplaced)         0.096     1.676    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.676                     
  -------------------------------------------------------------------
                         slack                                 -0.057                     

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, unplaced)         0.060     1.640    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.023     1.663 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, unplaced)         0.016     1.679    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst0[2]
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.141     1.687                     
                         FDRE (Hold_FDRE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.679                     
  -------------------------------------------------------------------
                         slack                                 -0.054                     

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, unplaced)         0.064     1.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.023     1.667 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, unplaced)         0.016     1.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.141     1.687                     
                         FDSE (Hold_FDSE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.683                     
  -------------------------------------------------------------------
                         slack                                 -0.050                     

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.580 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, unplaced)         0.064     1.644    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.023     1.667 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, unplaced)         0.016     1.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
                         net (fo=17, unplaced)        1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
                         FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.141     1.687                     
                         FDSE (Hold_FDSE_C_D)         0.046     1.733    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.733                     
                         arrival time                           1.683                     
  -------------------------------------------------------------------
                         slack                                 -0.050                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.453     5.976                     
                         FDCE (Remov_FDCE_C_CLR)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
                         FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
                         FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.453     5.976                     
                         FDCE (Remov_FDCE_C_CLR)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.058ns (22.656%)  route 0.198ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.523ns
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    -0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.288     5.704    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDPE (Prop_FDPE_C_Q)         0.058     5.762 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, unplaced)         0.198     5.960    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
                         FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
                         net (fo=49313, unplaced)     2.560     5.523    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
                         FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.453     5.976                     
                         FDPE (Remov_FDPE_C_PRE)     -0.032     5.944    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -5.944                     
                         arrival time                           5.960                     
  -------------------------------------------------------------------
                         slack                                  0.016                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA/CLK
                         clock pessimism              0.223     2.022                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.223     2.022                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB/CLK
                         clock pessimism              0.223     2.022                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.223     2.022                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC/CLK
                         clock pessimism              0.223     2.022                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1/CLK
                         clock pessimism              0.223     2.022                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD/CLK
                         clock pessimism              0.223     2.022                     
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_r_reg[3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/ADDRD3
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/ADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/WCLK
                         RAMS32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1/CLK
                         clock pessimism              0.223     2.022                     
                         RAMS32 (Hold_RAMS32_CLK_ADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA/CLK
                         clock pessimism              0.223     2.022                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     0.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.428 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.114     1.542    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.890    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     2.022    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.060 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_addr_cpy_r_reg[0][3]/Q
                         net (fo=8, unplaced)         0.061     2.121    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/ADDRD3
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.147     0.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.569 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         1.259     1.828    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.115     1.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/WCLK
                         RAMD32                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1/CLK
                         clock pessimism              0.223     2.022                     
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.084    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.copies_of_sts_ram[0].RAM32M1/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.084                     
                         arrival time                           2.121                     
  -------------------------------------------------------------------
                         slack                                  0.037                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, unplaced)         0.169     4.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     3.800    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.800                     
                         arrival time                           4.428                     
  -------------------------------------------------------------------
                         slack                                  0.628                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     4.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     3.795    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.795                     
                         arrival time                           4.430                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     4.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     3.795    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.795                     
                         arrival time                           4.430                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     4.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     3.795    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.795                     
                         arrival time                           4.430                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     4.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     3.795    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.795                     
                         arrival time                           4.430                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     4.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     3.795    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.795                     
                         arrival time                           4.430                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, unplaced)         0.171     4.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     3.795    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.795                     
                         arrival time                           4.430                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, unplaced)         0.170     4.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.216     3.789    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.789                     
                         arrival time                           4.429                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.058ns (25.439%)  route 0.170ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, unplaced)         0.170     4.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     2.817 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     2.935 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.447     3.382                     
                         clock uncertainty            0.191     3.573                     
                         BITSLICE_CONTROL (Hold_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.216     3.789    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.789                     
                         arrival time                           4.429                     
  -------------------------------------------------------------------
                         slack                                  0.640                     

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][131]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][131]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][131]/Q
                         net (fo=1, unplaced)         0.246     4.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X1Y659
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     2.806 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     2.915 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     3.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     3.140    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y659
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.447     3.587                     
                         clock uncertainty            0.191     3.778                     
    BITSLICE_RX_TX_X1Y659
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.067     3.845    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.845                     
                         arrival time                           4.505                     
  -------------------------------------------------------------------
                         slack                                  0.660                     

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][130]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.058ns (18.831%)  route 0.250ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][130]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][130]/Q
                         net (fo=1, unplaced)         0.250     4.509    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[2]
    BITSLICE_RX_TX_X1Y659
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     2.806 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     2.915 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     3.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     3.140    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y659
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.447     3.587                     
                         clock uncertainty            0.191     3.778                     
    BITSLICE_RX_TX_X1Y659
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.069     3.847    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.847                     
                         arrival time                           4.509                     
  -------------------------------------------------------------------
                         slack                                  0.662                     

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][83]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][83]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][83]/Q
                         net (fo=1, unplaced)         0.246     4.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[3]
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     2.806 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     2.915 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     3.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     3.140    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.447     3.587                     
                         clock uncertainty            0.191     3.778                     
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.062     3.840    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.840                     
                         arrival time                           4.505                     
  -------------------------------------------------------------------
                         slack                                  0.665                     

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.058ns (18.831%)  route 0.250ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    4.201ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.247     0.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.439     3.150    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     3.780 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     3.956    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.980 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     4.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/div_clk
                         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][2]/C
  -------------------------------------------------------------------    ----------------------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     4.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][2]/Q
                         net (fo=1, unplaced)         0.250     4.509    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[2]
    BITSLICE_RX_TX_X1Y652
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.822    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.850 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/gen_bufg_backbone.u__bufg_backbone/O
                         net (fo=1, unplaced)         2.584     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.307 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.505    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.533 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=34764, unplaced)     0.221     3.754    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
                         PLLE4_ADV (Prop_PLLE4_ADV_CLKIN_CLKOUTPHY)
                                                     -1.245     2.509 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=7, unplaced)         0.146     2.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     2.806 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     2.915 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         BITSLICE_CONTROL (Prop_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     3.097 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, unplaced)         0.043     3.140    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y652
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.447     3.587                     
                         clock uncertainty            0.191     3.778                     
    BITSLICE_RX_TX_X1Y652
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.062     3.840    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.840                     
                         arrival time                           4.509                     
  -------------------------------------------------------------------
                         slack                                  0.669                     




