  ssbcc
2   generate the memories for the program space, data stack, and return stack -- implement a slow data stack
3   generate the I/O ports
    generate memories for RAM and ROM
    add interrupt handling
    add optional fast version of the data stack
    add a way for users to include a substantial comment in the header of the output processor.
    do VHDL

  core/9x8
    core.v
1     finish the core
1.1   add the instruction name to the opcode table and include that in the generated memory
1.2   debug the core for example/led.s
4     fully debug the core
    asm
      add option to generate ".lst" files with code listing and generated instructions
      implement .constant directive
      implement .abbr directive
      fully process .memory and .variable directives
      add optimizer -- example: "dup push jump drop" ==> "push jump nop"
    add VHDL core
