Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 44e8ebb0863341bb9e6f0dc7ba84912c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'pix_data' [C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'pix_data' [C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/top_hdmi.v:54]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'row_addr' [C:/FPGA_Learning_Journey/Pro/CNN___/src/front_show.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pingpang' [C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v:254]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'data_wr' [C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v:258]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'wr_b_addr' [C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v:259]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'data_rd' [C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v:265]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'rd_b_addr' [C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v:266]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ddr3_dm' [C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v:290]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'din' [C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ctrl.v:295]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'dout' [C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ctrl.v:317]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'ddr3_dm' [C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ddr_top.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 's_axi_awaddr' [C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ddr_top.v:287]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 's_axi_araddr' [C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ddr_top.v:310]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ddr_top.v:314]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 16 for port 'data_length' [C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/eth_udp_send.v:79]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 13 for port 'rd_data_count' [C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/eth_udp_send.v:101]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights_bram.v:41]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights_bram.v:56]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights_bram.v:70]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights_bram.v:84]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'addra' [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights_bram.v:98]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'addra' [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights2_bram.v:13]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'addra' [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights2_bram.v:28]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 26 for port 'bcd' [C:/FPGA_Learning_Journey/Pro/CNN___/src/seg_led/seg_led.v:50]
WARNING: [VRFC 10-5021] port 'ov5640_pclk' is not connected on this instance [C:/FPGA_Learning_Journey/Pro/CNN___/src/top_tb.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFG
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module xil_defaultlib.vga_timing_ctrl
Compiling module xil_defaultlib.encode
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.par2ser
Compiling module xil_defaultlib.hdmi_ctrl
Compiling module xil_defaultlib.top_hdmi
Compiling module xil_defaultlib.i2c_ctrl(DEVICE_ADDR=7'b0111100,...
Compiling module xil_defaultlib.ov5640_cfg_default
Compiling module xil_defaultlib.ov5640_data
Compiling module xil_defaultlib.ov5640_top
Compiling module xil_defaultlib.rgb2gray
Compiling module xil_defaultlib.strem_encode
Compiling module xil_defaultlib.digit_rom_64x32
Compiling module xil_defaultlib.front_show
Compiling module xil_defaultlib.video_stream_process(H_PIXEL=24'...
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.wr_fifo_xpm_cdc_gray__parameteri...
Compiling module xil_defaultlib.wr_fifo_xpm_cdc_gray
Compiling module xil_defaultlib.wr_fifo_clk_x_pntrs
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.wr_fifo_rd_fwft
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.wr_fifo_rd_dc_as
Compiling module xil_defaultlib.wr_fifo_compare
Compiling module xil_defaultlib.wr_fifo_compare_2
Compiling module xil_defaultlib.wr_fifo_rd_status_flags_as
Compiling module xil_defaultlib.wr_fifo_rd_bin_cntr
Compiling module xil_defaultlib.wr_fifo_rd_logic
Compiling module xil_defaultlib.wr_fifo_wr_dc_as
Compiling module xil_defaultlib.wr_fifo_compare__parameterized0
Compiling module xil_defaultlib.wr_fifo_compare__parameterized0_...
Compiling module xil_defaultlib.wr_fifo_compare__parameterized0_...
Compiling module xil_defaultlib.wr_fifo_wr_status_flags_as
Compiling module xil_defaultlib.wr_fifo_wr_bin_cntr
Compiling module xil_defaultlib.wr_fifo_wr_logic
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.wr_fifo_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.wr_fifo_blk_mem_gen_prim_width
Compiling module xil_defaultlib.wr_fifo_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.wr_fifo_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.wr_fifo_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.wr_fifo_blk_mem_gen_top
Compiling module xil_defaultlib.wr_fifo_blk_mem_gen_v8_4_4_synth
Compiling module xil_defaultlib.wr_fifo_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.wr_fifo_memory
Compiling module xil_defaultlib.wr_fifo_reset_blk_ramfifo
Compiling module xil_defaultlib.wr_fifo_fifo_generator_ramfifo
Compiling module xil_defaultlib.wr_fifo_fifo_generator_top
Compiling module xil_defaultlib.wr_fifo_fifo_generator_v13_2_5_s...
Compiling module xil_defaultlib.wr_fifo_fifo_generator_v13_2_5
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.rd_fifo_xpm_cdc_gray__parameteri...
Compiling module xil_defaultlib.rd_fifo_xpm_cdc_gray
Compiling module xil_defaultlib.rd_fifo_clk_x_pntrs
Compiling module xil_defaultlib.rd_fifo_rd_fwft
Compiling module xil_defaultlib.rd_fifo_rd_dc_as
Compiling module xil_defaultlib.rd_fifo_compare
Compiling module xil_defaultlib.rd_fifo_compare_2
Compiling module xil_defaultlib.rd_fifo_rd_status_flags_as
Compiling module xil_defaultlib.rd_fifo_rd_bin_cntr
Compiling module xil_defaultlib.rd_fifo_rd_logic
Compiling module xil_defaultlib.rd_fifo_wr_dc_as
Compiling module xil_defaultlib.rd_fifo_compare__parameterized0
Compiling module xil_defaultlib.rd_fifo_compare__parameterized0_...
Compiling module xil_defaultlib.rd_fifo_compare__parameterized0_...
Compiling module xil_defaultlib.rd_fifo_wr_status_flags_as
Compiling module xil_defaultlib.rd_fifo_wr_bin_cntr
Compiling module xil_defaultlib.rd_fifo_wr_logic
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.rd_fifo_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.rd_fifo_blk_mem_gen_prim_width
Compiling module xil_defaultlib.rd_fifo_blk_mem_gen_prim_wrapper...
Compiling module xil_defaultlib.rd_fifo_blk_mem_gen_prim_width__...
Compiling module xil_defaultlib.rd_fifo_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.rd_fifo_blk_mem_gen_top
Compiling module xil_defaultlib.rd_fifo_blk_mem_gen_v8_4_4_synth
Compiling module xil_defaultlib.rd_fifo_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.rd_fifo_memory
Compiling module xil_defaultlib.rd_fifo_reset_blk_ramfifo
Compiling module xil_defaultlib.rd_fifo_fifo_generator_ramfifo
Compiling module xil_defaultlib.rd_fifo_fifo_generator_top
Compiling module xil_defaultlib.rd_fifo_fifo_generator_v13_2_5_s...
Compiling module xil_defaultlib.rd_fifo_fifo_generator_v13_2_5
Compiling module xil_defaultlib.rd_fifo
Compiling module xil_defaultlib.axi_ctrl(DDR_WR_LEN=8,DDR_RD_LEN...
Compiling module xil_defaultlib.axi_master_write
Compiling module xil_defaultlib.axi_master_read
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_tempmon
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_clk_ibu...
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.PLLE2_ADV(COMPENSATION="INTERNAL...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_infrast...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_iodelay...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_cal...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE_default
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_of_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_of_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_of_...
Compiling module unisims_ver.OSERDESE2(INIT_TQ=1'b1,SRVAL_TQ=...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_byt...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_of_...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,FINE...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_byt...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_byt...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_of_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_byt...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_byt...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_if_...
Compiling module unisims_ver.IN_FIFO(ARRAY_MODE="ARRAY_MODE_4...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_of_...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_byt...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_byt...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_if_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_of_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_byt...
Compiling module unisims_ver.PHASER_REF
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ddr_phy...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_round_r...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_round_r...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_round_r...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_arb_row...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_arb_sel...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_arb_mux
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_co...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_qu...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_st...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_cn...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_co...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_qu...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_st...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_cn...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_co...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_qu...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_st...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_cn...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_co...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_qu...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_st...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_cn...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_co...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_bank_ma...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_col_mac...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_rank_cn...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_round_r...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_rank_co...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_rank_ma...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_mc
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_mem_int...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc_...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_axi_mc
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ui_cmd
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ui_rd_d...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ui_wr_d...
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_ui_top
Compiling module xil_defaultlib.axi_ddr_mig_7series_v4_2_memc_ui...
Compiling module xil_defaultlib.axi_ddr_axi_ddr_mig
Compiling module xil_defaultlib.axi_ddr
Compiling module xil_defaultlib.axi_ddr_top(DDR_WR_LEN=8,DDR_RD_...
Compiling module xil_defaultlib.ip_checksum
Compiling module xil_defaultlib.CRC32_d8
Compiling module xil_defaultlib.eth_udp_tx_gmii
Compiling module xil_defaultlib.eth_dcfifo_xpm_cdc_gray__paramet...
Compiling module xil_defaultlib.eth_dcfifo_xpm_cdc_gray
Compiling module xil_defaultlib.eth_dcfifo_clk_x_pntrs
Compiling module xil_defaultlib.eth_dcfifo_rd_fwft
Compiling module xil_defaultlib.eth_dcfifo_rd_dc_as
Compiling module xil_defaultlib.eth_dcfifo_compare
Compiling module xil_defaultlib.eth_dcfifo_compare_2
Compiling module xil_defaultlib.eth_dcfifo_rd_status_flags_as
Compiling module xil_defaultlib.eth_dcfifo_rd_bin_cntr
Compiling module xil_defaultlib.eth_dcfifo_rd_logic
Compiling module xil_defaultlib.eth_dcfifo_wr_dc_as
Compiling module xil_defaultlib.eth_dcfifo_compare__parameterize...
Compiling module xil_defaultlib.eth_dcfifo_compare__parameterize...
Compiling module xil_defaultlib.eth_dcfifo_wr_status_flags_as
Compiling module xil_defaultlib.eth_dcfifo_wr_bin_cntr
Compiling module xil_defaultlib.eth_dcfifo_wr_logic
Compiling module xil_defaultlib.eth_dcfifo_bindec
Compiling module xil_defaultlib.eth_dcfifo_bindec_0
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_mux__para...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_top
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_v8_4_4_sy...
Compiling module xil_defaultlib.eth_dcfifo_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.eth_dcfifo_memory
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.eth_dcfifo_xpm_cdc_async_rst
Compiling module xil_defaultlib.eth_dcfifo_xpm_cdc_single
Compiling module xil_defaultlib.eth_dcfifo_xpm_cdc_single__2
Compiling module xil_defaultlib.eth_dcfifo_xpm_cdc_async_rst__1
Compiling module xil_defaultlib.eth_dcfifo_reset_blk_ramfifo
Compiling module xil_defaultlib.eth_dcfifo_fifo_generator_ramfif...
Compiling module xil_defaultlib.eth_dcfifo_fifo_generator_top
Compiling module xil_defaultlib.eth_dcfifo_fifo_generator_v13_2_...
Compiling module xil_defaultlib.eth_dcfifo_fifo_generator_v13_2_...
Compiling module xil_defaultlib.eth_dcfifo
Compiling module xil_defaultlib.gmii_to_rgmii_default
Compiling module xil_defaultlib.eth_udp_send
Compiling module xil_defaultlib.buf_fifo_xpm_cdc_gray
Compiling module xil_defaultlib.buf_fifo_xpm_cdc_gray__2
Compiling module xil_defaultlib.buf_fifo_clk_x_pntrs
Compiling module xil_defaultlib.buf_fifo_rd_dc_as
Compiling module xil_defaultlib.buf_fifo_compare_1
Compiling module xil_defaultlib.buf_fifo_compare_2
Compiling module xil_defaultlib.buf_fifo_rd_status_flags_as
Compiling module xil_defaultlib.buf_fifo_rd_bin_cntr
Compiling module xil_defaultlib.buf_fifo_rd_logic
Compiling module xil_defaultlib.buf_fifo_compare
Compiling module xil_defaultlib.buf_fifo_compare_0
Compiling module xil_defaultlib.buf_fifo_wr_status_flags_as
Compiling module xil_defaultlib.buf_fifo_wr_bin_cntr
Compiling module xil_defaultlib.buf_fifo_wr_logic
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.buf_fifo_dmem
Compiling module xil_defaultlib.buf_fifo_memory
Compiling module xil_defaultlib.buf_fifo_fifo_generator_ramfifo
Compiling module xil_defaultlib.buf_fifo_fifo_generator_top
Compiling module xil_defaultlib.buf_fifo_fifo_generator_v13_2_5_...
Compiling module xil_defaultlib.buf_fifo_fifo_generator_v13_2_5
Compiling module xil_defaultlib.buf_fifo
Compiling module xil_defaultlib.uint32_to_float_floating_point_v...
Compiling module xil_defaultlib.uint32_to_float
Compiling module xil_defaultlib.float_div_floating_point_v7_1_9
Compiling module xil_defaultlib.float_div
Compiling module xil_defaultlib.float_to_q6_10_floating_point_v7...
Compiling module xil_defaultlib.float_to_q6_10
Compiling module xil_defaultlib.pretreatment
Compiling module xil_defaultlib.fcnn_fifo_updn_cntr
Compiling module xil_defaultlib.fcnn_fifo_dc_ss
Compiling module xil_defaultlib.fcnn_fifo_compare_1
Compiling module xil_defaultlib.fcnn_fifo_compare_2
Compiling module xil_defaultlib.fcnn_fifo_rd_status_flags_ss
Compiling module xil_defaultlib.fcnn_fifo_rd_bin_cntr
Compiling module xil_defaultlib.fcnn_fifo_rd_logic
Compiling module xil_defaultlib.fcnn_fifo_compare
Compiling module xil_defaultlib.fcnn_fifo_compare_0
Compiling module xil_defaultlib.fcnn_fifo_wr_status_flags_ss
Compiling module xil_defaultlib.fcnn_fifo_wr_bin_cntr
Compiling module xil_defaultlib.fcnn_fifo_wr_logic
Compiling module xil_defaultlib.fcnn_fifo_dmem
Compiling module xil_defaultlib.fcnn_fifo_memory
Compiling module xil_defaultlib.fcnn_fifo_fifo_generator_ramfifo
Compiling module xil_defaultlib.fcnn_fifo_fifo_generator_top
Compiling module xil_defaultlib.fcnn_fifo_fifo_generator_v13_2_5...
Compiling module xil_defaultlib.fcnn_fifo_fifo_generator_v13_2_5
Compiling module xil_defaultlib.fcnn_fifo
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_mult_gen_v12_0_16
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.mac_q6_10
Compiling module xil_defaultlib.mac_res_fifo_updn_cntr
Compiling module xil_defaultlib.mac_res_fifo_dc_ss
Compiling module xil_defaultlib.mac_res_fifo_rd_status_flags_ss
Compiling module xil_defaultlib.mac_res_fifo_rd_bin_cntr
Compiling module xil_defaultlib.mac_res_fifo_rd_logic
Compiling module xil_defaultlib.mac_res_fifo_wr_status_flags_ss
Compiling module xil_defaultlib.mac_res_fifo_wr_bin_cntr
Compiling module xil_defaultlib.mac_res_fifo_wr_logic
Compiling module xil_defaultlib.mac_res_fifo_dmem
Compiling module xil_defaultlib.mac_res_fifo_memory
Compiling module xil_defaultlib.mac_res_fifo_fifo_generator_ramf...
Compiling module xil_defaultlib.mac_res_fifo_fifo_generator_top
Compiling module xil_defaultlib.mac_res_fifo_fifo_generator_v13_...
Compiling module xil_defaultlib.mac_res_fifo_fifo_generator_v13_...
Compiling module xil_defaultlib.mac_res_fifo
Compiling module xil_defaultlib.weight1_bram_0_bindec
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1101000000...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1111000001...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101000...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1010110001...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b110001010...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b110010001...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b110111111...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100001101...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_gener...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_top
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_0_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_0
Compiling module xil_defaultlib.weight1_bram_1_bindec
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100101...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1000100000...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011001110...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111111...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100010000...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100000110...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b110000111...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b111001000...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_gener...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_top
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_1_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_1
Compiling module xil_defaultlib.weight1_bram_2_bindec
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1101001010...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1010110100...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100111111...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b110101000...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100100...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100011000...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_gener...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_top
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_2_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_2
Compiling module xil_defaultlib.weight1_bram_3_bindec
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110000110...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100101...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011110...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100101...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b110111111...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010111101...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011101101...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_gener...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_top
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_3_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_3
Compiling module xil_defaultlib.weight1_bram_4_bindec
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100001111...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100110111...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010111...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1001101110...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b011000101...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100001010...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010100010...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b111100110...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_gener...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_top
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_4_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight1_bram_4
Compiling module xil_defaultlib.neural_weights1_bram
Compiling module xil_defaultlib.MatrixMultiplier
Compiling module xil_defaultlib.Relu
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.weight2_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight2_bram_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight2_bram_0_blk_mem_gen_gener...
Compiling module xil_defaultlib.weight2_bram_0_blk_mem_gen_top
Compiling module xil_defaultlib.weight2_bram_0_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight2_bram_0_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight2_bram_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100001111...
Compiling module xil_defaultlib.weight2_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight2_bram_1_blk_mem_gen_prim_...
Compiling module xil_defaultlib.weight2_bram_1_blk_mem_gen_gener...
Compiling module xil_defaultlib.weight2_bram_1_blk_mem_gen_top
Compiling module xil_defaultlib.weight2_bram_1_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight2_bram_1_blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.weight2_bram_1
Compiling module xil_defaultlib.neural_weights2_bram
Compiling module xil_defaultlib.MatrixMultiplier_100_10_default
Compiling module xil_defaultlib.fixed_to_float_floating_point_v7...
Compiling module xil_defaultlib.fixed_to_float
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,INMODEREG...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.exp_floating_point_v7_1_9
Compiling module xil_defaultlib.exp
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.float_accum_floating_point_v7_1_...
Compiling module xil_defaultlib.float_accum
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module unisims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,A_I...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.float_mult_floating_point_v7_1_9
Compiling module xil_defaultlib.float_mult
Compiling module xil_defaultlib.float_to_int8_floating_point_v7_...
Compiling module xil_defaultlib.float_to_int8
Compiling module xil_defaultlib.Softmax
Compiling module xil_defaultlib.fcnn_top
Compiling module xil_defaultlib.max_prob_finder
Compiling module xil_defaultlib.bin_2_bcd
Compiling module xil_defaultlib.seg_led_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
