Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Wed Oct 29 10:30:37 2025
| Host         : Alex running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sseg_x4_top_timing_summary_routed.rpt -pb sseg_x4_top_timing_summary_routed.pb -rpx sseg_x4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sseg_x4_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U1/reg_count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.622        0.000                      0                   17        0.308        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.622        0.000                      0                   17        0.308        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.592ns (65.772%)  route 0.828ns (34.228%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  U1/reg_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    U1/reg_count_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  U1/reg_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    U1/reg_count_reg[12]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.560 r  U1/reg_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.560    U1/reg_count_reg[16]_i_1_n_7
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    14.848    U1/clk
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109    15.182    U1/reg_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.579ns (65.588%)  route 0.828ns (34.412%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  U1/reg_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    U1/reg_count_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.547 r  U1/reg_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.547    U1/reg_count_reg[12]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[13]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    U1/reg_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.571ns (65.473%)  route 0.828ns (34.527%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  U1/reg_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    U1/reg_count_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.539 r  U1/reg_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.539    U1/reg_count_reg[12]_i_1_n_4
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[15]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    U1/reg_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.495ns (64.343%)  route 0.828ns (35.657%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  U1/reg_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    U1/reg_count_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.463 r  U1/reg_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.463    U1/reg_count_reg[12]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[14]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    U1/reg_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.475ns (64.034%)  route 0.828ns (35.966%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  U1/reg_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    U1/reg_count_reg[8]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.443 r  U1/reg_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.443    U1/reg_count_reg[12]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[12]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.180    U1/reg_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.462ns (63.830%)  route 0.828ns (36.170%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.430 r  U1/reg_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.430    U1/reg_count_reg[8]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[9]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    U1/reg_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.454ns (63.703%)  route 0.828ns (36.297%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.422 r  U1/reg_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.422    U1/reg_count_reg[8]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    U1/reg_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 1.378ns (62.453%)  route 0.828ns (37.547%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  U1/reg_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.346    U1/reg_count_reg[8]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    U1/reg_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 1.358ns (62.109%)  route 0.828ns (37.891%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  U1/reg_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.107    U1/reg_count_reg[4]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  U1/reg_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.326    U1/reg_count_reg[8]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[8]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.179    U1/reg_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  7.853    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 U1/reg_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 1.345ns (61.883%)  route 0.828ns (38.117%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.618     5.139    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U1/reg_count_reg[2]/Q
                         net (fo=1, routed)           0.819     6.477    U1/reg_count_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.981 r  U1/reg_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.990    U1/reg_count_reg[0]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.313 r  U1/reg_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.313    U1/reg_count_reg[4]_i_1_n_6
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    U1/clk
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.177    U1/reg_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  7.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  U1/reg_count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    U1/reg_count_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  U1/reg_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    U1/reg_count[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  U1/reg_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    U1/reg_count_reg[0]_i_1_n_7
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    U1/reg_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.279ns (58.615%)  route 0.197ns (41.385%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    U1/clk
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/reg_count_reg[16]/Q
                         net (fo=4, routed)           0.197     1.829    U1/out[0]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  U1/reg_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    U1/reg_count_reg[16]_i_1_n_7
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.981    U1/clk
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    U1/reg_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  U1/reg_count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    U1/reg_count_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  U1/reg_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    U1/reg_count[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.942 r  U1/reg_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    U1/reg_count_reg[0]_i_1_n_6
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    U1/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/reg_count_reg[12]/Q
                         net (fo=1, routed)           0.199     1.831    U1/reg_count_reg_n_0_[12]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  U1/reg_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    U1/reg_count_reg[12]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.980    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    U1/reg_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  U1/reg_count_reg[8]/Q
                         net (fo=1, routed)           0.199     1.829    U1/reg_count_reg_n_0_[8]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  U1/reg_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    U1/reg_count_reg[8]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    U1/reg_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.314ns (61.217%)  route 0.199ns (38.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/reg_count_reg[12]/Q
                         net (fo=1, routed)           0.199     1.831    U1/reg_count_reg_n_0_[12]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.981 r  U1/reg_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    U1/reg_count_reg[12]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.980    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[13]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    U1/reg_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.314ns (61.217%)  route 0.199ns (38.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  U1/reg_count_reg[8]/Q
                         net (fo=1, routed)           0.199     1.829    U1/reg_count_reg_n_0_[8]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.979 r  U1/reg_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    U1/reg_count_reg[8]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[9]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    U1/reg_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.354ns (68.458%)  route 0.163ns (31.542%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  U1/reg_count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    U1/reg_count_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  U1/reg_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    U1/reg_count[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.982 r  U1/reg_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    U1/reg_count_reg[0]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    U1/reg_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.279ns (52.091%)  route 0.257ns (47.909%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    U1/clk
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  U1/reg_count_reg[4]/Q
                         net (fo=1, routed)           0.257     1.886    U1/reg_count_reg_n_0_[4]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.001 r  U1/reg_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    U1/reg_count_reg[4]_i_1_n_7
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    U1/reg_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 U1/reg_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/reg_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.374ns (69.633%)  route 0.163ns (30.367%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  U1/reg_count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.792    U1/reg_count_reg_n_0_[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  U1/reg_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    U1/reg_count[0]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     2.002 r  U1/reg_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.002    U1/reg_count_reg[0]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    U1/reg_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   U1/reg_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   U1/reg_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   U1/reg_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   U1/reg_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   U1/reg_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   U1/reg_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   U1/reg_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   U1/reg_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   U1/reg_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   U1/reg_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   U1/reg_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   U1/reg_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   U1/reg_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   U1/reg_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   U1/reg_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U1/reg_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U1/reg_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U1/reg_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U1/reg_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   U1/reg_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   U1/reg_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   U1/reg_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   U1/reg_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   U1/reg_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   U1/reg_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U1/reg_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U1/reg_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U1/reg_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U1/reg_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.708ns  (logic 5.451ns (46.561%)  route 6.257ns (53.439%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           3.705     5.171    U2/sw_IBUF[5]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.295 r  U2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     6.131    U2/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.154     6.285 r  U2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.001    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.708 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.708    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.702ns  (logic 5.448ns (46.553%)  route 6.254ns (53.447%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.613     5.072    U2/sw_IBUF[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.196 r  U2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     6.030    U2/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     6.182 r  U2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     7.989    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.702 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.702    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.630ns  (logic 5.234ns (45.005%)  route 6.396ns (54.995%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           3.705     5.171    U2/sw_IBUF[5]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.295 f  U2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     6.131    U2/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.255 r  U2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.855     8.110    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.630 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.630    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.590ns  (logic 5.478ns (47.269%)  route 6.112ns (52.731%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.613     5.072    U2/sw_IBUF[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.196 r  U2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     6.032    U2/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     6.184 r  U2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.846    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.590 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.590    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.582ns  (logic 5.230ns (45.157%)  route 6.352ns (54.843%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.495     4.945    U2/sw_IBUF[4]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.069 r  U2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.748     5.818    U2/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.942 r  U2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     8.051    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.582 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.582    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.489ns  (logic 5.236ns (45.573%)  route 6.253ns (54.427%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.613     5.072    U2/sw_IBUF[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.196 r  U2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     6.030    U2/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.154 r  U2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.960    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.489 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.489    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.358ns  (logic 5.242ns (46.151%)  route 6.116ns (53.849%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.613     5.072    U2/sw_IBUF[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.196 r  U2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     6.032    U2/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.156 r  U2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.823    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.358 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.358    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.072ns  (logic 4.321ns (47.625%)  route 4.751ns (52.375%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U2/count_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    U2/count[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.297 r  U2/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.062     5.359    JA_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         3.713     9.072 r  JA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.072    JA[4]
    H1                                                                r  JA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 4.300ns (47.969%)  route 4.664ns (52.031%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U2/count_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    U2/count[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.298 r  U2/an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.974     5.272    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.692     8.964 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.964    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.329ns (50.147%)  route 4.304ns (49.853%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/count_reg[1]/Q
                         net (fo=9, routed)           0.890     1.346    U2/count[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.154     1.500 r  U2/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.414     4.914    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.719     8.633 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.633    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.149%)  route 0.289ns (60.851%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[0]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/count_reg[0]/Q
                         net (fo=10, routed)          0.173     0.314    U2/count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  U2/count[1]_i_1/O
                         net (fo=1, routed)           0.116     0.475    U2/p_0_in[1]
    SLICE_X65Y27         FDCE                                         r  U2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.186ns (37.372%)  route 0.312ns (62.628%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[0]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/count_reg[0]/Q
                         net (fo=10, routed)          0.196     0.337    U2/count[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  U2/count[0]_i_1/O
                         net (fo=1, routed)           0.116     0.498    U2/p_0_in[0]
    SLICE_X65Y27         FDCE                                         r  U2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.386ns (72.183%)  route 0.534ns (27.817%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[0]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/count_reg[0]/Q
                         net (fo=10, routed)          0.194     0.335    U2/count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.380 r  U2/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.341     0.720    JA_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.921 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.921    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U2/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 0.210ns (10.539%)  route 1.779ns (89.461%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.779     1.988    U2/AR[0]
    SLICE_X65Y27         FDCE                                         f  U2/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U2/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 0.210ns (10.539%)  route 1.779ns (89.461%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.779     1.988    U2/AR[0]
    SLICE_X65Y27         FDCE                                         f  U2/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.469ns (72.857%)  route 0.547ns (27.143%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[0]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/count_reg[0]/Q
                         net (fo=10, routed)          0.194     0.335    U2/count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.042     0.377 r  U2/an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.354     0.730    JA_OBUF[3]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.016 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.016    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.461ns (70.524%)  route 0.611ns (29.476%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[0]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/count_reg[0]/Q
                         net (fo=10, routed)          0.173     0.314    U2/count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.051     0.365 r  U2/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.438     0.803    JA_OBUF[1]
    U2                   OBUF (Prop_obuf_I_O)         1.269     2.072 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.072    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.462ns (70.423%)  route 0.614ns (29.577%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[0]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/count_reg[0]/Q
                         net (fo=10, routed)          0.196     0.337    U2/count[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.380 r  U2/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.418     0.798    JA_OBUF[4]
    W4                   OBUF (Prop_obuf_I_O)         1.278     2.077 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.077    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.467ns (62.559%)  route 0.878ns (37.441%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/count_reg[1]/Q
                         net (fo=9, routed)           0.323     0.464    U2/count[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.509 r  U2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.218     0.727    U2/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.045     0.772 r  U2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.109    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.345 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.345    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.461ns (61.029%)  route 0.933ns (38.971%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  U2/count_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/count_reg[1]/Q
                         net (fo=9, routed)           0.323     0.464    U2/count[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.509 r  U2/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.218     0.727    U2/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.045     0.772 r  U2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.164    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.394 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.394    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/reg_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 4.023ns (54.042%)  route 3.421ns (45.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    U1/clk
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  U1/reg_count_reg[16]/Q
                         net (fo=4, routed)           3.421     9.084    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.589 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.589    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/reg_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.370ns (56.354%)  route 1.061ns (43.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    U1/clk
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U1/reg_count_reg[16]/Q
                         net (fo=4, routed)           1.061     2.693    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.899 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.899    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 1.441ns (27.467%)  route 3.806ns (72.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.806     5.247    U1/AR[0]
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507     4.848    U1/clk
    SLICE_X64Y28         FDRE                                         r  U1/reg_count_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.441ns (28.043%)  route 3.698ns (71.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.698     5.140    U1/AR[0]
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504     4.845    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.441ns (28.043%)  route 3.698ns (71.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.698     5.140    U1/AR[0]
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504     4.845    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.441ns (28.043%)  route 3.698ns (71.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.698     5.140    U1/AR[0]
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504     4.845    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.441ns (28.043%)  route 3.698ns (71.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.698     5.140    U1/AR[0]
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504     4.845    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.441ns (28.211%)  route 3.668ns (71.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.668     5.109    U1/AR[0]
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505     4.846    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.441ns (28.211%)  route 3.668ns (71.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.668     5.109    U1/AR[0]
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505     4.846    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.441ns (28.211%)  route 3.668ns (71.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.668     5.109    U1/AR[0]
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505     4.846    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.441ns (28.211%)  route 3.668ns (71.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.668     5.109    U1/AR[0]
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505     4.846    U1/clk
    SLICE_X64Y27         FDRE                                         r  U1/reg_count_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.000ns  (logic 1.441ns (28.827%)  route 3.558ns (71.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          3.558     5.000    U1/AR[0]
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502     4.843    U1/clk
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.210ns (11.524%)  route 1.609ns (88.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.609     1.818    U1/AR[0]
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.210ns (11.524%)  route 1.609ns (88.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.609     1.818    U1/AR[0]
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.210ns (11.524%)  route 1.609ns (88.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.609     1.818    U1/AR[0]
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.210ns (11.524%)  route 1.609ns (88.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.609     1.818    U1/AR[0]
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y24         FDRE                                         r  U1/reg_count_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.210ns (10.901%)  route 1.712ns (89.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.712     1.922    U1/AR[0]
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.210ns (10.901%)  route 1.712ns (89.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.712     1.922    U1/AR[0]
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.210ns (10.901%)  route 1.712ns (89.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.712     1.922    U1/AR[0]
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.210ns (10.901%)  route 1.712ns (89.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.712     1.922    U1/AR[0]
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    U1/clk
    SLICE_X64Y25         FDRE                                         r  U1/reg_count_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.210ns (10.599%)  route 1.767ns (89.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.767     1.977    U1/AR[0]
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U1/reg_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.210ns (10.599%)  route 1.767ns (89.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=19, routed)          1.767     1.977    U1/AR[0]
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    U1/clk
    SLICE_X64Y26         FDRE                                         r  U1/reg_count_reg[11]/C





