  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=sobel.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/sobel.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=sobel_testbench.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/sobel_testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=sobel_rgb_axis' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab3/KhanhTran_Lab3/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../sobel_testbench.cpp in debug mode
   Compiling ../../../../sobel.cpp in debug mode
   Generating csim.exe
In file included from ../../../../sobel_testbench.cpp:11:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/ap_axi_sdata.h:15:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/ap_int.h:10:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/hls_half.h:26:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/hls_fpo.h:140:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx_2025/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx_2025/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../sobel.cpp:4:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/ap_int.h:10:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/hls_half.h:26:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/hls_fpo.h:140:
In file included from D:/Xilinx_2025/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx_2025/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx_2025/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Sobel stats: min=0 max=255 mean=53.7832
Wrote 'sobel_out.ppm'. Open with any PPM-capable viewer.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 262144
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.497 seconds; peak allocated memory: 145.172 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 9s
