Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documents\Projet_Perso\Git_Hub_\Intel\DE0_nano_board_projects\NIOS_II_debug\NIOS_II_config\NIOS_II_debug.qsys --synthesis=VHDL --output-directory=D:\Documents\Projet_Perso\Git_Hub_\Intel\DE0_nano_board_projects\NIOS_II_debug\NIOS_II_config\NIOS_II_debug\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading NIOS_II_config/NIOS_II_debug.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding clk_50Mhz [clock_source 18.1]
Progress: Parameterizing module clk_50Mhz
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pi_adc_channel_data_valid [altera_avalon_pio 18.1]
Progress: Parameterizing module pi_adc_channel_data_valid
Progress: Adding pi_adc_data [altera_avalon_pio 18.1]
Progress: Parameterizing module pi_adc_data
Progress: Adding po_adc_cmd [altera_avalon_pio 18.1]
Progress: Parameterizing module po_adc_cmd
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS_II_debug.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOS_II_debug.pi_adc_channel_data_valid: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_II_debug.pi_adc_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_II_debug.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS_II_debug.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: NIOS_II_debug: Generating NIOS_II_debug "NIOS_II_debug" for QUARTUS_SYNTH
Info: CPU: "NIOS_II_debug" instantiated altera_nios2_gen2 "CPU"
Info: jtag_uart: Starting RTL generation for module 'NIOS_II_debug_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_II_debug_jtag_uart --dir=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0002_jtag_uart_gen//NIOS_II_debug_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'NIOS_II_debug_jtag_uart'
Info: jtag_uart: "NIOS_II_debug" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2: Starting RTL generation for module 'NIOS_II_debug_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_II_debug_onchip_memory2 --dir=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0003_onchip_memory2_gen//NIOS_II_debug_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'NIOS_II_debug_onchip_memory2'
Info: onchip_memory2: "NIOS_II_debug" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pi_adc_channel_data_valid: Starting RTL generation for module 'NIOS_II_debug_pi_adc_channel_data_valid'
Info: pi_adc_channel_data_valid:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_II_debug_pi_adc_channel_data_valid --dir=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0004_pi_adc_channel_data_valid_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0004_pi_adc_channel_data_valid_gen//NIOS_II_debug_pi_adc_channel_data_valid_component_configuration.pl  --do_build_sim=0  ]
Info: pi_adc_channel_data_valid: Done RTL generation for module 'NIOS_II_debug_pi_adc_channel_data_valid'
Info: pi_adc_channel_data_valid: "NIOS_II_debug" instantiated altera_avalon_pio "pi_adc_channel_data_valid"
Info: pi_adc_data: Starting RTL generation for module 'NIOS_II_debug_pi_adc_data'
Info: pi_adc_data:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_II_debug_pi_adc_data --dir=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0005_pi_adc_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0005_pi_adc_data_gen//NIOS_II_debug_pi_adc_data_component_configuration.pl  --do_build_sim=0  ]
Info: pi_adc_data: Done RTL generation for module 'NIOS_II_debug_pi_adc_data'
Info: pi_adc_data: "NIOS_II_debug" instantiated altera_avalon_pio "pi_adc_data"
Info: po_adc_cmd: Starting RTL generation for module 'NIOS_II_debug_po_adc_cmd'
Info: po_adc_cmd:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_II_debug_po_adc_cmd --dir=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0006_po_adc_cmd_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0006_po_adc_cmd_gen//NIOS_II_debug_po_adc_cmd_component_configuration.pl  --do_build_sim=0  ]
Info: po_adc_cmd: Done RTL generation for module 'NIOS_II_debug_po_adc_cmd'
Info: po_adc_cmd: "NIOS_II_debug" instantiated altera_avalon_pio "po_adc_cmd"
Info: sysid_qsys: "NIOS_II_debug" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOS_II_debug" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOS_II_debug" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOS_II_debug" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOS_II_debug_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_II_debug_CPU_cpu --dir=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/JorisPC/AppData/Local/Temp/alt8068_741414025043801292.dir/0010_cpu_gen//NIOS_II_debug_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.06.21 11:01:59 (*) Starting Nios II generation
Info: cpu: # 2019.06.21 11:01:59 (*)   Checking for plaintext license.
Info: cpu: # 2019.06.21 11:02:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.06.21 11:02:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.06.21 11:02:00 (*)   Plaintext license not found.
Info: cpu: # 2019.06.21 11:02:00 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.06.21 11:02:00 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.06.21 11:02:00 (*)   Creating all objects for CPU
Info: cpu: # 2019.06.21 11:02:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.06.21 11:02:02 (*)   Creating plain-text RTL
Info: cpu: # 2019.06.21 11:02:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOS_II_debug_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Documents/Projet_Perso/Git_Hub_/Intel/DE0_nano_board_projects/NIOS_II_debug/NIOS_II_config/NIOS_II_debug/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Documents/Projet_Perso/Git_Hub_/Intel/DE0_nano_board_projects/NIOS_II_debug/NIOS_II_config/NIOS_II_debug/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Documents/Projet_Perso/Git_Hub_/Intel/DE0_nano_board_projects/NIOS_II_debug/NIOS_II_config/NIOS_II_debug/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NIOS_II_debug: Done "NIOS_II_debug" with 31 modules, 46 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
