Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/install_location/vivado18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8bbd016b877f4ae6994c0a42f6be2fa2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ROM_320x32_S_I_Q_behav xil_defaultlib.tb_ROM_320x32_S_I_Q xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.ROM_320x32_S_I
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.ROM_320x32_S_Q
Compiling module xil_defaultlib.ROM_S_I_Q
Compiling module xil_defaultlib.tb_ROM_320x32_S_I_Q
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ROM_320x32_S_I_Q_behav
