

================================================================
== Vivado HLS Report for 'max_pool_16_16_s'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.716 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14625|    14625| 0.146 ms | 0.146 ms |  14625|  14625|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    14624|    14624|       914|          -|          -|    16|    no    |
        | + Loop 1.1              |      912|      912|       114|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |      112|      112|        14|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |        4|        4|         2|          -|          -|     2|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    167|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|      62|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      62|    271|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln95_2_fu_278_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln95_fu_230_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln99_2_fu_252_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln99_fu_239_p2    |     +    |      0|  0|  15|           9|           9|
    |c_fu_224_p2           |     +    |      0|  0|  10|           2|           1|
    |m_fu_156_p2           |     +    |      0|  0|  15|           5|           1|
    |r_fu_272_p2           |     +    |      0|  0|  10|           2|           1|
    |x_fu_180_p2           |     +    |      0|  0|  13|           4|           1|
    |y_fu_202_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln89_fu_150_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln90_fu_174_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln91_fu_196_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln93_fu_218_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln94_fu_266_p2   |   icmp   |      0|  0|   9|           2|           3|
    |or_ln95_fu_297_p2     |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 167|          64|          57|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_0_reg_116    |   9|          2|    2|          4|
    |m_0_reg_68     |   9|          2|    5|         10|
    |max_0_reg_103  |   9|          2|    1|          2|
    |max_1_reg_127  |   9|          2|    1|          2|
    |r_0_reg_139    |   9|          2|    2|          4|
    |x_0_reg_80     |   9|          2|    4|          8|
    |y_0_reg_91     |   9|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         22|   20|         46|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln95_reg_355    |  4|   0|    4|          0|
    |ap_CS_fsm           |  7|   0|    7|          0|
    |c_0_reg_116         |  2|   0|    2|          0|
    |c_reg_350           |  2|   0|    2|          0|
    |m_0_reg_68          |  5|   0|    5|          0|
    |m_reg_306           |  5|   0|    5|          0|
    |max_0_reg_103       |  1|   0|    1|          0|
    |max_1_reg_127       |  1|   0|    1|          0|
    |r_0_reg_139         |  2|   0|    2|          0|
    |r_reg_363           |  2|   0|    2|          0|
    |shl_ln95_2_reg_342  |  3|   0|    4|          1|
    |shl_ln95_reg_324    |  3|   0|    4|          1|
    |x_0_reg_80          |  4|   0|    4|          0|
    |x_reg_319           |  4|   0|    4|          0|
    |y_0_reg_91          |  4|   0|    4|          0|
    |y_reg_337           |  4|   0|    4|          0|
    |zext_ln90_reg_311   |  5|   0|    9|          4|
    |zext_ln91_reg_329   |  4|   0|   12|          8|
    +--------------------+---+----+-----+-----------+
    |Total               | 62|   0|   76|         14|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|input_r_address0   | out |   12|  ap_memory |      input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |      input_r     |     array    |
|input_r_q0         |  in |    1|  ap_memory |      input_r     |     array    |
|output_r_address0  | out |   10|  ap_memory |     output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_d0        | out |    1|  ap_memory |     output_r     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

