set moduleName iq_to_real
set isTopModule 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type function
set FunctionProtocol ap_ctrl_none
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 2
set C_modelName {iq_to_real}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
set C_modelArgList {
	{ s_axis_iq_V_data_V int 32 regular {axi_s 0 volatile  { s_axis_iq Data } }  }
	{ s_axis_iq_V_keep_V int 4 regular {axi_s 0 volatile  { s_axis_iq Keep } }  }
	{ s_axis_iq_V_strb_V int 4 regular {axi_s 0 volatile  { s_axis_iq Strb } }  }
	{ s_axis_iq_V_last_V int 1 regular {axi_s 0 volatile  { s_axis_iq Last } }  }
	{ m_axis_real int 16 regular {axi_s 1 volatile  { m_axis_real Data } }  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "s_axis_iq_V_data_V", "interface" : "axis", "bitwidth" : 32, "direction" : "READONLY"} , 
 	{ "Name" : "s_axis_iq_V_keep_V", "interface" : "axis", "bitwidth" : 4, "direction" : "READONLY"} , 
 	{ "Name" : "s_axis_iq_V_strb_V", "interface" : "axis", "bitwidth" : 4, "direction" : "READONLY"} , 
 	{ "Name" : "s_axis_iq_V_last_V", "interface" : "axis", "bitwidth" : 1, "direction" : "READONLY"} , 
 	{ "Name" : "m_axis_real", "interface" : "axis", "bitwidth" : 16, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 11
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst_n sc_in sc_logic 1 reset -1 active_low_sync } 
	{ s_axis_iq_TDATA sc_in sc_lv 32 signal 0 } 
	{ s_axis_iq_TVALID sc_in sc_logic 1 invld 3 } 
	{ s_axis_iq_TREADY sc_out sc_logic 1 inacc 3 } 
	{ s_axis_iq_TKEEP sc_in sc_lv 4 signal 1 } 
	{ s_axis_iq_TSTRB sc_in sc_lv 4 signal 2 } 
	{ s_axis_iq_TLAST sc_in sc_lv 1 signal 3 } 
	{ m_axis_real_TDATA sc_out sc_lv 16 signal 4 } 
	{ m_axis_real_TVALID sc_out sc_logic 1 outvld 4 } 
	{ m_axis_real_TREADY sc_in sc_logic 1 outacc 4 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst_n", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst_n", "role": "default" }} , 
 	{ "name": "s_axis_iq_TDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "s_axis_iq_V_data_V", "role": "default" }} , 
 	{ "name": "s_axis_iq_TVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "invld", "bundle":{"name": "s_axis_iq_V_last_V", "role": "default" }} , 
 	{ "name": "s_axis_iq_TREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "inacc", "bundle":{"name": "s_axis_iq_V_last_V", "role": "default" }} , 
 	{ "name": "s_axis_iq_TKEEP", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "s_axis_iq_V_keep_V", "role": "default" }} , 
 	{ "name": "s_axis_iq_TSTRB", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "s_axis_iq_V_strb_V", "role": "default" }} , 
 	{ "name": "s_axis_iq_TLAST", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "s_axis_iq_V_last_V", "role": "default" }} , 
 	{ "name": "m_axis_real_TDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "m_axis_real", "role": "TDATA" }} , 
 	{ "name": "m_axis_real_TVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "outvld", "bundle":{"name": "m_axis_real", "role": "TVALID" }} , 
 	{ "name": "m_axis_real_TREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "outacc", "bundle":{"name": "m_axis_real", "role": "TREADY" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5"],
		"CDFG" : "iq_to_real",
		"Protocol" : "ap_ctrl_none",
		"ControlExist" : "0", "ap_start" : "0", "ap_ready" : "0", "ap_done" : "0", "ap_continue" : "0", "ap_idle" : "0", "real_start" : "0",
		"Pipeline" : "Aligned", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "1", "EstimateLatencyMin" : "1", "EstimateLatencyMax" : "1",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "s_axis_iq_V_data_V", "Type" : "Axis", "Direction" : "I", "BaseName" : "s_axis_iq",
				"BlockSignal" : [
					{"Name" : "s_axis_iq_TDATA_blk_n", "Type" : "RtlSignal"}]},
			{"Name" : "s_axis_iq_V_keep_V", "Type" : "Axis", "Direction" : "I", "BaseName" : "s_axis_iq"},
			{"Name" : "s_axis_iq_V_strb_V", "Type" : "Axis", "Direction" : "I", "BaseName" : "s_axis_iq"},
			{"Name" : "s_axis_iq_V_last_V", "Type" : "Axis", "Direction" : "I", "BaseName" : "s_axis_iq"},
			{"Name" : "m_axis_real", "Type" : "Axis", "Direction" : "O",
				"BlockSignal" : [
					{"Name" : "m_axis_real_TDATA_blk_n", "Type" : "RtlSignal"}]}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_s_axis_iq_V_data_V_U", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_s_axis_iq_V_keep_V_U", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_s_axis_iq_V_strb_V_U", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_s_axis_iq_V_last_V_U", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.regslice_both_m_axis_real_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	iq_to_real {
		s_axis_iq_V_data_V {Type I LastRead 0 FirstWrite -1}
		s_axis_iq_V_keep_V {Type I LastRead 0 FirstWrite -1}
		s_axis_iq_V_strb_V {Type I LastRead 0 FirstWrite -1}
		s_axis_iq_V_last_V {Type I LastRead 0 FirstWrite -1}
		m_axis_real {Type O LastRead -1 FirstWrite 0}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "1", "Max" : "1"}
	, {"Name" : "Interval", "Min" : "1", "Max" : "1"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	s_axis_iq_V_data_V { axis {  { s_axis_iq_TDATA in_data 0 32 } } }
	s_axis_iq_V_keep_V { axis {  { s_axis_iq_TKEEP in_data 0 4 } } }
	s_axis_iq_V_strb_V { axis {  { s_axis_iq_TSTRB in_data 0 4 } } }
	s_axis_iq_V_last_V { axis {  { s_axis_iq_TVALID in_vld 0 1 }  { s_axis_iq_TREADY in_acc 1 1 }  { s_axis_iq_TLAST in_data 0 1 } } }
	m_axis_real { axis {  { m_axis_real_TDATA out_data 1 16 }  { m_axis_real_TVALID out_vld 1 1 }  { m_axis_real_TREADY out_acc 0 1 } } }
}

set maxi_interface_dict [dict create]

# RTL port scheduling information:
set fifoSchedulingInfoList { 
}

# RTL bus port read request latency information:
set busReadReqLatencyList { 
}

# RTL bus port write response latency information:
set busWriteResLatencyList { 
}

# RTL array port load latency information:
set memoryLoadLatencyList { 
}
