

================================================================
== Vitis HLS Report for 'nussinov'
================================================================
* Date:           Thu May 22 09:32:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        nussinov
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.611 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      781|   673381|  3.905 us|  3.367 ms|  782|  673382|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1    |      780|   673380|  13 ~ 11223|          -|          -|      60|        no|
        | + VITIS_LOOP_11_2  |       10|    11220|    10 ~ 187|          -|          -|  1 ~ 60|        no|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 9 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:3]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seq, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %seq"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %table_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %table_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln9 = store i7 59, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 16 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln9 = store i6 60, i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 17 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln9 = br void %VITIS_LOOP_11_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 18 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 20 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_1, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 21 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %tmp_4, void %VITIS_LOOP_11_2.split, void %for.end194" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 23 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 24 'zext' 'zext_ln9' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%seq_addr = getelementptr i8 %seq, i64 0, i64 %zext_ln9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 25 'getelementptr' 'seq_addr' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.66ns)   --->   "%seq_load = load i6 %seq_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 26 'load' 'seq_load' <Predicate = (!tmp_4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:49]   --->   Operation 27 'ret' 'ret_ln49' <Predicate = (tmp_4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv_load_1 = load i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 28 'load' 'indvars_iv_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln9, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 31 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.74ns)   --->   "%sub_ln16 = sub i12 %tmp, i12 %zext_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 32 'sub' 'sub_ln16' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i6 %indvars_iv_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 33 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 34 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7]   --->   Operation 35 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln11 = add i6 %trunc_ln9, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 36 'add' 'add_ln11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln11, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 37 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln11, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 38 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 39 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.74ns)   --->   "%sub_ln20 = sub i12 %tmp_2, i12 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 40 'sub' 'sub_ln20' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (0.66ns)   --->   "%seq_load = load i6 %seq_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 41 'load' 'seq_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i8 %seq_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 42 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln11 = br void %if.then61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 43 'br' 'br_ln11' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.13>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i12 %zext_ln9_1, void %VITIS_LOOP_11_2.split, i12 %add_ln11_1, void %if.then61.split_ifconv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.62ns)   --->   "%icmp_ln11 = icmp_eq  i12 %j, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 45 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %if.then61.split_ifconv, void %for.inc193.loopexit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 46 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 47 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.74ns)   --->   "%add_ln16 = add i12 %sub_ln16, i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 48 'add' 'add_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i12 %add_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 49 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%table_r_addr = getelementptr i32 %table_r, i64 0, i64 %zext_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 50 'getelementptr' 'table_r_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.74ns)   --->   "%add_ln14 = add i12 %j, i12 4095" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:14]   --->   Operation 51 'add' 'add_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.74ns)   --->   "%add_ln16_1 = add i12 %sub_ln16, i12 %add_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 52 'add' 'add_ln16_1' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i12 %add_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 53 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%table_r_addr_1 = getelementptr i32 %table_r, i64 0, i64 %zext_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 54 'getelementptr' 'table_r_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 55 'load' 'table_r_load' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 56 [2/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 56 'load' 'table_r_load_1' <Predicate = (!icmp_ln11)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 57 [1/1] (0.62ns)   --->   "%icmp_ln25 = icmp_ult  i12 %zext_ln9_2, i12 %add_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25]   --->   Operation 57 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln11)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%seq_addr_1 = getelementptr i8 %seq, i64 0, i64 %zext_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 58 'getelementptr' 'seq_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.66ns)   --->   "%seq_load_1 = load i6 %seq_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 59 'load' 'seq_load_1' <Predicate = (!icmp_ln11)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 60 [1/1] (0.74ns)   --->   "%add_ln11_1 = add i12 %j, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 60 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 61 'load' 'indvars_iv_load' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln9 = add i7 %i_1, i7 127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 62 'add' 'add_ln9' <Predicate = (icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i6 %indvars_iv_load, i6 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 63 'add' 'add_ln9_1' <Predicate = (icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln9 = store i7 %add_ln9, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 64 'store' 'store_ln9' <Predicate = (icmp_ln11)> <Delay = 0.38>
ST_4 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln9 = store i6 %add_ln9_1, i6 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 65 'store' 'store_ln9' <Predicate = (icmp_ln11)> <Delay = 0.38>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln9 = br void %VITIS_LOOP_11_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9]   --->   Operation 66 'br' 'br_ln9' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 67 [1/1] (0.74ns)   --->   "%add_ln20 = add i12 %sub_ln20, i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 67 'add' 'add_ln20' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i12 %add_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 68 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%table_r_addr_2 = getelementptr i32 %table_r, i64 0, i64 %zext_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 69 'getelementptr' 'table_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.74ns)   --->   "%add_ln28_1 = add i12 %sub_ln20, i12 %add_ln14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 70 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %add_ln28_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 71 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%table_r_addr_3 = getelementptr i32 %table_r, i64 0, i64 %zext_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 72 'getelementptr' 'table_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (1.64ns)   --->   "%table_r_load = load i12 %table_r_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 73 'load' 'table_r_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 74 [1/2] (1.64ns)   --->   "%table_r_load_1 = load i12 %table_r_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 74 'load' 'table_r_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp_slt  i32 %table_r_load, i32 %table_r_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 75 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%xor_ln16 = xor i1 %icmp_ln16, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 76 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln16 = select i1 %xor_ln16, i32 %table_r_load, i32 %table_r_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16]   --->   Operation 77 'select' 'select_ln16' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [2/2] (1.64ns)   --->   "%table_r_load_2 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 78 'load' 'table_r_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 79 [2/2] (1.64ns)   --->   "%table_r_load_3 = load i12 %table_r_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 79 'load' 'table_r_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 80 [1/2] (0.66ns)   --->   "%seq_load_1 = load i6 %seq_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 80 'load' 'seq_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i8 %seq_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 81 'sext' 'sext_ln29' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln29 = add i9 %sext_ln29, i9 %sext_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 82 'add' 'add_ln29' <Predicate = (icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.59ns)   --->   "%icmp_ln29 = icmp_eq  i9 %add_ln29, i9 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 83 'icmp' 'icmp_ln29' <Predicate = (icmp_ln25)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.73>
ST_6 : Operation 84 [1/2] (1.64ns)   --->   "%table_r_load_2 = load i12 %table_r_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 84 'load' 'table_r_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_6 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln20 = icmp_slt  i32 %select_ln16, i32 %table_r_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 85 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%xor_ln20 = xor i1 %icmp_ln20, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 86 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %xor_ln20, i32 %select_ln16, i32 %table_r_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20]   --->   Operation 87 'select' 'select_ln20' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/2] (1.64ns)   --->   "%table_r_load_3 = load i12 %table_r_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 88 'load' 'table_r_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%indvars_iv_load_2 = load i6 %indvars_iv"   --->   Operation 89 'load' 'indvars_iv_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i1 %icmp_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29]   --->   Operation 90 'zext' 'zext_ln29' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.88ns)   --->   "%add_ln28 = add i32 %table_r_load_3, i32 %zext_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28]   --->   Operation 91 'add' 'add_ln28' <Predicate = (icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.85ns)   --->   "%icmp_ln27 = icmp_slt  i32 %select_ln20, i32 %add_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27]   --->   Operation 92 'icmp' 'icmp_ln27' <Predicate = (icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%xor_ln27 = xor i1 %icmp_ln27, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27]   --->   Operation 93 'xor' 'xor_ln27' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%select_ln27 = select i1 %xor_ln27, i32 %select_ln20, i32 %add_ln28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27]   --->   Operation 94 'select' 'select_ln27' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.85ns)   --->   "%icmp_ln35 = icmp_slt  i32 %select_ln20, i32 %table_r_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35]   --->   Operation 95 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln35, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35]   --->   Operation 96 'xor' 'xor_ln35' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %xor_ln35, i32 %select_ln20, i32 %table_r_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:35]   --->   Operation 97 'select' 'select_ln35' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %icmp_ln25, i32 %select_ln27, i32 %select_ln35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25]   --->   Operation 98 'select' 'select_ln25' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [2/2] (0.38ns)   --->   "%call_ln25 = call void @nussinov_Pipeline_VITIS_LOOP_40_3, i32 %select_ln25, i6 %indvars_iv_load_2, i32 %table_r, i12 %add_ln16, i12 %sub_ln16, i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25]   --->   Operation 99 'call' 'call_ln25' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 60, i64 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:12]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:7]   --->   Operation 101 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln25 = call void @nussinov_Pipeline_VITIS_LOOP_40_3, i32 %select_ln25, i6 %indvars_iv_load_2, i32 %table_r, i12 %add_ln16, i12 %sub_ln16, i12 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25]   --->   Operation 102 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln11 = br void %if.then61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11]   --->   Operation 103 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9) of constant 59 on local variable 'i' [10]  (0.387 ns)

 <State 2>: 0.667ns
The critical path consists of the following:
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9) on local variable 'i' [14]  (0 ns)
	'getelementptr' operation ('seq_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29) [34]  (0 ns)
	'load' operation ('seq_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:29) on array 'seq' [35]  (0.667 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'add' operation ('add_ln11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11) [29]  (0.706 ns)
	'sub' operation ('sub_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20) [33]  (0.745 ns)

 <State 4>: 3.13ns
The critical path consists of the following:
	'phi' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9) with incoming values : ('zext_ln9_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:9) ('add_ln11_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:11) [39]  (0 ns)
	'add' operation ('add_ln14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:14) [53]  (0.745 ns)
	'add' operation ('add_ln16_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16) [54]  (0.745 ns)
	'getelementptr' operation ('table_r_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16) [56]  (0 ns)
	'load' operation ('table_r_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16) on array 'table_r' [61]  (1.65 ns)

 <State 5>: 2.73ns
The critical path consists of the following:
	'load' operation ('table_r_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16) on array 'table_r' [60]  (1.65 ns)
	'icmp' operation ('icmp_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16) [62]  (0.859 ns)
	'xor' operation ('xor_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16) [63]  (0 ns)
	'select' operation ('select_ln16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:16) [64]  (0.227 ns)

 <State 6>: 2.73ns
The critical path consists of the following:
	'load' operation ('table_r_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20) on array 'table_r' [65]  (1.65 ns)
	'icmp' operation ('icmp_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20) [66]  (0.859 ns)
	'xor' operation ('xor_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20) [67]  (0 ns)
	'select' operation ('select_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:20) [68]  (0.227 ns)

 <State 7>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:28) [77]  (0.88 ns)
	'icmp' operation ('icmp_ln27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27) [78]  (0.859 ns)
	'xor' operation ('xor_ln27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27) [79]  (0 ns)
	'select' operation ('select_ln27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:27) [80]  (0 ns)
	'select' operation ('select_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25) [84]  (0.227 ns)
	'call' operation ('call_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/nussinov/nussinov_slow.c:25) to 'nussinov_Pipeline_VITIS_LOOP_40_3' [85]  (0.387 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
