#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 12 11:28:12 2024
# Process ID: 48020
# Current directory: H:/FPGA_basicproject/mig_color/project/project_migcolorbar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent47820 H:\FPGA_basicproject\mig_color\project\project_migcolorbar\project_migcolorbar.xpr
# Log file: H:/FPGA_basicproject/mig_color/project/project_migcolorbar/vivado.log
# Journal file: H:/FPGA_basicproject/mig_color/project/project_migcolorbar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.xpr
update_compile_order -fileset sources_1
add_files -norecurse H:/FPGA_basicproject/mig_color/wr_color.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir h:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {128} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {4096} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files h:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  h:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files h:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] h:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 8 fifo_generator_0_synth_1
export_simulation -of_objects [get_files h:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files/sim_scripts -ip_user_files_dir H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files -ipstatic_source_dir H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/modelsim} {questa=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/questa} {riviera=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/riviera} {activehdl=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {H:/FPGA_basicproject/mig_color/VGA.v H:/FPGA_basicproject/mig_color/top_TMDS.v}
update_compile_order -fileset sources_1
add_files -norecurse {H:/FPGA_basicproject/mig_color/encode.v H:/FPGA_basicproject/mig_color/HDMI_piso.v}
update_compile_order -fileset sources_1
add_files -norecurse H:/FPGA_basicproject/mig_color/rd_color.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT2_PORT {clk_375M} CONFIG.CLK_OUT3_PORT {clk_75M} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {375.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {75.000} CONFIG.MMCM_CLKFBOUT_MULT_F {22.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.625} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.MMCM_CLKOUT2_DIVIDE {15} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {130.234} CONFIG.CLKOUT1_PHASE_ERROR {158.235} CONFIG.CLKOUT2_JITTER {117.790} CONFIG.CLKOUT2_PHASE_ERROR {158.235} CONFIG.CLKOUT3_JITTER {155.608} CONFIG.CLKOUT3_PHASE_ERROR {158.235}] [get_ips clk_wiz_0]
generate_target all [get_files  H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files/sim_scripts -ip_user_files_dir H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files -ipstatic_source_dir H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/modelsim} {questa=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/questa} {riviera=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/riviera} {activehdl=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run mig_7series_0_synth_1
launch_runs mig_7series_0_synth_1
wait_on_run mig_7series_0_synth_1
synth_design -rtl -name rtl_1
add_files -fileset constrs_1 -norecurse H:/FPGA_basicproject/mig_color/mig_7series_0.xdc
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files H:/FPGA_basicproject/mig_color/mig_7series_0.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 H:/FPGA_basicproject/mig_color/mig_7series_0.xdc
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files h:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
reset_run mig_7series_0_synth_1
launch_runs -jobs 8 mig_7series_0_synth_1
export_simulation -of_objects [get_files H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files/sim_scripts -ip_user_files_dir H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files -ipstatic_source_dir H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/modelsim} {questa=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/questa} {riviera=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/riviera} {activehdl=H:/FPGA_basicproject/mig_color/project/project_migcolorbar/project_migcolorbar.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run mig_7series_0_synth_1
synth_design -rtl -name rtl_1
refresh_design
refresh_design
add_files -fileset constrs_1 -norecurse H:/FPGA_basicproject/mig_color/pin.xdc
refresh_design
refresh_design
refresh_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
