
ElectronicSpeedControl_ESC-G4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092cc  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  080094a4  080094a4  0000a4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098b8  080098b8  0000b4ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080098b8  080098b8  0000a8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098c0  080098c0  0000b4ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098c0  080098c0  0000a8c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098c4  080098c4  0000a8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004ec  20000000  080098c8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016d8  200004ec  08009db4  0000b4ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bc4  08009db4  0000bbc4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b4ec  2**0
                  CONTENTS, READONLY
 12 .debug_line   0004c513  00000000  00000000  0000b51c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000088  00000000  00000000  00057a2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0004c0ea  00000000  00000000  00057ab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009581  00000000  00000000  000a3ba1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000020e8  00000000  00000000  000ad128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0010b96e  00000000  00000000  000af210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000037e5  00000000  00000000  001bab7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 0001fbbe  00000000  00000000  001be363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002ef21  00000000  00000000  001ddf21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0020ce42  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000055bc  00000000  00000000  0020ce88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200004ec 	.word	0x200004ec
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800948c 	.word	0x0800948c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200004f0 	.word	0x200004f0
 8000214:	0800948c 	.word	0x0800948c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000544:	480d      	ldr	r0, [pc, #52]	@ (800057c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000546:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000548:	f003 ff62 	bl	8004410 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800054c:	480c      	ldr	r0, [pc, #48]	@ (8000580 <LoopForever+0x6>)
  ldr r1, =_edata
 800054e:	490d      	ldr	r1, [pc, #52]	@ (8000584 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000550:	4a0d      	ldr	r2, [pc, #52]	@ (8000588 <LoopForever+0xe>)
  movs r3, #0
 8000552:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000554:	e002      	b.n	800055c <LoopCopyDataInit>

08000556 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000556:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000558:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800055a:	3304      	adds	r3, #4

0800055c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800055c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800055e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000560:	d3f9      	bcc.n	8000556 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000562:	4a0a      	ldr	r2, [pc, #40]	@ (800058c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000564:	4c0a      	ldr	r4, [pc, #40]	@ (8000590 <LoopForever+0x16>)
  movs r3, #0
 8000566:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000568:	e001      	b.n	800056e <LoopFillZerobss>

0800056a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800056a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800056c:	3204      	adds	r2, #4

0800056e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800056e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000570:	d3fb      	bcc.n	800056a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000572:	f008 ff59 	bl	8009428 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000576:	f000 fc57 	bl	8000e28 <main>

0800057a <LoopForever>:

LoopForever:
    b LoopForever
 800057a:	e7fe      	b.n	800057a <LoopForever>
  ldr   r0, =_estack
 800057c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000584:	200004ec 	.word	0x200004ec
  ldr r2, =_sidata
 8000588:	080098c8 	.word	0x080098c8
  ldr r2, =_sbss
 800058c:	200004ec 	.word	0x200004ec
  ldr r4, =_ebss
 8000590:	20001bc4 	.word	0x20001bc4

08000594 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000594:	e7fe      	b.n	8000594 <BusFault_Handler>
	...

08000598 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 800059c:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800059e:	6940      	ldr	r0, [r0, #20]
 80005a0:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 80005a2:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
    /* Configure UART to receive first packet*/
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80005a4:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 80005a6:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 80005aa:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80005ae:	6960      	ldr	r0, [r4, #20]
 80005b0:	f104 011c 	add.w	r1, r4, #28
 80005b4:	462b      	mov	r3, r5
 80005b6:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 80005b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80005bc:	4718      	bx	r3
 80005be:	bf00      	nop

080005c0 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 80005c0:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80005c2:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 80005c4:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80005c6:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005ca:	4c1e      	ldr	r4, [pc, #120]	@ (8000644 <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80005cc:	01db      	lsls	r3, r3, #7
 80005ce:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 80005d2:	784a      	ldrb	r2, [r1, #1]
 80005d4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005d8:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80005da:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005de:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 80005e2:	b2da      	uxtb	r2, r3
 80005e4:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 80005e8:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80005ec:	5ca2      	ldrb	r2, [r4, r2]
 80005ee:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80005f2:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80005f4:	5ca2      	ldrb	r2, [r4, r2]
 80005f6:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 80005fa:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80005fc:	5ca2      	ldrb	r2, [r4, r2]
 80005fe:	4c12      	ldr	r4, [pc, #72]	@ (8000648 <ASPEP_sendBeacon+0x88>)
 8000600:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000604:	5ca2      	ldrb	r2, [r4, r2]
 8000606:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800060a:	f043 0305 	orr.w	r3, r3, #5
 800060e:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000610:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000612:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000614:	b14b      	cbz	r3, 800062a <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000616:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 8000618:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800061c:	b913      	cbnz	r3, 8000624 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 800061e:	2302      	movs	r3, #2
 8000620:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8000624:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000628:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800062a:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 800062e:	2303      	movs	r3, #3
 8000630:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000634:	6481      	str	r1, [r0, #72]	@ 0x48
 8000636:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000638:	2204      	movs	r2, #4
 800063a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 800063c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000640:	6940      	ldr	r0, [r0, #20]
 8000642:	4718      	bx	r3
 8000644:	080094b4 	.word	0x080094b4
 8000648:	080094a4 	.word	0x080094a4

0800064c <ASPEP_sendPing>:
{
 800064c:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 800064e:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000650:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000654:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000658:	4d1d      	ldr	r5, [pc, #116]	@ (80006d0 <ASPEP_sendPing+0x84>)
                   | (uint32_t)((uint32_t)cBit << 5U)
 800065a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800065e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000662:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000666:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800066a:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 800066e:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000672:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000676:	b2da      	uxtb	r2, r3
 8000678:	4c16      	ldr	r4, [pc, #88]	@ (80006d4 <ASPEP_sendPing+0x88>)
 800067a:	f042 0206 	orr.w	r2, r2, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800067e:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000682:	5ca2      	ldrb	r2, [r4, r2]
 8000684:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 8000688:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800068a:	5ca2      	ldrb	r2, [r4, r2]
 800068c:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000690:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000692:	5ca2      	ldrb	r2, [r4, r2]
 8000694:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000698:	5ceb      	ldrb	r3, [r5, r3]
 800069a:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 800069e:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80006a0:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80006a2:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80006a4:	b143      	cbz	r3, 80006b8 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 80006a6:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 80006a8:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80006ac:	b913      	cbnz	r3, 80006b4 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 80006ae:	2302      	movs	r3, #2
 80006b0:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 80006b4:	bc30      	pop	{r4, r5}
 80006b6:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80006b8:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80006bc:	2303      	movs	r3, #3
 80006be:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80006c2:	6481      	str	r1, [r0, #72]	@ 0x48
 80006c4:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80006c6:	2204      	movs	r2, #4
 80006c8:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80006ca:	6940      	ldr	r0, [r0, #20]
}
 80006cc:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 80006ce:	4718      	bx	r3
 80006d0:	080094a4 	.word	0x080094a4
 80006d4:	080094b4 	.word	0x080094b4

080006d8 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 80006d8:	2a0a      	cmp	r2, #10
 80006da:	d009      	beq.n	80006f0 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 80006dc:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d91d      	bls.n	8000720 <ASPEP_getBuffer+0x48>
 80006e4:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d90d      	bls.n	8000708 <ASPEP_getBuffer+0x30>
        result = false;
 80006ec:	2000      	movs	r0, #0
}
 80006ee:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80006f0:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d8f9      	bhi.n	80006ec <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006f8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 80006fa:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006fc:	3304      	adds	r3, #4
 80006fe:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8000700:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 8000704:	2001      	movs	r0, #1
 8000706:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000708:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 800070a:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 800070e:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000712:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 8000714:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000718:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 800071a:	600b      	str	r3, [r1, #0]
  bool result = true;
 800071c:	2001      	movs	r0, #1
 800071e:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000720:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000722:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000726:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 800072a:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 800072c:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000730:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000732:	600b      	str	r3, [r1, #0]
 8000734:	e7f2      	b.n	800071c <ASPEP_getBuffer+0x44>
 8000736:	bf00      	nop

08000738 <ASPEP_sendPacket>:
{
 8000738:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 800073a:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 800073e:	2802      	cmp	r0, #2
 8000740:	d001      	beq.n	8000746 <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 8000742:	2002      	movs	r0, #2
 8000744:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000746:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 800074a:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 800074e:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 8000752:	2801      	cmp	r0, #1
 8000754:	d104      	bne.n	8000760 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8000756:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 800075a:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 800075c:	3202      	adds	r2, #2
 800075e:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000760:	2b0a      	cmp	r3, #10
 8000762:	d105      	bne.n	8000770 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8000764:	f89c 0010 	ldrb.w	r0, [ip, #16]
 8000768:	b348      	cbz	r0, 80007be <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 800076a:	2000      	movs	r0, #0
 800076c:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8000770:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8000774:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000776:	4d34      	ldr	r5, [pc, #208]	@ (8000848 <ASPEP_sendPacket+0x110>)
 8000778:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800077a:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800077c:	5d2e      	ldrb	r6, [r5, r4]
 800077e:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8000782:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000784:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000788:	5d2e      	ldrb	r6, [r5, r4]
 800078a:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800078e:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000790:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000792:	5d2c      	ldrb	r4, [r5, r4]
 8000794:	f3c0 6503 	ubfx	r5, r0, #24, #4
 8000798:	406c      	eors	r4, r5
 800079a:	4d2c      	ldr	r5, [pc, #176]	@ (800084c <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 800079c:	5d2c      	ldrb	r4, [r5, r4]
 800079e:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 80007a2:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 80007a6:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80007a8:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 80007ac:	b1b9      	cbz	r1, 80007de <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 80007ae:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 80007b0:	2b09      	cmp	r3, #9
 80007b2:	d006      	beq.n	80007c2 <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 80007b4:	2b0a      	cmp	r3, #10
 80007b6:	d02a      	beq.n	800080e <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 80007b8:	b37b      	cbz	r3, 800081a <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 80007ba:	2000      	movs	r0, #0
}
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 80007be:	2001      	movs	r0, #1
}
 80007c0:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 80007c2:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80007c6:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 80007c8:	458e      	cmp	lr, r1
 80007ca:	bf14      	ite	ne
 80007cc:	2003      	movne	r0, #3
 80007ce:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 80007d0:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 80007d4:	b3a1      	cbz	r1, 8000840 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 80007d6:	2102      	movs	r1, #2
 80007d8:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80007da:	809a      	strh	r2, [r3, #4]
}
 80007dc:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 80007de:	2b09      	cmp	r3, #9
 80007e0:	d029      	beq.n	8000836 <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 80007e2:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 80007e4:	f04f 0303 	mov.w	r3, #3
 80007e8:	bf0b      	itete	eq
 80007ea:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 80007ee:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 80007f2:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80007f6:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80007fa:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 80007fe:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000800:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 8000804:	f8dc 0014 	ldr.w	r0, [ip, #20]
 8000808:	4671      	mov	r1, lr
 800080a:	4798      	blx	r3
 800080c:	e7d5      	b.n	80007ba <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 800080e:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 8000812:	2b01      	cmp	r3, #1
 8000814:	d009      	beq.n	800082a <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 8000816:	2003      	movs	r0, #3
}
 8000818:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 800081a:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 800081e:	2b00      	cmp	r3, #0
 8000820:	d1f9      	bne.n	8000816 <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 8000822:	2302      	movs	r3, #2
 8000824:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 8000828:	e7c7      	b.n	80007ba <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 800082a:	2302      	movs	r3, #2
 800082c:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 8000830:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 8000834:	e7c1      	b.n	80007ba <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 8000836:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800083a:	2103      	movs	r1, #3
 800083c:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 800083e:	e7dc      	b.n	80007fa <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000840:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 8000844:	e7c7      	b.n	80007d6 <ASPEP_sendPacket+0x9e>
 8000846:	bf00      	nop
 8000848:	080094b4 	.word	0x080094b4
 800084c:	080094a4 	.word	0x080094a4

08000850 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000850:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000852:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000856:	2b03      	cmp	r3, #3
{
 8000858:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800085a:	d013      	beq.n	8000884 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 800085c:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800085e:	2100      	movs	r1, #0
 8000860:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000862:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 8000866:	2a02      	cmp	r2, #2
 8000868:	d013      	beq.n	8000892 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800086a:	2b02      	cmp	r3, #2
 800086c:	d11d      	bne.n	80008aa <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 800086e:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000872:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000874:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000876:	2204      	movs	r2, #4
 8000878:	6940      	ldr	r0, [r0, #20]
 800087a:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 800087c:	2303      	movs	r3, #3
 800087e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000882:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000884:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 8000888:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800088a:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 800088c:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8000890:	d10b      	bne.n	80008aa <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000892:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000896:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000898:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800089a:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 800089c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800089e:	6960      	ldr	r0, [r4, #20]
 80008a0:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 80008a2:	2303      	movs	r3, #3
 80008a4:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 80008a8:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 80008aa:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 80008ac:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80008ae:	b1cb      	cbz	r3, 80008e4 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 80008b0:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 80008b2:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 80008b4:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 80008b6:	6819      	ldr	r1, [r3, #0]
 80008b8:	889a      	ldrh	r2, [r3, #4]
 80008ba:	6960      	ldr	r0, [r4, #20]
 80008bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80008be:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 80008c0:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 80008c4:	2b02      	cmp	r3, #2
 80008c6:	d007      	beq.n	80008d8 <ASPEP_HWDataTransmittedIT+0x88>
 80008c8:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80008cc:	2b02      	cmp	r3, #2
 80008ce:	d003      	beq.n	80008d8 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 80008d4:	b662      	cpsie	i
}
 80008d6:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 80008d8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80008da:	0063      	lsls	r3, r4, #1
 80008dc:	3368      	adds	r3, #104	@ 0x68
 80008de:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 80008e0:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 80008e2:	e7f7      	b.n	80008d4 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 80008e4:	64a3      	str	r3, [r4, #72]	@ 0x48
 80008e6:	e7f5      	b.n	80008d4 <ASPEP_HWDataTransmittedIT+0x84>

080008e8 <ASPEP_RXframeProcess>:
  * @param  *packetLength Length of the packet to be processed
  *
  * @return Returns the buffer of data transmitted by the MCP controller device
  */
uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 80008e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 80008ec:	f890 5061 	ldrb.w	r5, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80008f0:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 80008f2:	2300      	movs	r3, #0
{
 80008f4:	4604      	mov	r4, r0
    *packetLength = 0;
 80008f6:	800b      	strh	r3, [r1, #0]
    if (pHandle->NewPacketAvailable)
 80008f8:	b19d      	cbz	r5, 8000922 <ASPEP_RXframeProcess+0x3a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80008fa:	f890 5064 	ldrb.w	r5, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80008fe:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 8000902:	2d01      	cmp	r5, #1
 8000904:	d04e      	beq.n	80009a4 <ASPEP_RXframeProcess+0xbc>
 8000906:	2d02      	cmp	r5, #2
 8000908:	d012      	beq.n	8000930 <ASPEP_RXframeProcess+0x48>
 800090a:	b9d5      	cbnz	r5, 8000942 <ASPEP_RXframeProcess+0x5a>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 800090c:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800090e:	2b05      	cmp	r3, #5
 8000910:	d062      	beq.n	80009d8 <ASPEP_RXframeProcess+0xf0>
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 8000912:	2b06      	cmp	r3, #6
 8000914:	d115      	bne.n	8000942 <ASPEP_RXframeProcess+0x5a>
          {
            /* In Listening for controller performer, */
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000916:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800091a:	4629      	mov	r1, r5
 800091c:	f7ff fe96 	bl	800064c <ASPEP_sendPing>
 8000920:	e00f      	b.n	8000942 <ASPEP_RXframeProcess+0x5a>
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
    }
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000922:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 8000926:	b9b3      	cbnz	r3, 8000956 <ASPEP_RXframeProcess+0x6e>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000928:	2500      	movs	r5, #0
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 800092a:	4628      	mov	r0, r5
 800092c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8000930:	6e85      	ldr	r5, [r0, #104]	@ 0x68
 8000932:	2d05      	cmp	r5, #5
 8000934:	f000 80d9 	beq.w	8000aea <ASPEP_RXframeProcess+0x202>
          else if (PING == pHandle->rxPacketType)
 8000938:	2d06      	cmp	r5, #6
 800093a:	f000 8125 	beq.w	8000b88 <ASPEP_RXframeProcess+0x2a0>
          else if (DATA_PACKET == pHandle->rxPacketType)
 800093e:	2d09      	cmp	r5, #9
 8000940:	d03e      	beq.n	80009c0 <ASPEP_RXframeProcess+0xd8>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000942:	2500      	movs	r5, #0
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000944:	6960      	ldr	r0, [r4, #20]
 8000946:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000948:	2204      	movs	r2, #4
 800094a:	f104 011c 	add.w	r1, r4, #28
 800094e:	4798      	blx	r3
}
 8000950:	4628      	mov	r0, r5
 8000952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000956:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 800095a:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800095c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000960:	488c      	ldr	r0, [pc, #560]	@ (8000b94 <ASPEP_RXframeProcess+0x2ac>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000962:	4d8d      	ldr	r5, [pc, #564]	@ (8000b98 <ASPEP_RXframeProcess+0x2b0>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000964:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000968:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800096c:	5c82      	ldrb	r2, [r0, r2]
 800096e:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8000972:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000974:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 8000976:	5ceb      	ldrb	r3, [r5, r3]
 8000978:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 800097c:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800097e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000980:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000982:	2b00      	cmp	r3, #0
 8000984:	f000 80f4 	beq.w	8000b70 <ASPEP_RXframeProcess+0x288>
  __ASM volatile ("cpsie i" : : : "memory");
 8000988:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 800098a:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800098e:	b913      	cbnz	r3, 8000996 <ASPEP_RXframeProcess+0xae>
          pHandle->ctrlBuffer.state = pending;
 8000990:	2302      	movs	r3, #2
 8000992:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 8000996:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8000998:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800099a:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 800099c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 80009a0:	4798      	blx	r3
 80009a2:	e7c1      	b.n	8000928 <ASPEP_RXframeProcess+0x40>
          if (BEACON == pHandle->rxPacketType)
 80009a4:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80009a6:	2905      	cmp	r1, #5
 80009a8:	d064      	beq.n	8000a74 <ASPEP_RXframeProcess+0x18c>
          else if (PING == pHandle->rxPacketType)
 80009aa:	2906      	cmp	r1, #6
 80009ac:	d1c9      	bne.n	8000942 <ASPEP_RXframeProcess+0x5a>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 80009ae:	f3c2 320f 	ubfx	r2, r2, #12, #16
 80009b2:	4629      	mov	r1, r5
 80009b4:	f7ff fe4a 	bl	800064c <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 80009b8:	2302      	movs	r3, #2
 80009ba:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 80009be:	e7c0      	b.n	8000942 <ASPEP_RXframeProcess+0x5a>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80009c0:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLengthASPEP;
 80009c4:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 80009c8:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80009ca:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 80009cc:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80009ce:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 80009d2:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 80009d4:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 80009d6:	e7b5      	b.n	8000944 <ASPEP_RXframeProcess+0x5c>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80009d8:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009dc:	f894 306d 	ldrb.w	r3, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80009e0:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009e2:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80009e6:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80009ea:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80009ee:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80009f2:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80009f4:	4563      	cmp	r3, ip
 80009f6:	bf28      	it	cs
 80009f8:	4663      	movcs	r3, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80009fa:	42b0      	cmp	r0, r6
 80009fc:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80009fe:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a02:	bf28      	it	cs
 8000a04:	4631      	movcs	r1, r6
 8000a06:	f361 0507 	bfi	r5, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000a0a:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a0e:	45b8      	cmp	r8, r7
 8000a10:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a12:	f363 250f 	bfi	r5, r3, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a16:	bf28      	it	cs
 8000a18:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a1a:	45ca      	cmp	sl, r9
 8000a1c:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a1e:	f361 4517 	bfi	r5, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a22:	bf28      	it	cs
 8000a24:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a26:	f36e 651f 	bfi	r5, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a2a:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a2c:	66e5      	str	r5, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000a2e:	d81b      	bhi.n	8000a68 <ASPEP_RXframeProcess+0x180>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000a30:	459c      	cmp	ip, r3
 8000a32:	d819      	bhi.n	8000a68 <ASPEP_RXframeProcess+0x180>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000a34:	45b8      	cmp	r8, r7
 8000a36:	d817      	bhi.n	8000a68 <ASPEP_RXframeProcess+0x180>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000a38:	45ca      	cmp	sl, r9
 8000a3a:	d815      	bhi.n	8000a68 <ASPEP_RXframeProcess+0x180>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000a3c:	f894 0070 	ldrb.w	r0, [r4, #112]	@ 0x70
 8000a40:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000a44:	4290      	cmp	r0, r2
 8000a46:	d10f      	bne.n	8000a68 <ASPEP_RXframeProcess+0x180>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000a48:	1c4a      	adds	r2, r1, #1
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000a4a:	3301      	adds	r3, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000a4c:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000a4e:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000a50:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000a52:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000a56:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000a58:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000a5a:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000a5c:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000a60:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000a64:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000a68:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8000a6c:	4620      	mov	r0, r4
 8000a6e:	f7ff fda7 	bl	80005c0 <ASPEP_sendBeacon>
 8000a72:	e766      	b.n	8000942 <ASPEP_RXframeProcess+0x5a>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a74:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a76:	f890 c06c 	ldrb.w	ip, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a7a:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a7c:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a80:	f894 606e 	ldrb.w	r6, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a84:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000a88:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000a8c:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000a8e:	42a8      	cmp	r0, r5
 8000a90:	bf28      	it	cs
 8000a92:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a94:	4561      	cmp	r1, ip
 8000a96:	460f      	mov	r7, r1
 8000a98:	bf28      	it	cs
 8000a9a:	4667      	movcs	r7, ip
 8000a9c:	f367 0307 	bfi	r3, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000aa0:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000aa4:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000aa8:	42b7      	cmp	r7, r6
 8000aaa:	46b9      	mov	r9, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000aac:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000ab0:	bf28      	it	cs
 8000ab2:	46b1      	movcs	r9, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000ab4:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ab6:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000aba:	46c1      	mov	r9, r8
 8000abc:	bf28      	it	cs
 8000abe:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ac0:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000ac4:	4561      	cmp	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ac6:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000ac8:	d80b      	bhi.n	8000ae2 <ASPEP_RXframeProcess+0x1fa>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000aca:	4285      	cmp	r5, r0
 8000acc:	d809      	bhi.n	8000ae2 <ASPEP_RXframeProcess+0x1fa>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000ace:	42b7      	cmp	r7, r6
 8000ad0:	d807      	bhi.n	8000ae2 <ASPEP_RXframeProcess+0x1fa>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000ad2:	45f0      	cmp	r8, lr
 8000ad4:	d805      	bhi.n	8000ae2 <ASPEP_RXframeProcess+0x1fa>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000ad6:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000ada:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d0c2      	beq.n	8000a68 <ASPEP_RXframeProcess+0x180>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8000ae8:	e7be      	b.n	8000a68 <ASPEP_RXframeProcess+0x180>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000aea:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000aee:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000af2:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000af4:	f894 e06c 	ldrb.w	lr, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000af8:	f894 606e 	ldrb.w	r6, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000afc:	f894 806f 	ldrb.w	r8, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000b00:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000b04:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000b06:	4565      	cmp	r5, ip
 8000b08:	bf28      	it	cs
 8000b0a:	4665      	movcs	r5, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000b0c:	4570      	cmp	r0, lr
 8000b0e:	4607      	mov	r7, r0
 8000b10:	4619      	mov	r1, r3
 8000b12:	bf28      	it	cs
 8000b14:	4677      	movcs	r7, lr
 8000b16:	f367 0107 	bfi	r1, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000b1a:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000b1e:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000b22:	42b7      	cmp	r7, r6
 8000b24:	46ba      	mov	sl, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000b26:	f365 210f 	bfi	r1, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000b2a:	bf28      	it	cs
 8000b2c:	46b2      	movcs	sl, r6
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000b2e:	45c1      	cmp	r9, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000b30:	f36a 4117 	bfi	r1, sl, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000b34:	46ca      	mov	sl, r9
 8000b36:	bf28      	it	cs
 8000b38:	46c2      	movcs	sl, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000b3a:	f36a 611f 	bfi	r1, sl, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000b3e:	4570      	cmp	r0, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000b40:	66e1      	str	r1, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000b42:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8000b46:	d80d      	bhi.n	8000b64 <ASPEP_RXframeProcess+0x27c>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8000b48:	45ac      	cmp	ip, r5
 8000b4a:	d80b      	bhi.n	8000b64 <ASPEP_RXframeProcess+0x27c>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000b4c:	42b7      	cmp	r7, r6
 8000b4e:	d809      	bhi.n	8000b64 <ASPEP_RXframeProcess+0x27c>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000b50:	45c1      	cmp	r9, r8
 8000b52:	d807      	bhi.n	8000b64 <ASPEP_RXframeProcess+0x27c>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000b54:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8000b58:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000b5c:	1a9b      	subs	r3, r3, r2
 8000b5e:	fab3 f383 	clz	r3, r3
 8000b62:	095b      	lsrs	r3, r3, #5
 8000b64:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000b68:	4620      	mov	r0, r4
 8000b6a:	f7ff fd29 	bl	80005c0 <ASPEP_sendBeacon>
 8000b6e:	e6e8      	b.n	8000942 <ASPEP_RXframeProcess+0x5a>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000b70:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8000b74:	2303      	movs	r3, #3
 8000b76:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000b7a:	64a1      	str	r1, [r4, #72]	@ 0x48
 8000b7c:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000b7e:	2204      	movs	r2, #4
 8000b80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b82:	6960      	ldr	r0, [r4, #20]
 8000b84:	4798      	blx	r3
 8000b86:	e706      	b.n	8000996 <ASPEP_RXframeProcess+0xae>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000b88:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	f7ff fd5d 	bl	800064c <ASPEP_sendPing>
 8000b92:	e6d6      	b.n	8000942 <ASPEP_RXframeProcess+0x5a>
 8000b94:	080094b4 	.word	0x080094b4
 8000b98:	080094a4 	.word	0x080094a4

08000b9c <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8000b9c:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8000b9e:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 8000ba2:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8000ba4:	b143      	cbz	r3, 8000bb8 <ASPEP_HWDataReceivedIT+0x1c>
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d000      	beq.n	8000bac <ASPEP_HWDataReceivedIT+0x10>
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000baa:	bd10      	pop	{r4, pc}
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000bac:	2200      	movs	r2, #0
 8000bae:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        pHandle->NewPacketAvailable = true;
 8000bb2:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
}
 8000bb6:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000bb8:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000bba:	4a1f      	ldr	r2, [pc, #124]	@ (8000c38 <ASPEP_HWDataReceivedIT+0x9c>)
 8000bbc:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000bbe:	5cd3      	ldrb	r3, [r2, r3]
 8000bc0:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8000bc4:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000bc6:	5cd3      	ldrb	r3, [r2, r3]
 8000bc8:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8000bcc:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8000bce:	5cd3      	ldrb	r3, [r2, r3]
 8000bd0:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000bd4:	5cd3      	ldrb	r3, [r2, r3]
 8000bd6:	b95b      	cbnz	r3, 8000bf0 <ASPEP_HWDataReceivedIT+0x54>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000bd8:	7f03      	ldrb	r3, [r0, #28]
 8000bda:	f003 030f 	and.w	r3, r3, #15
          switch (pHandle->rxPacketType)
 8000bde:	2b06      	cmp	r3, #6
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000be0:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 8000be2:	d809      	bhi.n	8000bf8 <ASPEP_HWDataReceivedIT+0x5c>
 8000be4:	2b04      	cmp	r3, #4
 8000be6:	d91f      	bls.n	8000c28 <ASPEP_HWDataReceivedIT+0x8c>
              pHandle->NewPacketAvailable = true;
 8000be8:	2301      	movs	r3, #1
 8000bea:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8000bee:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000bf0:	2304      	movs	r3, #4
 8000bf2:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000bf6:	bd10      	pop	{r4, pc}
          switch (pHandle->rxPacketType)
 8000bf8:	2b09      	cmp	r3, #9
 8000bfa:	d115      	bne.n	8000c28 <ASPEP_HWDataReceivedIT+0x8c>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000bfc:	8b83      	ldrh	r3, [r0, #28]
 8000bfe:	091b      	lsrs	r3, r3, #4
 8000c00:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d0ef      	beq.n	8000be8 <ASPEP_HWDataReceivedIT+0x4c>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 8000c08:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d30f      	bcc.n	8000c30 <ASPEP_HWDataReceivedIT+0x94>
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8000c10:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 8000c14:	6981      	ldr	r1, [r0, #24]
 8000c16:	6940      	ldr	r0, [r0, #20]
 8000c18:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000c1c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000c1e:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000c20:	2301      	movs	r3, #1
 8000c22:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 8000c26:	bd10      	pop	{r4, pc}
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 8000c2e:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000c30:	2302      	movs	r3, #2
 8000c32:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8000c36:	bd10      	pop	{r4, pc}
 8000c38:	080094b4 	.word	0x080094b4

08000c3c <ASPEP_HWReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWReset(ASPEP_Handle_t *pHandle)
{
 8000c3c:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000c44:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000c46:	6940      	ldr	r0, [r0, #20]
 8000c48:	2204      	movs	r2, #4
 8000c4a:	311c      	adds	r1, #28
 8000c4c:	4718      	bx	r3
 8000c4e:	bf00      	nop

08000c50 <HF_GetIDSize>:
#include "register_interface.h"
#include "mc_config.h"

uint8_t HF_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8000c50:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 8000c54:	3808      	subs	r0, #8
 8000c56:	b2c0      	uxtb	r0, r0
 8000c58:	2810      	cmp	r0, #16
 8000c5a:	bf9a      	itte	ls
 8000c5c:	4b01      	ldrls	r3, [pc, #4]	@ (8000c64 <HF_GetIDSize+0x14>)
 8000c5e:	5c18      	ldrbls	r0, [r3, r0]
 8000c60:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 8000c62:	4770      	bx	lr
 8000c64:	080095b4 	.word	0x080095b4

08000c68 <HF_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 8000c68:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 8000c6c:	2b10      	cmp	r3, #16
 8000c6e:	d003      	beq.n	8000c78 <HF_GetPtrReg+0x10>
 8000c70:	4b47      	ldr	r3, [pc, #284]	@ (8000d90 <HF_GetPtrReg+0x128>)
      }

      default:
      {
        *dataPtr = &nullData16;
        retVal = HF_ERROR_UNKNOWN_REG;
 8000c72:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8000c74:	600b      	str	r3, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8000c76:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8000c78:	f020 0007 	bic.w	r0, r0, #7
        switch (regID)
 8000c7c:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
    uint16_t regID = dataID & REG_MASK;
 8000c80:	b282      	uxth	r2, r0
        switch (regID)
 8000c82:	d073      	beq.n	8000d6c <HF_GetPtrReg+0x104>
 8000c84:	d812      	bhi.n	8000cac <HF_GetPtrReg+0x44>
 8000c86:	f5b2 6f0d 	cmp.w	r2, #2256	@ 0x8d0
 8000c8a:	d07c      	beq.n	8000d86 <HF_GetPtrReg+0x11e>
 8000c8c:	d821      	bhi.n	8000cd2 <HF_GetPtrReg+0x6a>
 8000c8e:	f5b2 6f05 	cmp.w	r2, #2128	@ 0x850
 8000c92:	d070      	beq.n	8000d76 <HF_GetPtrReg+0x10e>
 8000c94:	d84c      	bhi.n	8000d30 <HF_GetPtrReg+0xc8>
 8000c96:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 8000c9a:	d03d      	beq.n	8000d18 <HF_GetPtrReg+0xb0>
 8000c9c:	f5b2 6f01 	cmp.w	r2, #2064	@ 0x810
 8000ca0:	d1e6      	bne.n	8000c70 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8000ca2:	4b3c      	ldr	r3, [pc, #240]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000ca4:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000ca6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8000ca8:	3302      	adds	r3, #2
            break;
 8000caa:	e7e3      	b.n	8000c74 <HF_GetPtrReg+0xc>
        switch (regID)
 8000cac:	f5b2 6f39 	cmp.w	r2, #2960	@ 0xb90
 8000cb0:	d066      	beq.n	8000d80 <HF_GetPtrReg+0x118>
 8000cb2:	d81c      	bhi.n	8000cee <HF_GetPtrReg+0x86>
 8000cb4:	f5b2 6f29 	cmp.w	r2, #2704	@ 0xa90
 8000cb8:	d04b      	beq.n	8000d52 <HF_GetPtrReg+0xea>
 8000cba:	d841      	bhi.n	8000d40 <HF_GetPtrReg+0xd8>
 8000cbc:	f5b2 6f21 	cmp.w	r2, #2576	@ 0xa10
 8000cc0:	d025      	beq.n	8000d0e <HF_GetPtrReg+0xa6>
 8000cc2:	f5b2 6f25 	cmp.w	r2, #2640	@ 0xa50
 8000cc6:	d1d3      	bne.n	8000c70 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8000cc8:	4b32      	ldr	r3, [pc, #200]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000cca:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000ccc:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8000cce:	3316      	adds	r3, #22
            break;
 8000cd0:	e7d0      	b.n	8000c74 <HF_GetPtrReg+0xc>
        switch (regID)
 8000cd2:	f5b2 6f15 	cmp.w	r2, #2384	@ 0x950
 8000cd6:	d041      	beq.n	8000d5c <HF_GetPtrReg+0xf4>
 8000cd8:	f5b2 6f19 	cmp.w	r2, #2448	@ 0x990
 8000cdc:	d020      	beq.n	8000d20 <HF_GetPtrReg+0xb8>
 8000cde:	f5b2 6f11 	cmp.w	r2, #2320	@ 0x910
 8000ce2:	d1c5      	bne.n	8000c70 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8000ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000ce6:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000ce8:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8000cea:	330a      	adds	r3, #10
            break;
 8000cec:	e7c2      	b.n	8000c74 <HF_GetPtrReg+0xc>
        switch (regID)
 8000cee:	f5b2 6f49 	cmp.w	r2, #3216	@ 0xc90
 8000cf2:	d038      	beq.n	8000d66 <HF_GetPtrReg+0xfe>
 8000cf4:	f641 43d0 	movw	r3, #7376	@ 0x1cd0
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d016      	beq.n	8000d2a <HF_GetPtrReg+0xc2>
 8000cfc:	4826      	ldr	r0, [pc, #152]	@ (8000d98 <HF_GetPtrReg+0x130>)
 8000cfe:	4b24      	ldr	r3, [pc, #144]	@ (8000d90 <HF_GetPtrReg+0x128>)
 8000d00:	f5b2 6f45 	cmp.w	r2, #3152	@ 0xc50
 8000d04:	bf0a      	itet	eq
 8000d06:	4603      	moveq	r3, r0
 8000d08:	2005      	movne	r0, #5
 8000d0a:	2000      	moveq	r0, #0
 8000d0c:	e7b2      	b.n	8000c74 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8000d0e:	4b21      	ldr	r3, [pc, #132]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000d10:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000d12:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8000d14:	3314      	adds	r3, #20
            break;
 8000d16:	e7ad      	b.n	8000c74 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8000d18:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <HF_GetPtrReg+0x12c>)
  uint8_t retVal = HF_CMD_OK;
 8000d1a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8000d1c:	6a1b      	ldr	r3, [r3, #32]
             break;
 8000d1e:	e7a9      	b.n	8000c74 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8000d20:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000d22:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000d24:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8000d26:	330e      	adds	r3, #14
            break;
 8000d28:	e7a4      	b.n	8000c74 <HF_GetPtrReg+0xc>
        switch (regID)
 8000d2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000d9c <HF_GetPtrReg+0x134>)
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	e7a1      	b.n	8000c74 <HF_GetPtrReg+0xc>
 8000d30:	f5b2 6f09 	cmp.w	r2, #2192	@ 0x890
 8000d34:	d19c      	bne.n	8000c70 <HF_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8000d36:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000d38:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000d3a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8000d3c:	3306      	adds	r3, #6
            break;
 8000d3e:	e799      	b.n	8000c74 <HF_GetPtrReg+0xc>
        switch (regID)
 8000d40:	4817      	ldr	r0, [pc, #92]	@ (8000da0 <HF_GetPtrReg+0x138>)
 8000d42:	4b13      	ldr	r3, [pc, #76]	@ (8000d90 <HF_GetPtrReg+0x128>)
 8000d44:	f5b2 6f35 	cmp.w	r2, #2896	@ 0xb50
 8000d48:	bf0a      	itet	eq
 8000d4a:	4603      	moveq	r3, r0
 8000d4c:	2005      	movne	r0, #5
 8000d4e:	2000      	moveq	r0, #0
 8000d50:	e790      	b.n	8000c74 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8000d52:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000d54:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000d56:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8000d58:	3318      	adds	r3, #24
            break;
 8000d5a:	e78b      	b.n	8000c74 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8000d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000d5e:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000d60:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8000d62:	330c      	adds	r3, #12
            break;
 8000d64:	e786      	b.n	8000c74 <HF_GetPtrReg+0xc>
        switch (regID)
 8000d66:	4b0f      	ldr	r3, [pc, #60]	@ (8000da4 <HF_GetPtrReg+0x13c>)
  uint8_t retVal = HF_CMD_OK;
 8000d68:	2000      	movs	r0, #0
 8000d6a:	e783      	b.n	8000c74 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8000d6c:	4b09      	ldr	r3, [pc, #36]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000d6e:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000d70:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8000d72:	3312      	adds	r3, #18
            break;
 8000d74:	e77e      	b.n	8000c74 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8000d76:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000d78:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000d7a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8000d7c:	3304      	adds	r3, #4
            break;
 8000d7e:	e779      	b.n	8000c74 <HF_GetPtrReg+0xc>
        switch (regID)
 8000d80:	4b09      	ldr	r3, [pc, #36]	@ (8000da8 <HF_GetPtrReg+0x140>)
  uint8_t retVal = HF_CMD_OK;
 8000d82:	2000      	movs	r0, #0
 8000d84:	e776      	b.n	8000c74 <HF_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8000d86:	4b03      	ldr	r3, [pc, #12]	@ (8000d94 <HF_GetPtrReg+0x12c>)
 8000d88:	6a1b      	ldr	r3, [r3, #32]
  uint8_t retVal = HF_CMD_OK;
 8000d8a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8000d8c:	3308      	adds	r3, #8
            break;
 8000d8e:	e771      	b.n	8000c74 <HF_GetPtrReg+0xc>
 8000d90:	20000508 	.word	0x20000508
 8000d94:	20000000 	.word	0x20000000
 8000d98:	200000d8 	.word	0x200000d8
 8000d9c:	200003c4 	.word	0x200003c4
 8000da0:	2000006c 	.word	0x2000006c
 8000da4:	200000da 	.word	0x200000da
 8000da8:	20000074 	.word	0x20000074
 8000dac:	00000000 	.word	0x00000000

08000db0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db0:	b510      	push	{r4, lr}
 8000db2:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000db4:	2238      	movs	r2, #56	@ 0x38
 8000db6:	2100      	movs	r1, #0
 8000db8:	a806      	add	r0, sp, #24
 8000dba:	f008 fb2d 	bl	8009418 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8000dc4:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000dc8:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000dca:	f004 ff53 	bl	8005c74 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dce:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8000e20 <SystemClock_Config+0x70>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dd2:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000dd4:	2255      	movs	r2, #85	@ 0x55
 8000dd6:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dda:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000ddc:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dde:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000de0:	ed8d 7b06 	vstr	d7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000de4:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000de8:	e9cd 2311 	strd	r2, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000dec:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dee:	f004 ffbb 	bl	8005d68 <HAL_RCC_OscConfig>
 8000df2:	b108      	cbz	r0, 8000df8 <SystemClock_Config+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 8000df4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df6:	e7fe      	b.n	8000df6 <SystemClock_Config+0x46>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000df8:	2104      	movs	r1, #4
 8000dfa:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dfc:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000dfe:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e02:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e06:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e0a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e0c:	f005 fa2a 	bl	8006264 <HAL_RCC_ClockConfig>
 8000e10:	b108      	cbz	r0, 8000e16 <SystemClock_Config+0x66>
 8000e12:	b672      	cpsid	i
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <SystemClock_Config+0x64>
  HAL_RCC_EnableCSS();
 8000e16:	f005 fb53 	bl	80064c0 <HAL_RCC_EnableCSS>
}
 8000e1a:	b014      	add	sp, #80	@ 0x50
 8000e1c:	bd10      	pop	{r4, pc}
 8000e1e:	bf00      	nop
 8000e20:	00000001 	.word	0x00000001
 8000e24:	00010000 	.word	0x00010000

08000e28 <main>:
{
 8000e28:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	2400      	movs	r4, #0
{
 8000e2e:	b0a7      	sub	sp, #156	@ 0x9c
  HAL_Init();
 8000e30:	f003 fb1e 	bl	8004470 <HAL_Init>
  SystemClock_Config();
 8000e34:	f7ff ffbc 	bl	8000db0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e38:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3c:	4daa      	ldr	r5, [pc, #680]	@ (80010e8 <main+0x2c0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3e:	941b      	str	r4, [sp, #108]	@ 0x6c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e40:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000e42:	48aa      	ldr	r0, [pc, #680]	@ (80010ec <main+0x2c4>)
  hadc1.Instance = ADC1;
 8000e44:	f8df 92e0 	ldr.w	r9, [pc, #736]	@ 8001128 <main+0x300>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e48:	f043 0304 	orr.w	r3, r3, #4
 8000e4c:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000e4e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000e50:	f003 0304 	and.w	r3, r3, #4
 8000e54:	9305      	str	r3, [sp, #20]
 8000e56:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e58:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000e5a:	f043 0320 	orr.w	r3, r3, #32
 8000e5e:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000e60:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000e62:	f003 0320 	and.w	r3, r3, #32
 8000e66:	9306      	str	r3, [sp, #24]
 8000e68:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000e72:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	9307      	str	r3, [sp, #28]
 8000e7a:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000e7e:	f043 0302 	orr.w	r3, r3, #2
 8000e82:	64eb      	str	r3, [r5, #76]	@ 0x4c
 8000e84:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8000e86:	f003 0302 	and.w	r3, r3, #2
 8000e8a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000e8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e90:	9b08      	ldr	r3, [sp, #32]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000e92:	9217      	str	r2, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e94:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000e98:	a917      	add	r1, sp, #92	@ 0x5c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e9a:	9318      	str	r3, [sp, #96]	@ 0x60
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000e9c:	f004 fcb4 	bl	8005808 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ea0:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000ea2:	f043 0304 	orr.w	r3, r3, #4
 8000ea6:	64ab      	str	r3, [r5, #72]	@ 0x48
 8000ea8:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000eaa:	f003 0304 	and.w	r3, r3, #4
 8000eae:	9303      	str	r3, [sp, #12]
 8000eb0:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb2:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	64ab      	str	r3, [r5, #72]	@ 0x48
 8000eba:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8000ebc:	940c      	str	r4, [sp, #48]	@ 0x30
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ebe:	f003 0301 	and.w	r3, r3, #1
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ec2:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ec4:	9304      	str	r3, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ec6:	223c      	movs	r2, #60	@ 0x3c
 8000ec8:	a817      	add	r0, sp, #92	@ 0x5c
  ADC_MultiModeTypeDef multimode = {0};
 8000eca:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ece:	9b04      	ldr	r3, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ed0:	f008 faa2 	bl	8009418 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ed4:	2220      	movs	r2, #32
 8000ed6:	4621      	mov	r1, r4
 8000ed8:	a80f      	add	r0, sp, #60	@ 0x3c
 8000eda:	f008 fa9d 	bl	8009418 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000ede:	f44f 4700 	mov.w	r7, #32768	@ 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ee2:	e9c9 4401 	strd	r4, r4, [r9, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee6:	e9c9 440b 	strd	r4, r4, [r9, #44]	@ 0x2c
  hadc1.Init.GainCompensation = 0;
 8000eea:	f8c9 4010 	str.w	r4, [r9, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eee:	f8a9 401c 	strh.w	r4, [r9, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ef2:	f889 4024 	strb.w	r4, [r9, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ef6:	f889 4038 	strb.w	r4, [r9, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000efa:	f8c9 403c 	str.w	r4, [r9, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000efe:	f889 4040 	strb.w	r4, [r9, #64]	@ 0x40
  hadc1.Instance = ADC1;
 8000f02:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f06:	2501      	movs	r5, #1
 8000f08:	2404      	movs	r4, #4
  hadc1.Init.NbrOfConversion = 2;
 8000f0a:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f0c:	4648      	mov	r0, r9
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f0e:	e9c9 5405 	strd	r5, r4, [r9, #20]
  hadc1.Instance = ADC1;
 8000f12:	f8c9 2000 	str.w	r2, [r9]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000f16:	f8c9 700c 	str.w	r7, [r9, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000f1a:	f8c9 6020 	str.w	r6, [r9, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f1e:	f003 fad1 	bl	80044c4 <HAL_ADC_Init>
 8000f22:	b108      	cbz	r0, 8000f28 <main+0x100>
 8000f24:	b672      	cpsid	i
  while (1)
 8000f26:	e7fe      	b.n	8000f26 <main+0xfe>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f28:	900c      	str	r0, [sp, #48]	@ 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f2a:	a90c      	add	r1, sp, #48	@ 0x30
 8000f2c:	4648      	mov	r0, r9
 8000f2e:	f004 f92b 	bl	8005188 <HAL_ADCEx_MultiModeConfigChannel>
 8000f32:	b108      	cbz	r0, 8000f38 <main+0x110>
 8000f34:	b672      	cpsid	i
  while (1)
 8000f36:	e7fe      	b.n	8000f36 <main+0x10e>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f38:	4b6d      	ldr	r3, [pc, #436]	@ (80010f0 <main+0x2c8>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f3a:	f8ad 0080 	strh.w	r0, [sp, #128]	@ 0x80
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f3e:	f04f 0b09 	mov.w	fp, #9
  sConfigInjected.InjectedOffset = 0;
 8000f42:	e9cd 401b 	strd	r4, r0, [sp, #108]	@ 0x6c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f46:	e9cd 3b17 	strd	r3, fp, [sp, #92]	@ 0x5c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f4a:	f88d 0082 	strb.w	r0, [sp, #130]	@ 0x82
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000f4e:	f88d 008c 	strb.w	r0, [sp, #140]	@ 0x8c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f52:	f04f 087f 	mov.w	r8, #127	@ 0x7f
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f56:	f04f 0a84 	mov.w	sl, #132	@ 0x84
 8000f5a:	2380      	movs	r3, #128	@ 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f5c:	a917      	add	r1, sp, #92	@ 0x5c
 8000f5e:	4648      	mov	r0, r9
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f60:	e9cd a321 	strd	sl, r3, [sp, #132]	@ 0x84
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000f64:	9519      	str	r5, [sp, #100]	@ 0x64
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000f66:	961f      	str	r6, [sp, #124]	@ 0x7c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f68:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f6c:	f003 fe0e 	bl	8004b8c <HAL_ADCEx_InjectedConfigChannel>
 8000f70:	b108      	cbz	r0, 8000f76 <main+0x14e>
 8000f72:	b672      	cpsid	i
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <main+0x14c>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f76:	4a5f      	ldr	r2, [pc, #380]	@ (80010f4 <main+0x2cc>)
 8000f78:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f7c:	a917      	add	r1, sp, #92	@ 0x5c
 8000f7e:	4648      	mov	r0, r9
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f80:	e9cd 2317 	strd	r2, r3, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f84:	f003 fe02 	bl	8004b8c <HAL_ADCEx_InjectedConfigChannel>
 8000f88:	b108      	cbz	r0, 8000f8e <main+0x166>
 8000f8a:	b672      	cpsid	i
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <main+0x164>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f8e:	f8df e19c 	ldr.w	lr, [pc, #412]	@ 800112c <main+0x304>
  sConfig.Offset = 0;
 8000f92:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f94:	2206      	movs	r2, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f96:	a90f      	add	r1, sp, #60	@ 0x3c
 8000f98:	4648      	mov	r0, r9
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f9a:	e9cd 4811 	strd	r4, r8, [sp, #68]	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f9e:	e9cd e20f 	strd	lr, r2, [sp, #60]	@ 0x3c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fa2:	9413      	str	r4, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa4:	f003 fb82 	bl	80046ac <HAL_ADC_ConfigChannel>
 8000fa8:	b108      	cbz	r0, 8000fae <main+0x186>
 8000faa:	b672      	cpsid	i
  while (1)
 8000fac:	e7fe      	b.n	8000fac <main+0x184>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fae:	f8df c180 	ldr.w	ip, [pc, #384]	@ 8001130 <main+0x308>
 8000fb2:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb4:	a90f      	add	r1, sp, #60	@ 0x3c
 8000fb6:	4648      	mov	r0, r9
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fb8:	e9cd c30f 	strd	ip, r3, [sp, #60]	@ 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fbc:	f003 fb76 	bl	80046ac <HAL_ADC_ConfigChannel>
 8000fc0:	4601      	mov	r1, r0
 8000fc2:	b108      	cbz	r0, 8000fc8 <main+0x1a0>
 8000fc4:	b672      	cpsid	i
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <main+0x19e>
  hadc2.Instance = ADC2;
 8000fc8:	f8df 9168 	ldr.w	r9, [pc, #360]	@ 8001134 <main+0x30c>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000fcc:	9001      	str	r0, [sp, #4]
 8000fce:	223c      	movs	r2, #60	@ 0x3c
 8000fd0:	a817      	add	r0, sp, #92	@ 0x5c
 8000fd2:	f008 fa21 	bl	8009418 <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fd6:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8000fd8:	4a47      	ldr	r2, [pc, #284]	@ (80010f8 <main+0x2d0>)
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000fda:	f8c9 700c 	str.w	r7, [r9, #12]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000fde:	4648      	mov	r0, r9
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000fe0:	e9c9 1101 	strd	r1, r1, [r9, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000fe4:	e9c9 1504 	strd	r1, r5, [r9, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe8:	f8c9 4018 	str.w	r4, [r9, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000fec:	f8a9 101c 	strh.w	r1, [r9, #28]
  hadc2.Init.NbrOfConversion = 1;
 8000ff0:	f8c9 5020 	str.w	r5, [r9, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ff4:	f889 1024 	strb.w	r1, [r9, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000ff8:	f889 1038 	strb.w	r1, [r9, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ffc:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001000:	f889 1040 	strb.w	r1, [r9, #64]	@ 0x40
  hadc2.Instance = ADC2;
 8001004:	f8c9 2000 	str.w	r2, [r9]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001008:	f003 fa5c 	bl	80044c4 <HAL_ADC_Init>
 800100c:	b108      	cbz	r0, 8001012 <main+0x1ea>
 800100e:	b672      	cpsid	i
  while (1)
 8001010:	e7fe      	b.n	8001010 <main+0x1e8>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8001012:	4a3a      	ldr	r2, [pc, #232]	@ (80010fc <main+0x2d4>)
  sConfigInjected.InjectedOffset = 0;
 8001014:	901c      	str	r0, [sp, #112]	@ 0x70
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001016:	2380      	movs	r3, #128	@ 0x80
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001018:	f8ad 0080 	strh.w	r0, [sp, #128]	@ 0x80
  sConfigInjected.QueueInjectedContext = DISABLE;
 800101c:	f88d 0082 	strb.w	r0, [sp, #130]	@ 0x82
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001020:	f88d 008c 	strb.w	r0, [sp, #140]	@ 0x8c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001024:	a917      	add	r1, sp, #92	@ 0x5c
 8001026:	4648      	mov	r0, r9
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001028:	e9cd b518 	strd	fp, r5, [sp, #96]	@ 0x60
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800102c:	e9cd 841a 	strd	r8, r4, [sp, #104]	@ 0x68
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001030:	961f      	str	r6, [sp, #124]	@ 0x7c
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001032:	f8cd a084 	str.w	sl, [sp, #132]	@ 0x84
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001036:	9322      	str	r3, [sp, #136]	@ 0x88
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8001038:	9217      	str	r2, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800103a:	f003 fda7 	bl	8004b8c <HAL_ADCEx_InjectedConfigChannel>
 800103e:	b108      	cbz	r0, 8001044 <main+0x21c>
 8001040:	b672      	cpsid	i
  while (1)
 8001042:	e7fe      	b.n	8001042 <main+0x21a>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001044:	4b2a      	ldr	r3, [pc, #168]	@ (80010f0 <main+0x2c8>)
 8001046:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001048:	4648      	mov	r0, r9
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800104a:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800104e:	a917      	add	r1, sp, #92	@ 0x5c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001050:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001052:	f003 fd9b 	bl	8004b8c <HAL_ADCEx_InjectedConfigChannel>
 8001056:	4603      	mov	r3, r0
 8001058:	b108      	cbz	r0, 800105e <main+0x236>
 800105a:	b672      	cpsid	i
  while (1)
 800105c:	e7fe      	b.n	800105c <main+0x234>
  hcomp1.Instance = COMP1;
 800105e:	4828      	ldr	r0, [pc, #160]	@ (8001100 <main+0x2d8>)
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001060:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001064:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001068:	6043      	str	r3, [r0, #4]
  hcomp1.Instance = COMP1;
 800106a:	4b26      	ldr	r3, [pc, #152]	@ (8001104 <main+0x2dc>)
 800106c:	6003      	str	r3, [r0, #0]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 800106e:	2340      	movs	r3, #64	@ 0x40
 8001070:	6083      	str	r3, [r0, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001072:	f004 f8ed 	bl	8005250 <HAL_COMP_Init>
 8001076:	b108      	cbz	r0, 800107c <main+0x254>
 8001078:	b672      	cpsid	i
  while (1)
 800107a:	e7fe      	b.n	800107a <main+0x252>
  hcomp2.Instance = COMP2;
 800107c:	4822      	ldr	r0, [pc, #136]	@ (8001108 <main+0x2e0>)
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800107e:	4e23      	ldr	r6, [pc, #140]	@ (800110c <main+0x2e4>)
 8001080:	2300      	movs	r3, #0
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8001082:	2440      	movs	r4, #64	@ 0x40
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001084:	e9c0 6300 	strd	r6, r3, [r0]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001088:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800108c:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8001090:	6084      	str	r4, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8001092:	f004 f8dd 	bl	8005250 <HAL_COMP_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	b108      	cbz	r0, 800109e <main+0x276>
 800109a:	b672      	cpsid	i
  while (1)
 800109c:	e7fe      	b.n	800109c <main+0x274>
  hcomp4.Instance = COMP4;
 800109e:	481c      	ldr	r0, [pc, #112]	@ (8001110 <main+0x2e8>)
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80010a0:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80010a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80010a8:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp4.Instance = COMP4;
 80010ac:	4b19      	ldr	r3, [pc, #100]	@ (8001114 <main+0x2ec>)
 80010ae:	6003      	str	r3, [r0, #0]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80010b0:	f004 f8ce 	bl	8005250 <HAL_COMP_Init>
 80010b4:	b108      	cbz	r0, 80010ba <main+0x292>
 80010b6:	b672      	cpsid	i
  while (1)
 80010b8:	e7fe      	b.n	80010b8 <main+0x290>
  hcordic.Instance = CORDIC;
 80010ba:	4817      	ldr	r0, [pc, #92]	@ (8001118 <main+0x2f0>)
 80010bc:	4b17      	ldr	r3, [pc, #92]	@ (800111c <main+0x2f4>)
 80010be:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 80010c0:	f004 f966 	bl	8005390 <HAL_CORDIC_Init>
 80010c4:	4601      	mov	r1, r0
 80010c6:	b108      	cbz	r0, 80010cc <main+0x2a4>
 80010c8:	b672      	cpsid	i
  while (1)
 80010ca:	e7fe      	b.n	80010ca <main+0x2a2>
  hdac3.Instance = DAC3;
 80010cc:	4d14      	ldr	r5, [pc, #80]	@ (8001120 <main+0x2f8>)
  DAC_ChannelConfTypeDef sConfig = {0};
 80010ce:	2230      	movs	r2, #48	@ 0x30
 80010d0:	a817      	add	r0, sp, #92	@ 0x5c
 80010d2:	f008 f9a1 	bl	8009418 <memset>
  hdac3.Instance = DAC3;
 80010d6:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <main+0x2fc>)
 80010d8:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 80010da:	4628      	mov	r0, r5
 80010dc:	f004 fa00 	bl	80054e0 <HAL_DAC_Init>
 80010e0:	4602      	mov	r2, r0
 80010e2:	b348      	cbz	r0, 8001138 <main+0x310>
 80010e4:	b672      	cpsid	i
  while (1)
 80010e6:	e7fe      	b.n	80010e6 <main+0x2be>
 80010e8:	40021000 	.word	0x40021000
 80010ec:	48000800 	.word	0x48000800
 80010f0:	0c900008 	.word	0x0c900008
 80010f4:	32601000 	.word	0x32601000
 80010f8:	50000100 	.word	0x50000100
 80010fc:	cb8c0000 	.word	0xcb8c0000
 8001100:	200007e4 	.word	0x200007e4
 8001104:	40010200 	.word	0x40010200
 8001108:	200007c0 	.word	0x200007c0
 800110c:	40010204 	.word	0x40010204
 8001110:	2000079c 	.word	0x2000079c
 8001114:	4001020c 	.word	0x4001020c
 8001118:	20000774 	.word	0x20000774
 800111c:	40020c00 	.word	0x40020c00
 8001120:	20000760 	.word	0x20000760
 8001124:	50001000 	.word	0x50001000
 8001128:	20000874 	.word	0x20000874
 800112c:	04300002 	.word	0x04300002
 8001130:	14f00020 	.word	0x14f00020
 8001134:	20000808 	.word	0x20000808
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001138:	2302      	movs	r3, #2
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800113a:	e9cd 0019 	strd	r0, r0, [sp, #100]	@ 0x64
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800113e:	f8ad 0060 	strh.w	r0, [sp, #96]	@ 0x60
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001142:	901b      	str	r0, [sp, #108]	@ 0x6c
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001144:	901e      	str	r0, [sp, #120]	@ 0x78
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001146:	a917      	add	r1, sp, #92	@ 0x5c
 8001148:	4628      	mov	r0, r5
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800114a:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800114e:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001150:	f004 f9dc 	bl	800550c <HAL_DAC_ConfigChannel>
 8001154:	b108      	cbz	r0, 800115a <main+0x332>
 8001156:	b672      	cpsid	i
  while (1)
 8001158:	e7fe      	b.n	8001158 <main+0x330>
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800115a:	4628      	mov	r0, r5
 800115c:	2210      	movs	r2, #16
 800115e:	a917      	add	r1, sp, #92	@ 0x5c
 8001160:	f004 f9d4 	bl	800550c <HAL_DAC_ConfigChannel>
 8001164:	4603      	mov	r3, r0
 8001166:	b108      	cbz	r0, 800116c <main+0x344>
 8001168:	b672      	cpsid	i
  while (1)
 800116a:	e7fe      	b.n	800116a <main+0x342>
  hopamp1.Instance = OPAMP1;
 800116c:	489c      	ldr	r0, [pc, #624]	@ (80013e0 <main+0x5b8>)
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800116e:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8001172:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001176:	6103      	str	r3, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8001178:	7503      	strb	r3, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800117a:	6183      	str	r3, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800117c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800117e:	f44f 4540 	mov.w	r5, #49152	@ 0xc000
  hopamp1.Instance = OPAMP1;
 8001182:	4b98      	ldr	r3, [pc, #608]	@ (80013e4 <main+0x5bc>)
 8001184:	6003      	str	r3, [r0, #0]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001186:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800118a:	f004 fcfb 	bl	8005b84 <HAL_OPAMP_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	b108      	cbz	r0, 8001196 <main+0x36e>
 8001192:	b672      	cpsid	i
  while (1)
 8001194:	e7fe      	b.n	8001194 <main+0x36c>
  hopamp2.Instance = OPAMP2;
 8001196:	4894      	ldr	r0, [pc, #592]	@ (80013e8 <main+0x5c0>)
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8001198:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800119c:	6103      	str	r3, [r0, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 800119e:	7503      	strb	r3, [r0, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80011a0:	6183      	str	r3, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80011a2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp2.Instance = OPAMP2;
 80011a4:	4b91      	ldr	r3, [pc, #580]	@ (80013ec <main+0x5c4>)
 80011a6:	6003      	str	r3, [r0, #0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80011a8:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80011ac:	f004 fcea 	bl	8005b84 <HAL_OPAMP_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	b108      	cbz	r0, 80011b8 <main+0x390>
 80011b4:	b672      	cpsid	i
  while (1)
 80011b6:	e7fe      	b.n	80011b6 <main+0x38e>
  hopamp3.Instance = OPAMP3;
 80011b8:	488d      	ldr	r0, [pc, #564]	@ (80013f0 <main+0x5c8>)
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80011ba:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80011be:	6043      	str	r3, [r0, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80011c0:	6103      	str	r3, [r0, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80011c2:	6183      	str	r3, [r0, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80011c4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp3.Init.InternalOutput = ENABLE;
 80011c6:	2501      	movs	r5, #1
  hopamp3.Instance = OPAMP3;
 80011c8:	4b8a      	ldr	r3, [pc, #552]	@ (80013f4 <main+0x5cc>)
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 80011ca:	6084      	str	r4, [r0, #8]
  hopamp3.Instance = OPAMP3;
 80011cc:	6003      	str	r3, [r0, #0]
  hopamp3.Init.InternalOutput = ENABLE;
 80011ce:	7505      	strb	r5, [r0, #20]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 80011d0:	f004 fcd8 	bl	8005b84 <HAL_OPAMP_Init>
 80011d4:	4604      	mov	r4, r0
 80011d6:	b108      	cbz	r0, 80011dc <main+0x3b4>
 80011d8:	b672      	cpsid	i
  while (1)
 80011da:	e7fe      	b.n	80011da <main+0x3b2>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 80011dc:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011e0:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 80011e4:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 80011e8:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
 80011ec:	e9cd 0014 	strd	r0, r0, [sp, #80]	@ 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f0:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 80011f4:	9009      	str	r0, [sp, #36]	@ 0x24
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011f6:	4601      	mov	r1, r0
 80011f8:	2234      	movs	r2, #52	@ 0x34
 80011fa:	a817      	add	r0, sp, #92	@ 0x5c
 80011fc:	f008 f90c 	bl	8009418 <memset>
  htim1.Instance = TIM1;
 8001200:	487d      	ldr	r0, [pc, #500]	@ (80013f8 <main+0x5d0>)
 8001202:	4b7e      	ldr	r3, [pc, #504]	@ (80013fc <main+0x5d4>)
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8001204:	6145      	str	r5, [r0, #20]
  htim1.Instance = TIM1;
 8001206:	6003      	str	r3, [r0, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001208:	2520      	movs	r5, #32
 800120a:	f44f 53a6 	mov.w	r3, #5312	@ 0x14c0
 800120e:	e9c0 5302 	strd	r5, r3, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001212:	f44f 7380 	mov.w	r3, #256	@ 0x100
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8001216:	6044      	str	r4, [r0, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001218:	6184      	str	r4, [r0, #24]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800121a:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800121c:	f005 fb64 	bl	80068e8 <HAL_TIM_PWM_Init>
 8001220:	b108      	cbz	r0, 8001226 <main+0x3fe>
 8001222:	b672      	cpsid	i
  while (1)
 8001224:	e7fe      	b.n	8001224 <main+0x3fc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001226:	2570      	movs	r5, #112	@ 0x70
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001228:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800122a:	4873      	ldr	r0, [pc, #460]	@ (80013f8 <main+0x5d0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800122c:	9509      	str	r5, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800122e:	a909      	add	r1, sp, #36	@ 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001230:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001234:	f005 fcfe 	bl	8006c34 <HAL_TIMEx_MasterConfigSynchronization>
 8001238:	b108      	cbz	r0, 800123e <main+0x416>
 800123a:	b672      	cpsid	i
  while (1)
 800123c:	e7fe      	b.n	800123c <main+0x414>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 800123e:	2401      	movs	r4, #1
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8001240:	900e      	str	r0, [sp, #56]	@ 0x38
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8001242:	2302      	movs	r3, #2
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001244:	486c      	ldr	r0, [pc, #432]	@ (80013f8 <main+0x5d0>)
 8001246:	aa0c      	add	r2, sp, #48	@ 0x30
 8001248:	4621      	mov	r1, r4
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 800124a:	e9cd 340c 	strd	r3, r4, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800124e:	f005 fd91 	bl	8006d74 <HAL_TIMEx_ConfigBreakInput>
 8001252:	b108      	cbz	r0, 8001258 <main+0x430>
 8001254:	b672      	cpsid	i
  while (1)
 8001256:	e7fe      	b.n	8001256 <main+0x42e>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8001258:	2604      	movs	r6, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800125a:	4867      	ldr	r0, [pc, #412]	@ (80013f8 <main+0x5d0>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 800125c:	960c      	str	r6, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800125e:	aa0c      	add	r2, sp, #48	@ 0x30
 8001260:	4621      	mov	r1, r4
 8001262:	f005 fd87 	bl	8006d74 <HAL_TIMEx_ConfigBreakInput>
 8001266:	b108      	cbz	r0, 800126c <main+0x444>
 8001268:	b672      	cpsid	i
  while (1)
 800126a:	e7fe      	b.n	800126a <main+0x442>
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 800126c:	aa0c      	add	r2, sp, #48	@ 0x30
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 800126e:	2310      	movs	r3, #16
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001270:	4861      	ldr	r0, [pc, #388]	@ (80013f8 <main+0x5d0>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8001272:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8001274:	4621      	mov	r1, r4
 8001276:	f005 fd7d 	bl	8006d74 <HAL_TIMEx_ConfigBreakInput>
 800127a:	4602      	mov	r2, r0
 800127c:	b108      	cbz	r0, 8001282 <main+0x45a>
 800127e:	b672      	cpsid	i
  while (1)
 8001280:	e7fe      	b.n	8001280 <main+0x458>
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001282:	2160      	movs	r1, #96	@ 0x60
 8001284:	f44f 6326 	mov.w	r3, #2656	@ 0xa60
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001288:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800128c:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001290:	e9cd 130f 	strd	r1, r3, [sp, #60]	@ 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001294:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001296:	a90f      	add	r1, sp, #60	@ 0x3c
 8001298:	4857      	ldr	r0, [pc, #348]	@ (80013f8 <main+0x5d0>)
 800129a:	f005 fbe5 	bl	8006a68 <HAL_TIM_PWM_ConfigChannel>
 800129e:	b108      	cbz	r0, 80012a4 <main+0x47c>
 80012a0:	b672      	cpsid	i
  while (1)
 80012a2:	e7fe      	b.n	80012a2 <main+0x47a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012a4:	4854      	ldr	r0, [pc, #336]	@ (80013f8 <main+0x5d0>)
 80012a6:	4632      	mov	r2, r6
 80012a8:	a90f      	add	r1, sp, #60	@ 0x3c
 80012aa:	f005 fbdd 	bl	8006a68 <HAL_TIM_PWM_ConfigChannel>
 80012ae:	b108      	cbz	r0, 80012b4 <main+0x48c>
 80012b0:	b672      	cpsid	i
  while (1)
 80012b2:	e7fe      	b.n	80012b2 <main+0x48a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012b4:	4850      	ldr	r0, [pc, #320]	@ (80013f8 <main+0x5d0>)
 80012b6:	2208      	movs	r2, #8
 80012b8:	a90f      	add	r1, sp, #60	@ 0x3c
 80012ba:	f005 fbd5 	bl	8006a68 <HAL_TIM_PWM_ConfigChannel>
 80012be:	b108      	cbz	r0, 80012c4 <main+0x49c>
 80012c0:	b672      	cpsid	i
  while (1)
 80012c2:	e7fe      	b.n	80012c2 <main+0x49a>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80012c4:	f241 43bf 	movw	r3, #5311	@ 0x14bf
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012c8:	484b      	ldr	r0, [pc, #300]	@ (80013f8 <main+0x5d0>)
 80012ca:	220c      	movs	r2, #12
 80012cc:	a90f      	add	r1, sp, #60	@ 0x3c
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 80012ce:	e9cd 530f 	strd	r5, r3, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012d2:	f005 fbc9 	bl	8006a68 <HAL_TIM_PWM_ConfigChannel>
 80012d6:	4603      	mov	r3, r0
 80012d8:	b108      	cbz	r0, 80012de <main+0x4b6>
 80012da:	b672      	cpsid	i
  while (1)
 80012dc:	e7fe      	b.n	80012dc <main+0x4b4>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80012de:	f44f 6400 	mov.w	r4, #2048	@ 0x800
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80012e2:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80012e6:	e9cd 4017 	strd	r4, r0, [sp, #92]	@ 0x5c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80012ea:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 80012ee:	243f      	movs	r4, #63	@ 0x3f
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80012f0:	901b      	str	r0, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80012f2:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
  sBreakDeadTimeConfig.BreakFilter = 3;
 80012f6:	2203      	movs	r2, #3
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 80012f8:	e9cd 3419 	strd	r3, r4, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80012fc:	9020      	str	r0, [sp, #128]	@ 0x80
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012fe:	f44f 5400 	mov.w	r4, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001302:	483d      	ldr	r0, [pc, #244]	@ (80013f8 <main+0x5d0>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001304:	9323      	str	r3, [sp, #140]	@ 0x8c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001306:	a917      	add	r1, sp, #92	@ 0x5c
  sBreakDeadTimeConfig.BreakFilter = 3;
 8001308:	e9cd 421c 	strd	r4, r2, [sp, #112]	@ 0x70
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800130c:	e9cd 331e 	strd	r3, r3, [sp, #120]	@ 0x78
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001310:	e9cd 2321 	strd	r2, r3, [sp, #132]	@ 0x84
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001314:	f005 fce0 	bl	8006cd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001318:	4604      	mov	r4, r0
 800131a:	b108      	cbz	r0, 8001320 <main+0x4f8>
 800131c:	b672      	cpsid	i
  while (1)
 800131e:	e7fe      	b.n	800131e <main+0x4f6>
  HAL_TIM_MspPostInit(&htim1);
 8001320:	4835      	ldr	r0, [pc, #212]	@ (80013f8 <main+0x5d0>)
 8001322:	f001 fef7 	bl	8003114 <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 8001326:	4836      	ldr	r0, [pc, #216]	@ (8001400 <main+0x5d8>)
 8001328:	4936      	ldr	r1, [pc, #216]	@ (8001404 <main+0x5dc>)
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800132a:	6284      	str	r4, [r0, #40]	@ 0x28
  huart2.Init.BaudRate = 1843200;
 800132c:	f44f 12e1 	mov.w	r2, #1843200	@ 0x1c2000
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001330:	230c      	movs	r3, #12
  huart2.Init.BaudRate = 1843200;
 8001332:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001336:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800133a:	e9c0 4304 	strd	r4, r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800133e:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001342:	e9c0 4408 	strd	r4, r4, [r0, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001346:	f006 f82d 	bl	80073a4 <HAL_UART_Init>
 800134a:	b108      	cbz	r0, 8001350 <main+0x528>
 800134c:	b672      	cpsid	i
  while (1)
 800134e:	e7fe      	b.n	800134e <main+0x526>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001350:	2100      	movs	r1, #0
 8001352:	482b      	ldr	r0, [pc, #172]	@ (8001400 <main+0x5d8>)
 8001354:	f006 f878 	bl	8007448 <HAL_UARTEx_SetTxFifoThreshold>
 8001358:	4601      	mov	r1, r0
 800135a:	b108      	cbz	r0, 8001360 <main+0x538>
 800135c:	b672      	cpsid	i
  while (1)
 800135e:	e7fe      	b.n	800135e <main+0x536>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001360:	4827      	ldr	r0, [pc, #156]	@ (8001400 <main+0x5d8>)
 8001362:	f006 f8b3 	bl	80074cc <HAL_UARTEx_SetRxFifoThreshold>
 8001366:	b108      	cbz	r0, 800136c <main+0x544>
 8001368:	b672      	cpsid	i
  while (1)
 800136a:	e7fe      	b.n	800136a <main+0x542>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800136c:	4824      	ldr	r0, [pc, #144]	@ (8001400 <main+0x5d8>)
 800136e:	f006 f84d 	bl	800740c <HAL_UARTEx_DisableFifoMode>
 8001372:	4604      	mov	r4, r0
 8001374:	b108      	cbz	r0, 800137a <main+0x552>
 8001376:	b672      	cpsid	i
  while (1)
 8001378:	e7fe      	b.n	8001378 <main+0x550>
  MX_MotorControl_Init();
 800137a:	f001 f8a1 	bl	80024c0 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 800137e:	2201      	movs	r2, #1
 8001380:	2103      	movs	r1, #3
 8001382:	2026      	movs	r0, #38	@ 0x26
 8001384:	f004 f830 	bl	80053e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001388:	2026      	movs	r0, #38	@ 0x26
 800138a:	f004 f869 	bl	8005460 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 800138e:	4622      	mov	r2, r4
 8001390:	2103      	movs	r1, #3
 8001392:	200b      	movs	r0, #11
 8001394:	f004 f828 	bl	80053e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001398:	200b      	movs	r0, #11
 800139a:	f004 f861 	bl	8005460 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 800139e:	2201      	movs	r2, #1
 80013a0:	2104      	movs	r1, #4
 80013a2:	2018      	movs	r0, #24
 80013a4:	f004 f820 	bl	80053e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80013a8:	2018      	movs	r0, #24
 80013aa:	f004 f859 	bl	8005460 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80013ae:	4622      	mov	r2, r4
 80013b0:	4621      	mov	r1, r4
 80013b2:	2019      	movs	r0, #25
 80013b4:	f004 f818 	bl	80053e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80013b8:	2019      	movs	r0, #25
 80013ba:	f004 f851 	bl	8005460 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80013be:	4622      	mov	r2, r4
 80013c0:	2102      	movs	r1, #2
 80013c2:	2012      	movs	r0, #18
 80013c4:	f004 f810 	bl	80053e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013c8:	2012      	movs	r0, #18
 80013ca:	f004 f849 	bl	8005460 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 80013ce:	2028      	movs	r0, #40	@ 0x28
 80013d0:	4622      	mov	r2, r4
 80013d2:	2103      	movs	r1, #3
 80013d4:	f004 f808 	bl	80053e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013d8:	2028      	movs	r0, #40	@ 0x28
 80013da:	f004 f841 	bl	8005460 <HAL_NVIC_EnableIRQ>
  while (1)
 80013de:	e7fe      	b.n	80013de <main+0x5b6>
 80013e0:	20000724 	.word	0x20000724
 80013e4:	40010300 	.word	0x40010300
 80013e8:	200006e8 	.word	0x200006e8
 80013ec:	40010304 	.word	0x40010304
 80013f0:	200006ac 	.word	0x200006ac
 80013f4:	40010308 	.word	0x40010308
 80013f8:	20000660 	.word	0x20000660
 80013fc:	40012c00 	.word	0x40012c00
 8001400:	200005cc 	.word	0x200005cc
 8001404:	40004400 	.word	0x40004400

08001408 <Error_Handler>:
 8001408:	b672      	cpsid	i
  while (1)
 800140a:	e7fe      	b.n	800140a <Error_Handler+0x2>

0800140c <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 800140c:	4b01      	ldr	r3, [pc, #4]	@ (8001414 <MC_StartMotor1+0x8>)
 800140e:	6818      	ldr	r0, [r3, #0]
 8001410:	f000 b87c 	b.w	800150c <MCI_StartMotor>
 8001414:	20001ba0 	.word	0x20001ba0

08001418 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 8001418:	4b01      	ldr	r3, [pc, #4]	@ (8001420 <MC_StopMotor1+0x8>)
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	f000 b88c 	b.w	8001538 <MCI_StopMotor>
 8001420:	20001ba0 	.word	0x20001ba0

08001424 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 8001424:	4b01      	ldr	r3, [pc, #4]	@ (800142c <MC_GetSTMStateMotor1+0x8>)
 8001426:	6818      	ldr	r0, [r3, #0]
 8001428:	f000 b86a 	b.w	8001500 <MCI_GetSTMState>
 800142c:	20001ba0 	.word	0x20001ba0

08001430 <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 8001430:	2002      	movs	r0, #2
 8001432:	4770      	bx	lr

08001434 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop

08001438 <MC_APP_PostMediumFrequencyHook_M1>:
 * @brief Hook function called right after the Medium Frequency Task for Motor 1.
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop

0800143c <MCI_ExecSpeedRamp>:
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800143c:	f240 1c01 	movw	ip, #257	@ 0x101
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
 8001440:	2303      	movs	r3, #3
    pHandle->hFinalSpeed = hFinalSpeed;
 8001442:	8281      	strh	r1, [r0, #20]
    pHandle->hDurationms = hDurationms;
 8001444:	8302      	strh	r2, [r0, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001446:	f8a0 c006 	strh.w	ip, [r0, #6]
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
 800144a:	7203      	strb	r3, [r0, #8]

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop

08001450 <MCI_ExecTorqueRamp>:
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001450:	f240 2c01 	movw	ip, #513	@ 0x201
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 8001454:	2304      	movs	r3, #4
    pHandle->hFinalTorque = hFinalTorque;
 8001456:	82c1      	strh	r1, [r0, #22]
    pHandle->hDurationms = hDurationms;
 8001458:	8302      	strh	r2, [r0, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800145a:	f8a0 c006 	strh.w	ip, [r0, #6]
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 800145e:	7203      	strb	r3, [r0, #8]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop

08001464 <MCI_SetCurrentReferences>:
  * function.

  @sa MCI_SetCurrentReferences_F
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 8001464:	b082      	sub	sp, #8
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001466:	f240 3201 	movw	r2, #769	@ 0x301
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 800146a:	2304      	movs	r3, #4
    pHandle->Iqdref.q = Iqdref.q;
 800146c:	6241      	str	r1, [r0, #36]	@ 0x24
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800146e:	80c2      	strh	r2, [r0, #6]
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 8001470:	7203      	strb	r3, [r0, #8]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001472:	b002      	add	sp, #8
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop

08001478 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 8001478:	8843      	ldrh	r3, [r0, #2]
    pHandle->PastFaults |= hSetErrors;
 800147a:	f8b0 c004 	ldrh.w	ip, [r0, #4]
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 800147e:	430b      	orrs	r3, r1
 8001480:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 8001484:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors) & (~hResetErrors);
 8001488:	8043      	strh	r3, [r0, #2]
    pHandle->PastFaults |= hSetErrors;
 800148a:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED)
 8001490:	7983      	ldrb	r3, [r0, #6]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d000      	beq.n	8001498 <MCI_ExecBufferedCommands+0x8>
 8001496:	4770      	bx	lr
{
 8001498:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 800149a:	79c2      	ldrb	r2, [r0, #7]
 800149c:	2a02      	cmp	r2, #2
 800149e:	4604      	mov	r4, r0
 80014a0:	d01e      	beq.n	80014e0 <MCI_ExecBufferedCommands+0x50>
 80014a2:	2a03      	cmp	r2, #3
 80014a4:	d013      	beq.n	80014ce <MCI_ExecBufferedCommands+0x3e>
 80014a6:	2a01      	cmp	r2, #1
 80014a8:	d117      	bne.n	80014da <MCI_ExecBufferedCommands+0x4a>
      {
        case MCI_CMD_EXECSPEEDRAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80014aa:	6a03      	ldr	r3, [r0, #32]
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 2020 	strb.w	r2, [r3, #32]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 80014b2:	69c0      	ldr	r0, [r0, #28]
 80014b4:	2103      	movs	r1, #3
 80014b6:	f001 fae9 	bl	8002a8c <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 80014ba:	8b22      	ldrh	r2, [r4, #24]
 80014bc:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
 80014c0:	69e0      	ldr	r0, [r4, #28]
 80014c2:	f001 fae7 	bl	8002a94 <STC_ExecRamp>

        default:
          break;
      }

      if (commandHasBeenExecuted)
 80014c6:	b140      	cbz	r0, 80014da <MCI_ExecBufferedCommands+0x4a>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 80014c8:	2302      	movs	r3, #2
 80014ca:	71a3      	strb	r3, [r4, #6]
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80014cc:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80014ce:	6a02      	ldr	r2, [r0, #32]
 80014d0:	f882 3020 	strb.w	r3, [r2, #32]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80014d4:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80014d6:	60d0      	str	r0, [r2, #12]
      if (commandHasBeenExecuted)
 80014d8:	e7f6      	b.n	80014c8 <MCI_ExecBufferedCommands+0x38>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 80014da:	2303      	movs	r3, #3
 80014dc:	71a3      	strb	r3, [r4, #6]
}
 80014de:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 80014e0:	6a03      	ldr	r3, [r0, #32]
 80014e2:	2200      	movs	r2, #0
 80014e4:	f883 2020 	strb.w	r2, [r3, #32]
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 80014e8:	69c0      	ldr	r0, [r0, #28]
 80014ea:	2104      	movs	r1, #4
 80014ec:	f001 face 	bl	8002a8c <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 80014f0:	8b22      	ldrh	r2, [r4, #24]
 80014f2:	f9b4 1016 	ldrsh.w	r1, [r4, #22]
 80014f6:	69e0      	ldr	r0, [r4, #28]
 80014f8:	f001 facc 	bl	8002a94 <STC_ExecRamp>
          break;
 80014fc:	e7e3      	b.n	80014c6 <MCI_ExecBufferedCommands+0x36>
 80014fe:	bf00      	nop

08001500 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 8001500:	7840      	ldrb	r0, [r0, #1]
 8001502:	4770      	bx	lr

08001504 <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 8001504:	8880      	ldrh	r0, [r0, #4]
 8001506:	4770      	bx	lr

08001508 <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 8001508:	8840      	ldrh	r0, [r0, #2]
 800150a:	4770      	bx	lr

0800150c <MCI_StartMotor>:
{
 800150c:	b510      	push	{r4, lr}
 800150e:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001510:	f7ff fff6 	bl	8001500 <MCI_GetSTMState>
 8001514:	b108      	cbz	r0, 800151a <MCI_StartMotor+0xe>
  bool retVal = false;
 8001516:	2000      	movs	r0, #0
}
 8001518:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800151a:	4620      	mov	r0, r4
 800151c:	f7ff fff2 	bl	8001504 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001520:	2800      	cmp	r0, #0
 8001522:	d1f8      	bne.n	8001516 <MCI_StartMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001524:	4620      	mov	r0, r4
 8001526:	f7ff ffef 	bl	8001508 <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800152a:	2800      	cmp	r0, #0
 800152c:	d1f3      	bne.n	8001516 <MCI_StartMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 800152e:	2001      	movs	r0, #1
 8001530:	7020      	strb	r0, [r4, #0]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001532:	71a0      	strb	r0, [r4, #6]
}
 8001534:	bd10      	pop	{r4, pc}
 8001536:	bf00      	nop

08001538 <MCI_StopMotor>:
{
 8001538:	b538      	push	{r3, r4, r5, lr}
 800153a:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 800153c:	f7ff ffe0 	bl	8001500 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8001540:	4604      	mov	r4, r0
 8001542:	b118      	cbz	r0, 800154c <MCI_StopMotor+0x14>
 8001544:	f1b0 040c 	subs.w	r4, r0, #12
 8001548:	bf18      	it	ne
 800154a:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800154c:	4628      	mov	r0, r5
 800154e:	f7ff ffd9 	bl	8001504 <MCI_GetOccurredFaults>
 8001552:	b110      	cbz	r0, 800155a <MCI_StopMotor+0x22>
  bool retVal = false;
 8001554:	2400      	movs	r4, #0
}
 8001556:	4620      	mov	r0, r4
 8001558:	bd38      	pop	{r3, r4, r5, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 800155a:	4628      	mov	r0, r5
 800155c:	f7ff ffd4 	bl	8001508 <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8001560:	2800      	cmp	r0, #0
 8001562:	d1f7      	bne.n	8001554 <MCI_StopMotor+0x1c>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8001564:	2c00      	cmp	r4, #0
 8001566:	d0f5      	beq.n	8001554 <MCI_StopMotor+0x1c>
      pHandle->DirectCommand = MCI_STOP;
 8001568:	2305      	movs	r3, #5
 800156a:	702b      	strb	r3, [r5, #0]
      retVal = true;
 800156c:	e7f3      	b.n	8001556 <MCI_StopMotor+0x1e>
 800156e:	bf00      	nop

08001570 <MCI_FaultAcknowledged>:
{
 8001570:	b510      	push	{r4, lr}
 8001572:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001574:	f7ff ffc4 	bl	8001500 <MCI_GetSTMState>
 8001578:	280b      	cmp	r0, #11
 800157a:	d001      	beq.n	8001580 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 800157c:	2000      	movs	r0, #0
}
 800157e:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001580:	4620      	mov	r0, r4
 8001582:	f7ff ffc1 	bl	8001508 <MCI_GetCurrentFaults>
 8001586:	2800      	cmp	r0, #0
 8001588:	d1f8      	bne.n	800157c <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 800158a:	2302      	movs	r3, #2
 800158c:	7023      	strb	r3, [r4, #0]
      pHandle->PastFaults = MC_NO_FAULTS;
 800158e:	80a0      	strh	r0, [r4, #4]
      reVal = true;
 8001590:	2001      	movs	r0, #1
}
 8001592:	bd10      	pop	{r4, pc}

08001594 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8001594:	8883      	ldrh	r3, [r0, #4]
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8001596:	8840      	ldrh	r0, [r0, #2]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 8001598:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop

080015a0 <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 80015a0:	7a00      	ldrb	r0, [r0, #8]
 80015a2:	4770      	bx	lr

080015a4 <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 80015a4:	79c3      	ldrb	r3, [r0, #7]
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d013      	beq.n	80015d2 <MCI_GetImposedMotorDirection+0x2e>
 80015aa:	2b03      	cmp	r3, #3
 80015ac:	d009      	beq.n	80015c2 <MCI_GetImposedMotorDirection+0x1e>
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d117      	bne.n	80015e2 <MCI_GetImposedMotorDirection+0x3e>
    {
      case MCI_CMD_EXECSPEEDRAMP:
      {
        if (pHandle->hFinalSpeed < 0)
 80015b2:	f9b0 3014 	ldrsh.w	r3, [r0, #20]
  int16_t retVal = 1;
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	bfb4      	ite	lt
 80015ba:	f04f 30ff 	movlt.w	r0, #4294967295
 80015be:	2001      	movge	r0, #1
 80015c0:	4770      	bx	lr
        break;
      }

      case MCI_CMD_SETCURRENTREFERENCES:
      {
        if (pHandle->Iqdref.q < 0)
 80015c2:	f9b0 3024 	ldrsh.w	r3, [r0, #36]	@ 0x24
  int16_t retVal = 1;
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	bfb4      	ite	lt
 80015ca:	f04f 30ff 	movlt.w	r0, #4294967295
 80015ce:	2001      	movge	r0, #1
 80015d0:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 80015d2:	f9b0 3016 	ldrsh.w	r3, [r0, #22]
  int16_t retVal = 1;
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	bfb4      	ite	lt
 80015da:	f04f 30ff 	movlt.w	r0, #4294967295
 80015de:	2001      	movge	r0, #1
 80015e0:	4770      	bx	lr
 80015e2:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop

080015e8 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 80015e8:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop

080015f0 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 80015f0:	f9b0 0016 	ldrsh.w	r0, [r0, #22]
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop

080015f8 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 80015f8:	8b00      	ldrh	r0, [r0, #24]
 80015fa:	4770      	bx	lr

080015fc <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 80015fc:	69c3      	ldr	r3, [r0, #28]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 8001602:	61da      	str	r2, [r3, #28]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop

08001608 <MCI_GetAvrgMecSpeedUnit>:
static inline SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 8001608:	69c3      	ldr	r3, [r0, #28]
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 800160a:	6958      	ldr	r0, [r3, #20]
 800160c:	f007 baf6 	b.w	8008bfc <SPD_GetAvrgMecSpeedUnit>

08001610 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8001610:	69c0      	ldr	r0, [r0, #28]
 8001612:	f001 ba37 	b.w	8002a84 <STC_GetMecSpeedRefUnit>
 8001616:	bf00      	nop

08001618 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8001618:	6a03      	ldr	r3, [r0, #32]
 800161a:	6818      	ldr	r0, [r3, #0]
 800161c:	b283      	uxth	r3, r0
 800161e:	f36f 000f 	bfc	r0, #0, #16
{
 8001622:	b082      	sub	sp, #8
#endif
}
 8001624:	4318      	orrs	r0, r3
 8001626:	b002      	add	sp, #8
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop

0800162c <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 800162c:	6a03      	ldr	r3, [r0, #32]
 800162e:	6858      	ldr	r0, [r3, #4]
 8001630:	b283      	uxth	r3, r0
 8001632:	f36f 000f 	bfc	r0, #0, #16
{
 8001636:	b082      	sub	sp, #8
#endif
}
 8001638:	4318      	orrs	r0, r3
 800163a:	b002      	add	sp, #8
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop

08001640 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8001640:	6a03      	ldr	r3, [r0, #32]
 8001642:	6898      	ldr	r0, [r3, #8]
 8001644:	b283      	uxth	r3, r0
 8001646:	f36f 000f 	bfc	r0, #0, #16
{
 800164a:	b082      	sub	sp, #8
#endif
}
 800164c:	4318      	orrs	r0, r3
 800164e:	b002      	add	sp, #8
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop

08001654 <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 8001654:	6a03      	ldr	r3, [r0, #32]
 8001656:	68d8      	ldr	r0, [r3, #12]
 8001658:	b283      	uxth	r3, r0
 800165a:	f36f 000f 	bfc	r0, #0, #16
{
 800165e:	b082      	sub	sp, #8
#endif
}
 8001660:	4318      	orrs	r0, r3
 8001662:	b002      	add	sp, #8
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop

08001668 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 8001668:	6a03      	ldr	r3, [r0, #32]
 800166a:	f8d3 0012 	ldr.w	r0, [r3, #18]
 800166e:	b283      	uxth	r3, r0
 8001670:	f36f 000f 	bfc	r0, #0, #16
{
 8001674:	b082      	sub	sp, #8
#endif
}
 8001676:	4318      	orrs	r0, r3
 8001678:	b002      	add	sp, #8
 800167a:	4770      	bx	lr

0800167c <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 800167c:	6a03      	ldr	r3, [r0, #32]
 800167e:	f8d3 0016 	ldr.w	r0, [r3, #22]
 8001682:	b283      	uxth	r3, r0
 8001684:	f36f 000f 	bfc	r0, #0, #16
{
 8001688:	b082      	sub	sp, #8
#endif
}
 800168a:	4318      	orrs	r0, r3
 800168c:	b002      	add	sp, #8
 800168e:	4770      	bx	lr

08001690 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8001690:	6a03      	ldr	r3, [r0, #32]
#endif
}
 8001692:	f9b3 001a 	ldrsh.w	r0, [r3, #26]
 8001696:	4770      	bx	lr

08001698 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8001698:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 800169a:	e9d0 0407 	ldrd	r0, r4, [r0, #28]
 800169e:	f001 fa7b 	bl	8002b98 <STC_GetDefaultIqdref>
 80016a2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80016a6:	81a0      	strh	r0, [r4, #12]
 80016a8:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80016aa:	bd10      	pop	{r4, pc}

080016ac <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format.
  * @retval Stator values alpha and beta in alphabeta_t format.
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 80016ac:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 80016b0:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 80016b4:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 80016b8:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 80016bc:	fb10 f202 	smulbb	r2, r0, r2
 80016c0:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 80016c4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 80016c8:	b084      	sub	sp, #16
 80016ca:	b203      	sxth	r3, r0
  if (wbeta_tmp > INT16_MAX)
 80016cc:	da05      	bge.n	80016da <MCM_Clarke+0x2e>
 80016ce:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 80016d0:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 80016d4:	da0c      	bge.n	80016f0 <MCM_Clarke+0x44>
 80016d6:	4a09      	ldr	r2, [pc, #36]	@ (80016fc <MCM_Clarke+0x50>)
 80016d8:	e001      	b.n	80016de <MCM_Clarke+0x32>
 80016da:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  else
  {
    /* Nothing to do */
  }

  return (Output);
 80016de:	b29b      	uxth	r3, r3
 80016e0:	2000      	movs	r0, #0
 80016e2:	f363 000f 	bfi	r0, r3, #0, #16
 80016e6:	b293      	uxth	r3, r2
 80016e8:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016ec:	b004      	add	sp, #16
 80016ee:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <MCM_Clarke+0x50>)
 80016f2:	b20a      	sxth	r2, r1
 80016f4:	4282      	cmp	r2, r0
 80016f6:	bfb8      	it	lt
 80016f8:	4602      	movlt	r2, r0
 80016fa:	e7f0      	b.n	80016de <MCM_Clarke+0x32>
 80016fc:	ffff8001 	.word	0xffff8001

08001700 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule 11.4 A�Conversion�should�not�be�performed�between�a�
   * pointer�to�object and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001700:	4b06      	ldr	r3, [pc, #24]	@ (800171c <MCM_Trig_Functions+0x1c>)
  /* Misra  violation Rule�11.4 A�Conversion�should�not�be�performed�between�a
   * pointer�to�object and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8001702:	f100 40ff 	add.w	r0, r0, #2139095040	@ 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001706:	f04f 1260 	mov.w	r2, #6291552	@ 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 800170a:	f500 00fe 	add.w	r0, r0, #8323072	@ 0x7f0000
{
 800170e:	b082      	sub	sp, #8
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001710:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001712:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(const CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001714:	6898      	ldr	r0, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule�11.4 A�Conversion�should�not�be�performed between�a
   * pointer�to object and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
}
 8001716:	b002      	add	sp, #8
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40020c00 	.word	0x40020c00

08001720 <MCM_Park>:
{
 8001720:	b530      	push	{r4, r5, lr}
 8001722:	4605      	mov	r5, r0
 8001724:	4604      	mov	r4, r0
 8001726:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8001728:	4608      	mov	r0, r1
 800172a:	f7ff ffe9 	bl	8001700 <MCM_Trig_Functions>
 800172e:	b22d      	sxth	r5, r5
 8001730:	b201      	sxth	r1, r0
 8001732:	1424      	asrs	r4, r4, #16
 8001734:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8001736:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800173a:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 800173e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001742:	da05      	bge.n	8001750 <MCM_Park+0x30>
 8001744:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 8001746:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 800174a:	da22      	bge.n	8001792 <MCM_Park+0x72>
 800174c:	4a14      	ldr	r2, [pc, #80]	@ (80017a0 <MCM_Park+0x80>)
 800174e:	e001      	b.n	8001754 <MCM_Park+0x34>
 8001750:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8001754:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001758:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 800175c:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001760:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 8001764:	da04      	bge.n	8001770 <MCM_Park+0x50>
  else if (wqd_tmp < (-32768))
 8001766:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800176a:	da0c      	bge.n	8001786 <MCM_Park+0x66>
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <MCM_Park+0x80>)
 800176e:	e001      	b.n	8001774 <MCM_Park+0x54>
 8001770:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return (Output);
 8001774:	b292      	uxth	r2, r2
 8001776:	2000      	movs	r0, #0
 8001778:	f362 000f 	bfi	r0, r2, #0, #16
 800177c:	b29b      	uxth	r3, r3
 800177e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8001782:	b005      	add	sp, #20
 8001784:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 8001786:	4906      	ldr	r1, [pc, #24]	@ (80017a0 <MCM_Park+0x80>)
 8001788:	b21b      	sxth	r3, r3
 800178a:	428b      	cmp	r3, r1
 800178c:	bfb8      	it	lt
 800178e:	460b      	movlt	r3, r1
 8001790:	e7f0      	b.n	8001774 <MCM_Park+0x54>
    hqd_tmp = ((int16_t)wqd_tmp);
 8001792:	4b03      	ldr	r3, [pc, #12]	@ (80017a0 <MCM_Park+0x80>)
 8001794:	b212      	sxth	r2, r2
 8001796:	429a      	cmp	r2, r3
 8001798:	bfb8      	it	lt
 800179a:	461a      	movlt	r2, r3
 800179c:	e7da      	b.n	8001754 <MCM_Park+0x34>
 800179e:	bf00      	nop
 80017a0:	ffff8001 	.word	0xffff8001

080017a4 <MCM_Rev_Park>:
{
 80017a4:	b530      	push	{r4, r5, lr}
 80017a6:	4605      	mov	r5, r0
 80017a8:	b085      	sub	sp, #20
 80017aa:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80017ac:	4608      	mov	r0, r1
 80017ae:	f7ff ffa7 	bl	8001700 <MCM_Trig_Functions>
 80017b2:	1424      	asrs	r4, r4, #16
 80017b4:	1402      	asrs	r2, r0, #16
 80017b6:	b22d      	sxth	r5, r5
 80017b8:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 80017ba:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 80017be:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 80017c2:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 80017c6:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 80017ca:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 80017ce:	2000      	movs	r0, #0
 80017d0:	f363 000f 	bfi	r0, r3, #0, #16
 80017d4:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 80017d8:	f364 401f 	bfi	r0, r4, #16, #16
}
 80017dc:	b005      	add	sp, #20
 80017de:	bd30      	pop	{r4, r5, pc}

080017e0 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 80017e0:	2800      	cmp	r0, #0
 80017e2:	dd09      	ble.n	80017f8 <MCM_Sqrt+0x18>
 80017e4:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* Disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 80017e6:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <MCM_Sqrt+0x1c>)
 80017e8:	f240 1269 	movw	r2, #361	@ 0x169
 80017ec:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 80017ee:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 80017f0:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80017f2:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 80017f4:	b662      	cpsie	i
}
 80017f6:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 80017f8:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 80017fa:	4770      	bx	lr
 80017fc:	40020c00 	.word	0x40020c00

08001800 <MCboot>:
{
  /* USER CODE BEGIN MCboot 0 */

  /* USER CODE END MCboot 0 */

  if (MC_NULL == pMCIList)
 8001800:	b318      	cbz	r0, 800184a <MCboot+0x4a>
{
 8001802:	b510      	push	{r4, lr}
    bMCBootCompleted = (uint8_t )0;

    /*************************************************/
    /*    FOC initialization         */
    /*************************************************/
    pMCIList[M1] = &Mci[M1];
 8001804:	4a11      	ldr	r2, [pc, #68]	@ (800184c <MCboot+0x4c>)
    bMCBootCompleted = (uint8_t )0;
 8001806:	4c12      	ldr	r4, [pc, #72]	@ (8001850 <MCboot+0x50>)
    pMCIList[M1] = &Mci[M1];
 8001808:	6002      	str	r2, [r0, #0]
    bMCBootCompleted = (uint8_t )0;
 800180a:	2300      	movs	r3, #0
 800180c:	7023      	strb	r3, [r4, #0]
    FOC_Init();
 800180e:	f000 f9f9 	bl	8001c04 <FOC_Init>

    ASPEP_start(&aspepOverUartA);
 8001812:	4810      	ldr	r0, [pc, #64]	@ (8001854 <MCboot+0x54>)
 8001814:	f7fe fec0 	bl	8000598 <ASPEP_start>
    /* USER CODE END MCboot 1 */

    /******************************************************/
    /*   PID component initialization: speed regulation   */
    /******************************************************/
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001818:	480f      	ldr	r0, [pc, #60]	@ (8001858 <MCboot+0x58>)
 800181a:	f006 f84f 	bl	80078bc <PID_HandleInit>

    /****************************************************/
    /*   Virtual speed sensor component initialization  */
    /****************************************************/
    VSS_Init(&VirtualSpeedSensorM1);
 800181e:	480f      	ldr	r0, [pc, #60]	@ (800185c <MCboot+0x5c>)
 8001820:	f007 fd04 	bl	800922c <VSS_Init>

    /********************************************************/
    /*   Bus voltage sensor component initialization        */
    /********************************************************/
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 8001824:	480e      	ldr	r0, [pc, #56]	@ (8001860 <MCboot+0x60>)
 8001826:	f001 f84b 	bl	80028c0 <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 800182a:	480e      	ldr	r0, [pc, #56]	@ (8001864 <MCboot+0x64>)
 800182c:	f007 f84c 	bl	80088c8 <RVBS_Init>

    /*******************************************************/
    /*   Temperature measurement component initialization  */
    /*******************************************************/
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 8001830:	480d      	ldr	r0, [pc, #52]	@ (8001868 <MCboot+0x68>)
 8001832:	f001 f845 	bl	80028c0 <RCM_RegisterRegConv>
    NTC_Init(&TempSensor_M1);
 8001836:	480d      	ldr	r0, [pc, #52]	@ (800186c <MCboot+0x6c>)
 8001838:	f005 fff6 	bl	8007828 <NTC_Init>

    /* Applicative hook in MCBoot() */
    MC_APP_BootHook();
 800183c:	f7ff fdfa 	bl	8001434 <MC_APP_BootHook>

    /**************************************/
    /*    Start timers synchronously      */
    /**************************************/
    startTimers();
 8001840:	f000 fe5c 	bl	80024fc <startTimers>

    /* USER CODE BEGIN MCboot 2 */

    /* USER CODE END MCboot 2 */

    bMCBootCompleted = 1U;
 8001844:	2301      	movs	r3, #1
 8001846:	7023      	strb	r3, [r4, #0]
  }
}
 8001848:	bd10      	pop	{r4, pc}
 800184a:	4770      	bx	lr
 800184c:	20000000 	.word	0x20000000
 8001850:	2000090c 	.word	0x2000090c
 8001854:	20000454 	.word	0x20000454
 8001858:	20000338 	.word	0x20000338
 800185c:	200003c0 	.word	0x200003c0
 8001860:	20000388 	.word	0x20000388
 8001864:	20000374 	.word	0x20000374
 8001868:	200003b0 	.word	0x200003b0
 800186c:	20000398 	.word	0x20000398

08001870 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001870:	4b01      	ldr	r3, [pc, #4]	@ (8001878 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001872:	8018      	strh	r0, [r3, #0]
}
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	20000910 	.word	0x20000910

0800187c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 800187c:	4b03      	ldr	r3, [pc, #12]	@ (800188c <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800187e:	8818      	ldrh	r0, [r3, #0]
 8001880:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001882:	fab0 f080 	clz	r0, r0
 8001886:	0940      	lsrs	r0, r0, #5
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	20000910 	.word	0x20000910

08001890 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001890:	4b01      	ldr	r3, [pc, #4]	@ (8001898 <TSK_SetStopPermanencyTimeM1+0x8>)
 8001892:	8018      	strh	r0, [r3, #0]
}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	2000090e 	.word	0x2000090e

0800189c <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 800189c:	4b03      	ldr	r3, [pc, #12]	@ (80018ac <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800189e:	8818      	ldrh	r0, [r3, #0]
 80018a0:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80018a2:	fab0 f080 	clz	r0, r0
 80018a6:	0940      	lsrs	r0, r0, #5
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	2000090e 	.word	0x2000090e

080018b0 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 80018b0:	b508      	push	{r3, lr}
  bMotorNbr = 0;

  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */
  FOC_HighFrequencyTask(bMotorNbr);
 80018b2:	2000      	movs	r0, #0
 80018b4:	f000 fbb0 	bl	8002018 <FOC_HighFrequencyTask>

  /* USER CODE BEGIN HighFrequencyTask 1 */

  /* USER CODE END HighFrequencyTask 1 */
  GLOBAL_TIMESTAMP++;
 80018b8:	4a06      	ldr	r2, [pc, #24]	@ (80018d4 <TSK_HighFrequencyTask+0x24>)
  if (0U == MCPA_UART_A.Mark)
 80018ba:	4807      	ldr	r0, [pc, #28]	@ (80018d8 <TSK_HighFrequencyTask+0x28>)
  GLOBAL_TIMESTAMP++;
 80018bc:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 80018be:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 80018c2:	3301      	adds	r3, #1
 80018c4:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 80018c6:	b909      	cbnz	r1, 80018cc <TSK_HighFrequencyTask+0x1c>
    MCPA_dataLog (&MCPA_UART_A);
  }

  return (bMotorNbr);

}
 80018c8:	2000      	movs	r0, #0
 80018ca:	bd08      	pop	{r3, pc}
    MCPA_dataLog (&MCPA_UART_A);
 80018cc:	f005 fe74 	bl	80075b8 <MCPA_dataLog>
}
 80018d0:	2000      	movs	r0, #0
 80018d2:	bd08      	pop	{r3, pc}
 80018d4:	20001bc0 	.word	0x20001bc0
 80018d8:	20000418 	.word	0x20000418

080018dc <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 80018dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint8_t lbmotor = M1;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  if (M1 == bMotor)
 80018de:	4604      	mov	r4, r0
 80018e0:	b198      	cbz	r0, 800190a <TSK_SafetyTask_PWMOFF+0x2e>
  {
    /* Nothing to do */
  }

/* Due to warning array subscript 1 is above array bounds of PWMC_Handle_t *[1] [-Warray-bounds] */
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 80018e2:	4e1a      	ldr	r6, [pc, #104]	@ (800194c <TSK_SafetyTask_PWMOFF+0x70>)
 80018e4:	6830      	ldr	r0, [r6, #0]
 80018e6:	f000 ffcf 	bl	8002888 <PWMC_IsFaultOccurred>
 80018ea:	4601      	mov	r1, r0
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 80018ec:	4d18      	ldr	r5, [pc, #96]	@ (8001950 <TSK_SafetyTask_PWMOFF+0x74>)
 80018ee:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80018f2:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80018f6:	43ca      	mvns	r2, r1
 80018f8:	4628      	mov	r0, r5
 80018fa:	b292      	uxth	r2, r2
 80018fc:	f7ff fdbc 	bl	8001478 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001900:	4628      	mov	r0, r5
 8001902:	f7ff fe47 	bl	8001594 <MCI_GetFaultState>
 8001906:	b9b8      	cbnz	r0, 8001938 <TSK_SafetyTask_PWMOFF+0x5c>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
static inline uint16_t RCM_GetRegularConv(const RegConv_t *regConv)
{
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  return ((MC_NULL == regConv) ? 0U : regConv->data);
#else
  return (regConv->data);
 800190a:	4b12      	ldr	r3, [pc, #72]	@ (8001954 <TSK_SafetyTask_PWMOFF+0x78>)
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 800190c:	4812      	ldr	r0, [pc, #72]	@ (8001958 <TSK_SafetyTask_PWMOFF+0x7c>)
 800190e:	8959      	ldrh	r1, [r3, #10]
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001910:	4e0e      	ldr	r6, [pc, #56]	@ (800194c <TSK_SafetyTask_PWMOFF+0x70>)
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 8001912:	f005 ff9b 	bl	800784c <NTC_CalcAvTemp>
 8001916:	4607      	mov	r7, r0
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001918:	6830      	ldr	r0, [r6, #0]
 800191a:	f000 ffb5 	bl	8002888 <PWMC_IsFaultOccurred>
 800191e:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <TSK_SafetyTask_PWMOFF+0x80>)
 8001920:	4605      	mov	r5, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8001922:	8959      	ldrh	r1, [r3, #10]
 8001924:	480e      	ldr	r0, [pc, #56]	@ (8001960 <TSK_SafetyTask_PWMOFF+0x84>)
 8001926:	f006 ffd5 	bl	80088d4 <RVBS_CalcAvVbus>
 800192a:	4307      	orrs	r7, r0
 800192c:	f007 070e 	and.w	r7, r7, #14
 8001930:	ea45 0107 	orr.w	r1, r5, r7
 8001934:	b289      	uxth	r1, r1
 8001936:	e7d9      	b.n	80018ec <TSK_SafetyTask_PWMOFF+0x10>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001938:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800193c:	f000 ff6e 	bl	800281c <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001940:	4620      	mov	r0, r4
}
 8001942:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 8001946:	f000 b927 	b.w	8001b98 <FOC_Clear>
 800194a:	bf00      	nop
 800194c:	20000908 	.word	0x20000908
 8001950:	20000000 	.word	0x20000000
 8001954:	200003b0 	.word	0x200003b0
 8001958:	20000398 	.word	0x20000398
 800195c:	20000388 	.word	0x20000388
 8001960:	20000374 	.word	0x20000374

08001964 <TSK_SafetyTask>:
{
 8001964:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8001966:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <TSK_SafetyTask+0x14>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d000      	beq.n	8001970 <TSK_SafetyTask+0xc>
}
 800196e:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001970:	2000      	movs	r0, #0
 8001972:	f7ff ffb3 	bl	80018dc <TSK_SafetyTask_PWMOFF>
}
 8001976:	bd08      	pop	{r3, pc}
 8001978:	2000090c 	.word	0x2000090c

0800197c <MC_RunMotorControlTasks>:
  if (0U == bMCBootCompleted)
 800197c:	4b1e      	ldr	r3, [pc, #120]	@ (80019f8 <MC_RunMotorControlTasks+0x7c>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	b1cb      	cbz	r3, 80019b6 <MC_RunMotorControlTasks+0x3a>
{
 8001982:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001984:	4c1d      	ldr	r4, [pc, #116]	@ (80019fc <MC_RunMotorControlTasks+0x80>)
 8001986:	8823      	ldrh	r3, [r4, #0]
 8001988:	b1b3      	cbz	r3, 80019b8 <MC_RunMotorControlTasks+0x3c>
      hMFTaskCounterM1--;
 800198a:	3b01      	subs	r3, #1
 800198c:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 800198e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a00 <MC_RunMotorControlTasks+0x84>)
      hMFTaskCounterM1--;
 8001990:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001992:	8813      	ldrh	r3, [r2, #0]
 8001994:	b29b      	uxth	r3, r3
 8001996:	b11b      	cbz	r3, 80019a0 <MC_RunMotorControlTasks+0x24>
      hBootCapDelayCounterM1--;
 8001998:	8813      	ldrh	r3, [r2, #0]
 800199a:	3b01      	subs	r3, #1
 800199c:	b29b      	uxth	r3, r3
 800199e:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 80019a0:	4a18      	ldr	r2, [pc, #96]	@ (8001a04 <MC_RunMotorControlTasks+0x88>)
 80019a2:	8813      	ldrh	r3, [r2, #0]
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	b11b      	cbz	r3, 80019b0 <MC_RunMotorControlTasks+0x34>
      hStopPermanencyCounterM1--;
 80019a8:	8813      	ldrh	r3, [r2, #0]
 80019aa:	3b01      	subs	r3, #1
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	8013      	strh	r3, [r2, #0]
    TSK_SafetyTask();
 80019b0:	f7ff ffd8 	bl	8001964 <TSK_SafetyTask>
}
 80019b4:	bd70      	pop	{r4, r5, r6, pc}
 80019b6:	4770      	bx	lr
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 80019b8:	4d13      	ldr	r5, [pc, #76]	@ (8001a08 <MC_RunMotorControlTasks+0x8c>)
      TSK_MediumFrequencyTaskM1();
 80019ba:	f000 f9bb 	bl	8001d34 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 80019be:	f7ff fd3b 	bl	8001438 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 80019c2:	4629      	mov	r1, r5
 80019c4:	f851 0b0c 	ldr.w	r0, [r1], #12
 80019c8:	6883      	ldr	r3, [r0, #8]
 80019ca:	4798      	blx	r3
 80019cc:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 80019ce:	b130      	cbz	r0, 80019de <MC_RunMotorControlTasks+0x62>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 80019d0:	4629      	mov	r1, r5
 80019d2:	220a      	movs	r2, #10
 80019d4:	f851 0b08 	ldr.w	r0, [r1], #8
 80019d8:	6803      	ldr	r3, [r0, #0]
 80019da:	4798      	blx	r3
 80019dc:	b908      	cbnz	r0, 80019e2 <MC_RunMotorControlTasks+0x66>
{
 80019de:	2301      	movs	r3, #1
 80019e0:	e7d5      	b.n	800198e <MC_RunMotorControlTasks+0x12>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 80019e2:	4628      	mov	r0, r5
 80019e4:	f000 fca8 	bl	8002338 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 80019e8:	6828      	ldr	r0, [r5, #0]
 80019ea:	89ea      	ldrh	r2, [r5, #14]
 80019ec:	6846      	ldr	r6, [r0, #4]
 80019ee:	68a9      	ldr	r1, [r5, #8]
 80019f0:	230a      	movs	r3, #10
 80019f2:	47b0      	blx	r6
 80019f4:	e7f3      	b.n	80019de <MC_RunMotorControlTasks+0x62>
 80019f6:	bf00      	nop
 80019f8:	2000090c 	.word	0x2000090c
 80019fc:	20000912 	.word	0x20000912
 8001a00:	20000910 	.word	0x20000910
 8001a04:	2000090e 	.word	0x2000090e
 8001a08:	20000444 	.word	0x20000444

08001a0c <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001a0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
   FOC_Clear(M1);
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f000 f8c2 	bl	8001b98 <FOC_Clear>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001a14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8001a18:	4802      	ldr	r0, [pc, #8]	@ (8001a24 <TSK_HardwareFaultTask+0x18>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2180      	movs	r1, #128	@ 0x80
 8001a1e:	f7ff bd2b 	b.w	8001478 <MCI_FaultProcessing>
 8001a22:	bf00      	nop
 8001a24:	20000000 	.word	0x20000000

08001a28 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001a28:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001a2a:	f7ff fcfb 	bl	8001424 <MC_GetSTMStateMotor1>
 8001a2e:	b918      	cbnz	r0, 8001a38 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001a30:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8001a34:	f7ff bcea 	b.w	800140c <MC_StartMotor1>
}
 8001a38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8001a3c:	f7ff bcec 	b.w	8001418 <MC_StopMotor1>

08001a40 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8001a40:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a42:	4a4d      	ldr	r2, [pc, #308]	@ (8001b78 <mc_lock_pins+0x138>)
 8001a44:	494d      	ldr	r1, [pc, #308]	@ (8001b7c <mc_lock_pins+0x13c>)
 8001a46:	484e      	ldr	r0, [pc, #312]	@ (8001b80 <mc_lock_pins+0x140>)
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a48:	2504      	movs	r5, #4
 8001a4a:	b092      	sub	sp, #72	@ 0x48
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a4c:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a4e:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a50:	61d1      	str	r1, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8001a52:	69d3      	ldr	r3, [r2, #28]
 8001a54:	9311      	str	r3, [sp, #68]	@ 0x44
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a56:	2602      	movs	r6, #2
  (void) temp;
 8001a58:	9b11      	ldr	r3, [sp, #68]	@ 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a5a:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a5c:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a5e:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a60:	69d3      	ldr	r3, [r2, #28]
 8001a62:	9310      	str	r3, [sp, #64]	@ 0x40
  (void) temp;
 8001a64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a66:	f44f 4480 	mov.w	r4, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a6a:	f44f 33a0 	mov.w	r3, #81920	@ 0x14000
 8001a6e:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a70:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a72:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a74:	69d4      	ldr	r4, [r2, #28]
 8001a76:	940f      	str	r4, [sp, #60]	@ 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a78:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
  (void) temp;
 8001a7c:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a7e:	2701      	movs	r7, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a80:	f04f 1401 	mov.w	r4, #65537	@ 0x10001
 8001a84:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a86:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a88:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a8a:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001a8e:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
  (void) temp;
 8001a92:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a96:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a98:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a9a:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a9c:	69d4      	ldr	r4, [r2, #28]
 8001a9e:	940d      	str	r4, [sp, #52]	@ 0x34
  (void) temp;
 8001aa0:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001aa2:	4c38      	ldr	r4, [pc, #224]	@ (8001b84 <mc_lock_pins+0x144>)
 8001aa4:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001aa6:	2780      	movs	r7, #128	@ 0x80
 8001aa8:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001aaa:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001aac:	69dc      	ldr	r4, [r3, #28]
 8001aae:	940c      	str	r4, [sp, #48]	@ 0x30
  (void) temp;
 8001ab0:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ab2:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ab4:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ab6:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ab8:	69d8      	ldr	r0, [r3, #28]
 8001aba:	900b      	str	r0, [sp, #44]	@ 0x2c
  (void) temp;
 8001abc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001abe:	4832      	ldr	r0, [pc, #200]	@ (8001b88 <mc_lock_pins+0x148>)
 8001ac0:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ac2:	2408      	movs	r4, #8
 8001ac4:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ac6:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ac8:	69d8      	ldr	r0, [r3, #28]
 8001aca:	900a      	str	r0, [sp, #40]	@ 0x28
  (void) temp;
 8001acc:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ace:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ad0:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ad2:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ad4:	69d9      	ldr	r1, [r3, #28]
 8001ad6:	9109      	str	r1, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ad8:	2040      	movs	r0, #64	@ 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ada:	492c      	ldr	r1, [pc, #176]	@ (8001b8c <mc_lock_pins+0x14c>)
  (void) temp;
 8001adc:	9c09      	ldr	r4, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ade:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ae0:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ae2:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ae4:	69d9      	ldr	r1, [r3, #28]
 8001ae6:	9108      	str	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001ae8:	2020      	movs	r0, #32
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001aea:	4929      	ldr	r1, [pc, #164]	@ (8001b90 <mc_lock_pins+0x150>)
  (void) temp;
 8001aec:	9c08      	ldr	r4, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001aee:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001af0:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001af2:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001af4:	69d8      	ldr	r0, [r3, #28]
 8001af6:	9007      	str	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001af8:	31e0      	adds	r1, #224	@ 0xe0
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001afa:	f44f 7080 	mov.w	r0, #256	@ 0x100
  (void) temp;
 8001afe:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b00:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b02:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b04:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001b06:	69d9      	ldr	r1, [r3, #28]
 8001b08:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b0a:	f44f 7000 	mov.w	r0, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b0e:	f44f 3181 	mov.w	r1, #66048	@ 0x10200
  (void) temp;
 8001b12:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b14:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b16:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b18:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001b1a:	69d9      	ldr	r1, [r3, #28]
 8001b1c:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b1e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b22:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  (void) temp;
 8001b26:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b28:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b2a:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b2c:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001b2e:	69d9      	ldr	r1, [r3, #28]
 8001b30:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b32:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b36:	f44f 3188 	mov.w	r1, #69632	@ 0x11000
  (void) temp;
 8001b3a:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b3c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b3e:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b40:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001b42:	69db      	ldr	r3, [r3, #28]
 8001b44:	9303      	str	r3, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b46:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b4a:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
  (void) temp;
 8001b4e:	9803      	ldr	r0, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b50:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b52:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b54:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001b56:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b58:	4b0e      	ldr	r3, [pc, #56]	@ (8001b94 <mc_lock_pins+0x154>)
  temp = READ_REG(GPIOx->LCKR);
 8001b5a:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b60:	f44f 3290 	mov.w	r2, #73728	@ 0x12000
  (void) temp;
 8001b64:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b66:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001b68:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001b6a:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	9301      	str	r3, [sp, #4]
  (void) temp;
 8001b70:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8001b72:	b012      	add	sp, #72	@ 0x48
 8001b74:	bcf0      	pop	{r4, r5, r6, r7}
 8001b76:	4770      	bx	lr
 8001b78:	48000400 	.word	0x48000400
 8001b7c:	00010004 	.word	0x00010004
 8001b80:	00010002 	.word	0x00010002
 8001b84:	00010080 	.word	0x00010080
 8001b88:	00010008 	.word	0x00010008
 8001b8c:	00010040 	.word	0x00010040
 8001b90:	00010020 	.word	0x00010020
 8001b94:	48000800 	.word	0x48000800

08001b98 <FOC_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001b98:	b538      	push	{r3, r4, r5, lr}
 8001b9a:	eb00 1100 	add.w	r1, r0, r0, lsl #4
 8001b9e:	4b14      	ldr	r3, [pc, #80]	@ (8001bf0 <FOC_Clear+0x58>)

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8001ba0:	2400      	movs	r4, #0
 8001ba2:	eb03 0241 	add.w	r2, r3, r1, lsl #1
 8001ba6:	f843 4011 	str.w	r4, [r3, r1, lsl #1]
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001baa:	4912      	ldr	r1, [pc, #72]	@ (8001bf4 <FOC_Clear+0x5c>)
  FOCVars[bMotor].Iab = NULL_ab;
 8001bac:	6054      	str	r4, [r2, #4]
{
 8001bae:	4605      	mov	r5, r0
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001bb0:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  FOCVars[bMotor].Iab = NULL_ab;
 8001bb4:	6094      	str	r4, [r2, #8]
 8001bb6:	60d4      	str	r4, [r2, #12]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001bb8:	f8c2 4012 	str.w	r4, [r2, #18]
 8001bbc:	f8c2 4016 	str.w	r4, [r2, #22]
 8001bc0:	f8c2 401a 	str.w	r4, [r2, #26]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8001bc4:	4621      	mov	r1, r4
 8001bc6:	f005 fe8d 	bl	80078e4 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001bca:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf8 <FOC_Clear+0x60>)
 8001bcc:	4621      	mov	r1, r4
 8001bce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001bd2:	f005 fe87 	bl	80078e4 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001bd6:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <FOC_Clear+0x64>)
 8001bd8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001bdc:	f000 ff46 	bl	8002a6c <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001be0:	4b07      	ldr	r3, [pc, #28]	@ (8001c00 <FOC_Clear+0x68>)
 8001be2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001be6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001bea:	f000 be17 	b.w	800281c <PWMC_SwitchOffPWM>
 8001bee:	bf00      	nop
 8001bf0:	200008e4 	.word	0x200008e4
 8001bf4:	20000030 	.word	0x20000030
 8001bf8:	2000002c 	.word	0x2000002c
 8001bfc:	20000034 	.word	0x20000034
 8001c00:	20000908 	.word	0x20000908

08001c04 <FOC_Init>:
{
 8001c04:	b5f0      	push	{r4, r5, r6, r7, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001c06:	4c26      	ldr	r4, [pc, #152]	@ (8001ca0 <FOC_Init+0x9c>)
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001c08:	4e26      	ldr	r6, [pc, #152]	@ (8001ca4 <FOC_Init+0xa0>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001c0a:	4827      	ldr	r0, [pc, #156]	@ (8001ca8 <FOC_Init+0xa4>)
    STO_PLL_Init (&STO_PLL_M1);
 8001c0c:	4f27      	ldr	r7, [pc, #156]	@ (8001cac <FOC_Init+0xa8>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001c0e:	4d28      	ldr	r5, [pc, #160]	@ (8001cb0 <FOC_Init+0xac>)
{
 8001c10:	b085      	sub	sp, #20
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001c12:	6020      	str	r0, [r4, #0]
    R3_2_Init(&PWM_Handle_M1);
 8001c14:	f006 fa4a 	bl	80080ac <R3_2_Init>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001c18:	4630      	mov	r0, r6
 8001c1a:	f005 fe4f 	bl	80078bc <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 8001c1e:	4638      	mov	r0, r7
 8001c20:	f007 fa1a 	bl	8009058 <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8001c24:	6828      	ldr	r0, [r5, #0]
 8001c26:	463a      	mov	r2, r7
 8001c28:	4631      	mov	r1, r6
 8001c2a:	f000 ff07 	bl	8002a3c <STC_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001c2e:	6820      	ldr	r0, [r4, #0]
 8001c30:	6829      	ldr	r1, [r5, #0]
 8001c32:	4b20      	ldr	r3, [pc, #128]	@ (8001cb4 <FOC_Init+0xb0>)
 8001c34:	4a20      	ldr	r2, [pc, #128]	@ (8001cb8 <FOC_Init+0xb4>)
 8001c36:	9000      	str	r0, [sp, #0]
 8001c38:	4820      	ldr	r0, [pc, #128]	@ (8001cbc <FOC_Init+0xb8>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001c3a:	4c21      	ldr	r4, [pc, #132]	@ (8001cc0 <FOC_Init+0xbc>)
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001c3c:	f006 ff14 	bl	8008a68 <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001c40:	4820      	ldr	r0, [pc, #128]	@ (8001cc4 <FOC_Init+0xc0>)
 8001c42:	f005 fe3b 	bl	80078bc <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8001c46:	4820      	ldr	r0, [pc, #128]	@ (8001cc8 <FOC_Init+0xc4>)
 8001c48:	f005 fe38 	bl	80078bc <PID_HandleInit>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8001c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ccc <FOC_Init+0xc8>)
 8001c4e:	4a20      	ldr	r2, [pc, #128]	@ (8001cd0 <FOC_Init+0xcc>)
 8001c50:	681b      	ldr	r3, [r3, #0]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001c52:	4820      	ldr	r0, [pc, #128]	@ (8001cd4 <FOC_Init+0xd0>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001c54:	e9c3 4202 	strd	r4, r2, [r3, #8]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd8 <FOC_Init+0xd4>)
 8001c5a:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 8001c5c:	f006 fe72 	bl	8008944 <REMNG_Init>
    FOC_Clear(M1);
 8001c60:	2000      	movs	r0, #0
 8001c62:	f7ff ff99 	bl	8001b98 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001c66:	2301      	movs	r3, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001c68:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001c6a:	f884 3020 	strb.w	r3, [r4, #32]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001c6e:	f000 ff93 	bl	8002b98 <STC_GetDefaultIqdref>
 8001c72:	f3c0 420f 	ubfx	r2, r0, #16, #16
 8001c76:	4603      	mov	r3, r0
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001c78:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001c7a:	81e2      	strh	r2, [r4, #14]
 8001c7c:	81a3      	strh	r3, [r4, #12]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001c7e:	f000 ff8b 	bl	8002b98 <STC_GetDefaultIqdref>
 8001c82:	f3c0 430f 	ubfx	r3, r0, #16, #16
    MCI_ExecSpeedRamp(&Mci[M1],
 8001c86:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001c88:	8223      	strh	r3, [r4, #16]
    MCI_ExecSpeedRamp(&Mci[M1],
 8001c8a:	f000 ff81 	bl	8002b90 <STC_GetMecSpeedRefUnitDefault>
 8001c8e:	4601      	mov	r1, r0
 8001c90:	4812      	ldr	r0, [pc, #72]	@ (8001cdc <FOC_Init+0xd8>)
 8001c92:	2200      	movs	r2, #0
}
 8001c94:	b005      	add	sp, #20
 8001c96:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    MCI_ExecSpeedRamp(&Mci[M1],
 8001c9a:	f7ff bbcf 	b.w	800143c <MCI_ExecSpeedRamp>
 8001c9e:	bf00      	nop
 8001ca0:	20000908 	.word	0x20000908
 8001ca4:	20000338 	.word	0x20000338
 8001ca8:	20000190 	.word	0x20000190
 8001cac:	20000068 	.word	0x20000068
 8001cb0:	20000034 	.word	0x20000034
 8001cb4:	20000054 	.word	0x20000054
 8001cb8:	200003c0 	.word	0x200003c0
 8001cbc:	20000230 	.word	0x20000230
 8001cc0:	200008e4 	.word	0x200008e4
 8001cc4:	2000030c 	.word	0x2000030c
 8001cc8:	200002e0 	.word	0x200002e0
 8001ccc:	20000028 	.word	0x20000028
 8001cd0:	20000374 	.word	0x20000374
 8001cd4:	2000003c 	.word	0x2000003c
 8001cd8:	200008e0 	.word	0x200008e0
 8001cdc:	20000000 	.word	0x20000000

08001ce0 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop

08001ce4 <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ce8:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 8001cea:	b672      	cpsid	i

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference latching */
  /* to avoid MF task writing them while HF task reading them */
  __disable_irq();
  IqdTmp = FOCVars[bMotor].Iqdref;
 8001cec:	4e0f      	ldr	r6, [pc, #60]	@ (8001d2c <FOC_CalcCurrRef+0x48>)
 8001cee:	eb00 1500 	add.w	r5, r0, r0, lsl #4
 8001cf2:	eb06 0545 	add.w	r5, r6, r5, lsl #1
 8001cf6:	0107      	lsls	r7, r0, #4
 8001cf8:	f9b5 800e 	ldrsh.w	r8, [r5, #14]
 8001cfc:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8001d00:	b662      	cpsie	i
  __enable_irq();

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8001d02:	f895 3020 	ldrb.w	r3, [r5, #32]
 8001d06:	b14b      	cbz	r3, 8001d1c <FOC_CalcCurrRef+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d08:	b672      	cpsid	i
  }

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference restoring */
  __disable_irq();
  FOCVars[bMotor].Iqdref = IqdTmp;
 8001d0a:	4427      	add	r7, r4
 8001d0c:	eb06 0647 	add.w	r6, r6, r7, lsl #1
 8001d10:	81b0      	strh	r0, [r6, #12]
 8001d12:	f8a6 800e 	strh.w	r8, [r6, #14]
  __ASM volatile ("cpsie i" : : : "memory");
 8001d16:	b662      	cpsie	i
  /* Exit critical section */
  __enable_irq();
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001d1c:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <FOC_CalcCurrRef+0x4c>)
 8001d1e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001d22:	f000 feff 	bl	8002b24 <STC_CalcTorqueReference>
 8001d26:	8368      	strh	r0, [r5, #26]
    IqdTmp.q = FOCVars[bMotor].hTeref;
 8001d28:	e7ee      	b.n	8001d08 <FOC_CalcCurrRef+0x24>
 8001d2a:	bf00      	nop
 8001d2c:	200008e4 	.word	0x200008e4
 8001d30:	20000034 	.word	0x20000034

08001d34 <TSK_MediumFrequencyTaskM1>:
{
 8001d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d36:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001d38:	2300      	movs	r3, #0
  (void)STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001d3a:	4669      	mov	r1, sp
 8001d3c:	48ac      	ldr	r0, [pc, #688]	@ (8001ff0 <TSK_MediumFrequencyTaskM1+0x2bc>)
  int16_t wAux = 0;
 8001d3e:	f8ad 3000 	strh.w	r3, [sp]
  (void)STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8001d42:	f007 f88b 	bl	8008e5c <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8001d46:	4bab      	ldr	r3, [pc, #684]	@ (8001ff4 <TSK_MediumFrequencyTaskM1+0x2c0>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001d48:	4cab      	ldr	r4, [pc, #684]	@ (8001ff8 <TSK_MediumFrequencyTaskM1+0x2c4>)
  PQD_CalcElMotorPower(pMPM[M1]);
 8001d4a:	6818      	ldr	r0, [r3, #0]
 8001d4c:	f005 fe3c 	bl	80079c8 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001d50:	4620      	mov	r0, r4
 8001d52:	f7ff fbd9 	bl	8001508 <MCI_GetCurrentFaults>
 8001d56:	b118      	cbz	r0, 8001d60 <TSK_MediumFrequencyTaskM1+0x2c>
    Mci[M1].State = FAULT_NOW;
 8001d58:	230a      	movs	r3, #10
 8001d5a:	7063      	strb	r3, [r4, #1]
}
 8001d5c:	b003      	add	sp, #12
 8001d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001d60:	4620      	mov	r0, r4
 8001d62:	f7ff fbcf 	bl	8001504 <MCI_GetOccurredFaults>
 8001d66:	bb68      	cbnz	r0, 8001dc4 <TSK_MediumFrequencyTaskM1+0x90>
      switch (Mci[M1].State)
 8001d68:	7863      	ldrb	r3, [r4, #1]
 8001d6a:	2b13      	cmp	r3, #19
 8001d6c:	d8f6      	bhi.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
 8001d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d74 <TSK_MediumFrequencyTaskM1+0x40>)
 8001d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d74:	08001f77 	.word	0x08001f77
 8001d78:	08001d5d 	.word	0x08001d5d
 8001d7c:	08001d5d 	.word	0x08001d5d
 8001d80:	08001d5d 	.word	0x08001d5d
 8001d84:	08001ee9 	.word	0x08001ee9
 8001d88:	08001d5d 	.word	0x08001d5d
 8001d8c:	08001ebf 	.word	0x08001ebf
 8001d90:	08001d5d 	.word	0x08001d5d
 8001d94:	08001e9f 	.word	0x08001e9f
 8001d98:	08001d5d 	.word	0x08001d5d
 8001d9c:	08001dc5 	.word	0x08001dc5
 8001da0:	08001e91 	.word	0x08001e91
 8001da4:	08001d5d 	.word	0x08001d5d
 8001da8:	08001d5d 	.word	0x08001d5d
 8001dac:	08001d5d 	.word	0x08001d5d
 8001db0:	08001d5d 	.word	0x08001d5d
 8001db4:	08001e4d 	.word	0x08001e4d
 8001db8:	08001e1b 	.word	0x08001e1b
 8001dbc:	08001d5d 	.word	0x08001d5d
 8001dc0:	08001dcd 	.word	0x08001dcd
      Mci[M1].State = FAULT_OVER;
 8001dc4:	230b      	movs	r3, #11
 8001dc6:	7063      	strb	r3, [r4, #1]
}
 8001dc8:	b003      	add	sp, #12
 8001dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001dcc:	7823      	ldrb	r3, [r4, #0]
 8001dce:	2b05      	cmp	r3, #5
 8001dd0:	f000 80e8 	beq.w	8001fa4 <TSK_MediumFrequencyTaskM1+0x270>
            bool FlagEnableClosedLoop = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001dd4:	4889      	ldr	r0, [pc, #548]	@ (8001ffc <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001dd6:	a901      	add	r1, sp, #4
 8001dd8:	f007 fa7e 	bl	80092d8 <VSS_CalcAvrgMecSpeedUnit>
 8001ddc:	4605      	mov	r5, r0
            bool FlagTransitionPhaseCompleted = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8001dde:	4887      	ldr	r0, [pc, #540]	@ (8001ffc <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001de0:	f007 fb16 	bl	8009410 <VSS_TransitionEnded>
            FlagEnableClosedLoop = FlagEnableClosedLoop || FlagTransitionPhaseCompleted;
 8001de4:	b90d      	cbnz	r5, 8001dea <TSK_MediumFrequencyTaskM1+0xb6>
 8001de6:	2800      	cmp	r0, #0
 8001de8:	d0b8      	beq.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
              STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8001dea:	4d85      	ldr	r5, [pc, #532]	@ (8002000 <TSK_MediumFrequencyTaskM1+0x2cc>)
              PID_SetIntegralTerm(&PIDSpeedHandle_M1, 0);
 8001dec:	4885      	ldr	r0, [pc, #532]	@ (8002004 <TSK_MediumFrequencyTaskM1+0x2d0>)
 8001dee:	2100      	movs	r1, #0
 8001df0:	f005 fd78 	bl	80078e4 <PID_SetIntegralTerm>
              STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /* Observer has converged */
 8001df4:	497e      	ldr	r1, [pc, #504]	@ (8001ff0 <TSK_MediumFrequencyTaskM1+0x2bc>)
 8001df6:	6828      	ldr	r0, [r5, #0]
 8001df8:	f000 fe36 	bl	8002a68 <STC_SetSpeedSensor>
              FOC_InitAdditionalMethods(M1);
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f7ff ff6f 	bl	8001ce0 <FOC_InitAdditionalMethods>
              FOC_CalcCurrRef(M1);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff ff6e 	bl	8001ce4 <FOC_CalcCurrRef>
              STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8001e08:	6828      	ldr	r0, [r5, #0]
 8001e0a:	f000 fecb 	bl	8002ba4 <STC_ForceSpeedReferenceToCurrentSpeed>
              MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8001e0e:	487a      	ldr	r0, [pc, #488]	@ (8001ff8 <TSK_MediumFrequencyTaskM1+0x2c4>)
 8001e10:	f7ff fb3e 	bl	8001490 <MCI_ExecBufferedCommands>
              Mci[M1].State = RUN;
 8001e14:	2306      	movs	r3, #6
 8001e16:	7063      	strb	r3, [r4, #1]
 8001e18:	e7a0      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001e1a:	7823      	ldrb	r3, [r4, #0]
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001e1c:	4d7a      	ldr	r5, [pc, #488]	@ (8002008 <TSK_MediumFrequencyTaskM1+0x2d4>)
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001e1e:	2b05      	cmp	r3, #5
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001e20:	6828      	ldr	r0, [r5, #0]
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001e22:	f000 80c1 	beq.w	8001fa8 <TSK_MediumFrequencyTaskM1+0x274>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8001e26:	2101      	movs	r1, #1
 8001e28:	f000 fcfc 	bl	8002824 <PWMC_CurrentReadingCalibr>
 8001e2c:	2800      	cmp	r0, #0
 8001e2e:	d095      	beq.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8001e30:	7823      	ldrb	r3, [r4, #0]
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	f000 80d6 	beq.w	8001fe4 <TSK_MediumFrequencyTaskM1+0x2b0>
                R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001e38:	6828      	ldr	r0, [r5, #0]
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	f006 f866 	bl	8007f0c <R3_2_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 8001e40:	2014      	movs	r0, #20
 8001e42:	f7ff fd15 	bl	8001870 <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8001e46:	2310      	movs	r3, #16
 8001e48:	7063      	strb	r3, [r4, #1]
 8001e4a:	e787      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001e4c:	7823      	ldrb	r3, [r4, #0]
 8001e4e:	2b05      	cmp	r3, #5
 8001e50:	f000 80a8 	beq.w	8001fa4 <TSK_MediumFrequencyTaskM1+0x270>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001e54:	f7ff fd12 	bl	800187c <TSK_ChargeBootCapDelayHasElapsedM1>
 8001e58:	2800      	cmp	r0, #0
 8001e5a:	f43f af7f 	beq.w	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001e5e:	4d6a      	ldr	r5, [pc, #424]	@ (8002008 <TSK_MediumFrequencyTaskM1+0x2d4>)
 8001e60:	6828      	ldr	r0, [r5, #0]
 8001e62:	f006 f88d 	bl	8007f80 <R3_2_SwitchOffPWM>
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001e66:	4966      	ldr	r1, [pc, #408]	@ (8002000 <TSK_MediumFrequencyTaskM1+0x2cc>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001e68:	4b68      	ldr	r3, [pc, #416]	@ (800200c <TSK_MediumFrequencyTaskM1+0x2d8>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001e6a:	6808      	ldr	r0, [r1, #0]
 8001e6c:	4963      	ldr	r1, [pc, #396]	@ (8001ffc <TSK_MediumFrequencyTaskM1+0x2c8>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 2020 	strb.w	r2, [r3, #32]
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001e74:	f000 fdf8 	bl	8002a68 <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8001e78:	485d      	ldr	r0, [pc, #372]	@ (8001ff0 <TSK_MediumFrequencyTaskM1+0x2bc>)
 8001e7a:	f007 f8c7 	bl	800900c <STO_PLL_Clear>
              FOC_Clear( M1 );
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f7ff fe8a 	bl	8001b98 <FOC_Clear>
                Mci[M1].State = START;
 8001e84:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001e86:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = START;
 8001e88:	7063      	strb	r3, [r4, #1]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001e8a:	f000 fcc9 	bl	8002820 <PWMC_SwitchOnPWM>
 8001e8e:	e765      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8001e90:	7823      	ldrb	r3, [r4, #0]
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	f47f af62 	bne.w	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	8023      	strh	r3, [r4, #0]
 8001e9c:	e75e      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8001e9e:	f7ff fcfd 	bl	800189c <TSK_StopPermanencyTimeHasElapsedM1>
 8001ea2:	2800      	cmp	r0, #0
 8001ea4:	f43f af5a 	beq.w	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 8001ea8:	4b55      	ldr	r3, [pc, #340]	@ (8002000 <TSK_MediumFrequencyTaskM1+0x2cc>)
 8001eaa:	4954      	ldr	r1, [pc, #336]	@ (8001ffc <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001eac:	6818      	ldr	r0, [r3, #0]
 8001eae:	f000 fddb 	bl	8002a68 <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 8001eb2:	4852      	ldr	r0, [pc, #328]	@ (8001ffc <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001eb4:	f007 f9ac 	bl	8009210 <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	8023      	strh	r3, [r4, #0]
 8001ebc:	e74e      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001ebe:	7823      	ldrb	r3, [r4, #0]
 8001ec0:	2b05      	cmp	r3, #5
 8001ec2:	d06f      	beq.n	8001fa4 <TSK_MediumFrequencyTaskM1+0x270>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8001ec4:	484c      	ldr	r0, [pc, #304]	@ (8001ff8 <TSK_MediumFrequencyTaskM1+0x2c4>)
 8001ec6:	f7ff fae3 	bl	8001490 <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8001eca:	2000      	movs	r0, #0
 8001ecc:	f7ff ff0a 	bl	8001ce4 <FOC_CalcCurrRef>
{
  bool SpeedSensorReliability = true;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  if ((MC_NULL == pHandle) || (pHandle->bSpeedErrorNumber == pHandle->bMaximumSpeedErrorsNumber))
#else
  if (pHandle->bSpeedErrorNumber == pHandle->bMaximumSpeedErrorsNumber)
 8001ed0:	4b47      	ldr	r3, [pc, #284]	@ (8001ff0 <TSK_MediumFrequencyTaskM1+0x2bc>)
 8001ed2:	781a      	ldrb	r2, [r3, #0]
 8001ed4:	78db      	ldrb	r3, [r3, #3]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	f47f af40 	bne.w	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
                MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8001edc:	4846      	ldr	r0, [pc, #280]	@ (8001ff8 <TSK_MediumFrequencyTaskM1+0x2c4>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2120      	movs	r1, #32
 8001ee2:	f7ff fac9 	bl	8001478 <MCI_FaultProcessing>
 8001ee6:	e739      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001ee8:	7823      	ldrb	r3, [r4, #0]
 8001eea:	2b05      	cmp	r3, #5
 8001eec:	d05a      	beq.n	8001fa4 <TSK_MediumFrequencyTaskM1+0x270>
            if(! RUC_Exec(&RevUpControlM1))
 8001eee:	4848      	ldr	r0, [pc, #288]	@ (8002010 <TSK_MediumFrequencyTaskM1+0x2dc>)
 8001ef0:	f006 fe42 	bl	8008b78 <RUC_Exec>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	2800      	cmp	r0, #0
 8001ef8:	d162      	bne.n	8001fc0 <TSK_MediumFrequencyTaskM1+0x28c>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001efa:	483f      	ldr	r0, [pc, #252]	@ (8001ff8 <TSK_MediumFrequencyTaskM1+0x2c4>)
 8001efc:	2110      	movs	r1, #16
 8001efe:	f7ff fabb 	bl	8001478 <MCI_FaultProcessing>
            (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001f02:	483e      	ldr	r0, [pc, #248]	@ (8001ffc <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001f04:	f10d 0102 	add.w	r1, sp, #2
 8001f08:	f007 f9e6 	bl	80092d8 <VSS_CalcAvrgMecSpeedUnit>
            if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8001f0c:	4840      	ldr	r0, [pc, #256]	@ (8002010 <TSK_MediumFrequencyTaskM1+0x2dc>)
 8001f0e:	f006 fe6b 	bl	8008be8 <RUC_FirstAccelerationStageReached>
 8001f12:	2800      	cmp	r0, #0
 8001f14:	f43f af22 	beq.w	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
              ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 8001f18:	4e35      	ldr	r6, [pc, #212]	@ (8001ff0 <TSK_MediumFrequencyTaskM1+0x2bc>)
 8001f1a:	f10d 0102 	add.w	r1, sp, #2
 8001f1e:	4630      	mov	r0, r6
 8001f20:	f007 f8d4 	bl	80090cc <STO_PLL_IsObserverConverged>
 8001f24:	4605      	mov	r5, r0
              STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 8001f26:	4834      	ldr	r0, [pc, #208]	@ (8001ff8 <TSK_MediumFrequencyTaskM1+0x2c4>)
 8001f28:	f7ff fb3c 	bl	80015a4 <MCI_GetImposedMotorDirection>
 8001f2c:	b241      	sxtb	r1, r0
 8001f2e:	4630      	mov	r0, r6
 8001f30:	f007 f96a 	bl	8009208 <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8001f34:	4831      	ldr	r0, [pc, #196]	@ (8001ffc <TSK_MediumFrequencyTaskM1+0x2c8>)
 8001f36:	4629      	mov	r1, r5
 8001f38:	f007 fa5c 	bl	80093f4 <VSS_SetStartTransition>
            if (ObserverConverged)
 8001f3c:	2d00      	cmp	r5, #0
 8001f3e:	f43f af0d 	beq.w	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001f42:	4f32      	ldr	r7, [pc, #200]	@ (800200c <TSK_MediumFrequencyTaskM1+0x2d8>)
 8001f44:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 8001f48:	6878      	ldr	r0, [r7, #4]
              REMNG_Init(pREMNG[M1]);
 8001f4a:	4d32      	ldr	r5, [pc, #200]	@ (8002014 <TSK_MediumFrequencyTaskM1+0x2e0>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8001f4c:	f7ff fbe8 	bl	8001720 <MCM_Park>
 8001f50:	9001      	str	r0, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 8001f52:	6828      	ldr	r0, [r5, #0]
 8001f54:	f006 fcf6 	bl	8008944 <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 8001f58:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001f5c:	6828      	ldr	r0, [r5, #0]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f006 fd3c 	bl	80089dc <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 8001f64:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 8001f68:	6828      	ldr	r0, [r5, #0]
 8001f6a:	2219      	movs	r2, #25
 8001f6c:	f006 fd36 	bl	80089dc <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8001f70:	2313      	movs	r3, #19
 8001f72:	7063      	strb	r3, [r4, #1]
 8001f74:	e6f2      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001f76:	7825      	ldrb	r5, [r4, #0]
 8001f78:	f005 05fd 	and.w	r5, r5, #253	@ 0xfd
 8001f7c:	2d01      	cmp	r5, #1
 8001f7e:	f47f aeed 	bne.w	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001f82:	481d      	ldr	r0, [pc, #116]	@ (8001ff8 <TSK_MediumFrequencyTaskM1+0x2c4>)
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001f84:	4e20      	ldr	r6, [pc, #128]	@ (8002008 <TSK_MediumFrequencyTaskM1+0x2d4>)
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001f86:	f7ff fb0d 	bl	80015a4 <MCI_GetImposedMotorDirection>
 8001f8a:	4601      	mov	r1, r0
 8001f8c:	4820      	ldr	r0, [pc, #128]	@ (8002010 <TSK_MediumFrequencyTaskM1+0x2dc>)
 8001f8e:	f006 fda7 	bl	8008ae0 <RUC_Clear>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001f92:	6830      	ldr	r0, [r6, #0]
 8001f94:	f890 107f 	ldrb.w	r1, [r0, #127]	@ 0x7f
 8001f98:	b9e1      	cbnz	r1, 8001fd4 <TSK_MediumFrequencyTaskM1+0x2a0>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8001f9a:	f000 fc43 	bl	8002824 <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 8001f9e:	2311      	movs	r3, #17
 8001fa0:	7063      	strb	r3, [r4, #1]
 8001fa2:	e6db      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8001fa4:	4b18      	ldr	r3, [pc, #96]	@ (8002008 <TSK_MediumFrequencyTaskM1+0x2d4>)
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	f005 ffea 	bl	8007f80 <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8001fac:	2000      	movs	r0, #0
 8001fae:	f7ff fdf3 	bl	8001b98 <FOC_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001fb2:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001fb6:	f7ff fc6b 	bl	8001890 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8001fba:	2308      	movs	r3, #8
 8001fbc:	7063      	strb	r3, [r4, #1]
}
 8001fbe:	e6cd      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
              IqdRef.q = STC_CalcTorqueReference(pSTC[M1]);
 8001fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002000 <TSK_MediumFrequencyTaskM1+0x2cc>)
 8001fc2:	6818      	ldr	r0, [r3, #0]
 8001fc4:	f000 fdae 	bl	8002b24 <STC_CalcTorqueReference>
              IqdRef.d = FOCVars[M1].UserIdref;
 8001fc8:	4b10      	ldr	r3, [pc, #64]	@ (800200c <TSK_MediumFrequencyTaskM1+0x2d8>)
 8001fca:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
              FOCVars[M1].Iqdref = IqdRef;
 8001fce:	8198      	strh	r0, [r3, #12]
 8001fd0:	81da      	strh	r2, [r3, #14]
 8001fd2:	e796      	b.n	8001f02 <TSK_MediumFrequencyTaskM1+0x1ce>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001fd4:	4629      	mov	r1, r5
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8001fd6:	f8a0 5060 	strh.w	r5, [r0, #96]	@ 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8001fda:	f000 fc23 	bl	8002824 <PWMC_CurrentReadingCalibr>
              R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001fde:	6830      	ldr	r0, [r6, #0]
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	e72b      	b.n	8001e3c <TSK_MediumFrequencyTaskM1+0x108>
                FOC_Clear(M1);
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	f7ff fdd7 	bl	8001b98 <FOC_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001fea:	2300      	movs	r3, #0
 8001fec:	8023      	strh	r3, [r4, #0]
 8001fee:	e6b5      	b.n	8001d5c <TSK_MediumFrequencyTaskM1+0x28>
 8001ff0:	20000068 	.word	0x20000068
 8001ff4:	20000028 	.word	0x20000028
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	200003c0 	.word	0x200003c0
 8002000:	20000034 	.word	0x20000034
 8002004:	20000338 	.word	0x20000338
 8002008:	20000908 	.word	0x20000908
 800200c:	200008e4 	.word	0x200008e4
 8002010:	20000230 	.word	0x20000230
 8002014:	200008e0 	.word	0x200008e0

08002018 <FOC_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  * @param bMotorNbr Motor reference number defined
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t FOC_HighFrequencyTask(uint8_t bMotorNbr)
{
 8002018:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  RCM_ReadOngoingConv();
  RCM_ExecNextConv();
  Observer_Inputs_t STO_Inputs; /* Only if sensorless main */

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
  if (SWITCH_OVER == Mci[M1].State)
 800201c:	4f5f      	ldr	r7, [pc, #380]	@ (800219c <FOC_HighFrequencyTask+0x184>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 800201e:	4c60      	ldr	r4, [pc, #384]	@ (80021a0 <FOC_HighFrequencyTask+0x188>)
{
 8002020:	b089      	sub	sp, #36	@ 0x24
 8002022:	4605      	mov	r5, r0
  RCM_ReadOngoingConv();
 8002024:	f000 fce8 	bl	80029f8 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8002028:	f000 fcb0 	bl	800298c <RCM_ExecNextConv>
  if (SWITCH_OVER == Mci[M1].State)
 800202c:	787b      	ldrb	r3, [r7, #1]
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 800202e:	f8d4 0016 	ldr.w	r0, [r4, #22]
 8002032:	9005      	str	r0, [sp, #20]
  if (SWITCH_OVER == Mci[M1].State)
 8002034:	2b13      	cmp	r3, #19
 8002036:	f000 80a5 	beq.w	8002184 <FOC_HighFrequencyTask+0x16c>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError = MC_NO_FAULTS;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 800203a:	4b5a      	ldr	r3, [pc, #360]	@ (80021a4 <FOC_HighFrequencyTask+0x18c>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 800203c:	f8df 8188 	ldr.w	r8, [pc, #392]	@ 80021c8 <FOC_HighFrequencyTask+0x1b0>
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f8d8 0000 	ldr.w	r0, [r8]
  return (pHandle->hElAngle);
 8002046:	695b      	ldr	r3, [r3, #20]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8002048:	a902      	add	r1, sp, #8
 800204a:	f9b3 6004 	ldrsh.w	r6, [r3, #4]
 800204e:	6803      	ldr	r3, [r0, #0]
 8002050:	4798      	blx	r3
  Ialphabeta = MCM_Clarke(Iab);
 8002052:	9802      	ldr	r0, [sp, #8]
 8002054:	f7ff fb2a 	bl	80016ac <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002058:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 800205a:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 800205c:	f7ff fb60 	bl	8001720 <MCM_Park>
static inline bool PWMC_GetPWMState(PWMC_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  return ((MC_NULL == pHandle) ? false : pHandle->PWMState);
#else
  return (pHandle->PWMState);
 8002060:	f8d8 3000 	ldr.w	r3, [r8]
 8002064:	9000      	str	r0, [sp, #0]
  if (PWMC_GetPWMState(pwmcHandle[M1]) == true)
 8002066:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800206a:	2b00      	cmp	r3, #0
 800206c:	d175      	bne.n	800215a <FOC_HighFrequencyTask+0x142>
    Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
    Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
  }
  else
  {
    Vqd.q = 0;
 800206e:	4699      	mov	r9, r3
    Vqd.d = 0;
  }
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002070:	f8ad 3006 	strh.w	r3, [sp, #6]
 8002074:	f8ad 9004 	strh.w	r9, [sp, #4]
 8002078:	9901      	ldr	r1, [sp, #4]
 800207a:	484b      	ldr	r0, [pc, #300]	@ (80021a8 <FOC_HighFrequencyTask+0x190>)
 800207c:	f005 fa6e 	bl	800755c <Circle_Limitation>
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002080:	4631      	mov	r1, r6
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002082:	4681      	mov	r9, r0
 8002084:	9001      	str	r0, [sp, #4]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002086:	f7ff fb8d 	bl	80017a4 <MCM_Rev_Park>
 800208a:	4601      	mov	r1, r0

  if (PWMC_GetPWMState(pwmcHandle[M1]) == true)
 800208c:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002090:	9104      	str	r1, [sp, #16]
  if (PWMC_GetPWMState(pwmcHandle[M1]) == true)
 8002092:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8002096:	2b00      	cmp	r3, #0
 8002098:	d146      	bne.n	8002128 <FOC_HighFrequencyTask+0x110>
  {
    /* Nothing to do. No PWM setting to prevent possible ChargeBootCap conflict */
  }

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 800209a:	9802      	ldr	r0, [sp, #8]
 800209c:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 800209e:	9803      	ldr	r0, [sp, #12]
 80020a0:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 80020a2:	9800      	ldr	r0, [sp, #0]
  FOCVars[M1].Vqd = Vqd;
 80020a4:	f8c4 9012 	str.w	r9, [r4, #18]
  FOCVars[M1].Valphabeta = Valphabeta;
 80020a8:	f8c4 1016 	str.w	r1, [r4, #22]
  FOCVars[M1].hElAngle = hElAngle;
 80020ac:	83a6      	strh	r6, [r4, #28]
  FOCVars[M1].Iqd = Iqd;
 80020ae:	60a0      	str	r0, [r4, #8]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 80020b0:	483e      	ldr	r0, [pc, #248]	@ (80021ac <FOC_HighFrequencyTask+0x194>)
 80020b2:	f006 fd99 	bl	8008be8 <RUC_FirstAccelerationStageReached>
    if ((IDLE == Mci[M1].State) || (FAULT_OVER == Mci[M1].State))
 80020b6:	787b      	ldrb	r3, [r7, #1]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 80020b8:	4606      	mov	r6, r0
    if ((IDLE == Mci[M1].State) || (FAULT_OVER == Mci[M1].State))
 80020ba:	b1cb      	cbz	r3, 80020f0 <FOC_HighFrequencyTask+0xd8>
 80020bc:	2b0b      	cmp	r3, #11
 80020be:	d017      	beq.n	80020f0 <FOC_HighFrequencyTask+0xd8>
  {
    temp_avBusVoltage_d = pHandle->AvBusVoltage_d;
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
 80020c0:	4b3b      	ldr	r3, [pc, #236]	@ (80021b0 <FOC_HighFrequencyTask+0x198>)
      STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 80020c2:	6860      	ldr	r0, [r4, #4]
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 80020c4:	4c3b      	ldr	r4, [pc, #236]	@ (80021b4 <FOC_HighFrequencyTask+0x19c>)
      STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 80020c6:	88db      	ldrh	r3, [r3, #6]
      STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 80020c8:	9006      	str	r0, [sp, #24]
      (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 80020ca:	a905      	add	r1, sp, #20
 80020cc:	4839      	ldr	r0, [pc, #228]	@ (80021b4 <FOC_HighFrequencyTask+0x19c>)
      STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 80020ce:	f8ad 301c 	strh.w	r3, [sp, #28]
      (void)STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 80020d2:	f006 fdd1 	bl	8008c78 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 80020d6:	4620      	mov	r0, r4
 80020d8:	f006 ff6c 	bl	8008fb4 <STO_PLL_CalcAvrgElSpeedDpp>
    if (false == IsAccelerationStageReached)
 80020dc:	b18e      	cbz	r6, 8002102 <FOC_HighFrequencyTask+0xea>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 80020de:	787b      	ldrb	r3, [r7, #1]
 80020e0:	2b04      	cmp	r3, #4
 80020e2:	d016      	beq.n	8002112 <FOC_HighFrequencyTask+0xfa>
 80020e4:	2b13      	cmp	r3, #19
 80020e6:	d014      	beq.n	8002112 <FOC_HighFrequencyTask+0xfa>
}
 80020e8:	4628      	mov	r0, r5
 80020ea:	b009      	add	sp, #36	@ 0x24
 80020ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 80020f0:	4c30      	ldr	r4, [pc, #192]	@ (80021b4 <FOC_HighFrequencyTask+0x19c>)
      STO_PLL_Clear(&STO_PLL_M1);
 80020f2:	4830      	ldr	r0, [pc, #192]	@ (80021b4 <FOC_HighFrequencyTask+0x19c>)
 80020f4:	f006 ff8a 	bl	800900c <STO_PLL_Clear>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /* Only in case of Sensor-less */
 80020f8:	4620      	mov	r0, r4
 80020fa:	f006 ff5b 	bl	8008fb4 <STO_PLL_CalcAvrgElSpeedDpp>
    if (false == IsAccelerationStageReached)
 80020fe:	2e00      	cmp	r6, #0
 8002100:	d1ed      	bne.n	80020de <FOC_HighFrequencyTask+0xc6>
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 8002102:	4631      	mov	r1, r6
 8002104:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8002108:	f005 fbec 	bl	80078e4 <PID_SetIntegralTerm>
    if((START == Mci[M1].State) || (SWITCH_OVER == Mci[M1].State))
 800210c:	787b      	ldrb	r3, [r7, #1]
 800210e:	2b04      	cmp	r3, #4
 8002110:	d1e8      	bne.n	80020e4 <FOC_HighFrequencyTask+0xcc>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002112:	88a3      	ldrh	r3, [r4, #4]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002114:	4828      	ldr	r0, [pc, #160]	@ (80021b8 <FOC_HighFrequencyTask+0x1a0>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002116:	f8ad 3010 	strh.w	r3, [sp, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 800211a:	a904      	add	r1, sp, #16
 800211c:	f007 f88a 	bl	8009234 <VSS_CalcElAngle>
}
 8002120:	4628      	mov	r0, r5
 8002122:	b009      	add	sp, #36	@ 0x24
 8002124:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002128:	f000 fa54 	bl	80025d4 <PWMC_SetPhaseVoltage>
 800212c:	4601      	mov	r1, r0
  FOCVars[M1].Iab = Iab;
 800212e:	9802      	ldr	r0, [sp, #8]
 8002130:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002132:	9803      	ldr	r0, [sp, #12]
 8002134:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002136:	9800      	ldr	r0, [sp, #0]
 8002138:	60a0      	str	r0, [r4, #8]
  if(hFOCreturn == MC_DURATION)
 800213a:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 800213c:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 800213e:	f8c4 9012 	str.w	r9, [r4, #18]
  FOCVars[M1].hElAngle = hElAngle;
 8002142:	83a6      	strh	r6, [r4, #28]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002144:	f8c4 0016 	str.w	r0, [r4, #22]
  if(hFOCreturn == MC_DURATION)
 8002148:	d1b2      	bne.n	80020b0 <FOC_HighFrequencyTask+0x98>
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 800214a:	4814      	ldr	r0, [pc, #80]	@ (800219c <FOC_HighFrequencyTask+0x184>)
 800214c:	2200      	movs	r2, #0
 800214e:	f7ff f993 	bl	8001478 <MCI_FaultProcessing>
}
 8002152:	4628      	mov	r0, r5
 8002154:	b009      	add	sp, #36	@ 0x24
 8002156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800215a:	f9bd 3000 	ldrsh.w	r3, [sp]
 800215e:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8002162:	1ac9      	subs	r1, r1, r3
 8002164:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <FOC_HighFrequencyTask+0x1a4>)
 8002166:	6818      	ldr	r0, [r3, #0]
 8002168:	f005 fbee 	bl	8007948 <PI_Controller>
    Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 800216c:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8002170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002174:	1ac9      	subs	r1, r1, r3
 8002176:	4b12      	ldr	r3, [pc, #72]	@ (80021c0 <FOC_HighFrequencyTask+0x1a8>)
    Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002178:	4681      	mov	r9, r0
    Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 800217a:	6818      	ldr	r0, [r3, #0]
 800217c:	f005 fbe4 	bl	8007948 <PI_Controller>
 8002180:	4603      	mov	r3, r0
 8002182:	e775      	b.n	8002070 <FOC_HighFrequencyTask+0x58>
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8002184:	4e0f      	ldr	r6, [pc, #60]	@ (80021c4 <FOC_HighFrequencyTask+0x1ac>)
 8002186:	6830      	ldr	r0, [r6, #0]
 8002188:	f006 fc06 	bl	8008998 <REMNG_RampCompleted>
 800218c:	2800      	cmp	r0, #0
 800218e:	f47f af54 	bne.w	800203a <FOC_HighFrequencyTask+0x22>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 8002192:	6830      	ldr	r0, [r6, #0]
 8002194:	f006 fbde 	bl	8008954 <REMNG_Calc>
 8002198:	81a0      	strh	r0, [r4, #12]
 800219a:	e74e      	b.n	800203a <FOC_HighFrequencyTask+0x22>
 800219c:	20000000 	.word	0x20000000
 80021a0:	200008e4 	.word	0x200008e4
 80021a4:	20000034 	.word	0x20000034
 80021a8:	20000038 	.word	0x20000038
 80021ac:	20000230 	.word	0x20000230
 80021b0:	20000374 	.word	0x20000374
 80021b4:	20000068 	.word	0x20000068
 80021b8:	200003c0 	.word	0x200003c0
 80021bc:	20000030 	.word	0x20000030
 80021c0:	2000002c 	.word	0x2000002c
 80021c4:	200008e0 	.word	0x200008e0
 80021c8:	20000908 	.word	0x20000908

080021cc <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 80021cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021d0:	b089      	sub	sp, #36	@ 0x24
  else
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
 80021d2:	6885      	ldr	r5, [r0, #8]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 80021d4:	4b33      	ldr	r3, [pc, #204]	@ (80022a4 <RI_SetRegCommandParser+0xd8>)
 80021d6:	9306      	str	r3, [sp, #24]
    uint16_t size = 0U;
 80021d8:	f04f 0800 	mov.w	r8, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 80021dc:	4b32      	ldr	r3, [pc, #200]	@ (80022a8 <RI_SetRegCommandParser+0xdc>)
    uint8_t * rxData = pHandle->rxBuffer;
 80021de:	6844      	ldr	r4, [r0, #4]
    int16_t rxLength = pHandle->rxLength;
 80021e0:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    uint16_t size = 0U;
 80021e4:	f8ad 8016 	strh.w	r8, [sp, #22]
{
 80021e8:	4606      	mov	r6, r0
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 80021ea:	f8a0 800e 	strh.w	r8, [r0, #14]
 80021ee:	186f      	adds	r7, r5, r1
  uint8_t retVal = MCP_CMD_OK;
 80021f0:	f8cd 800c 	str.w	r8, [sp, #12]
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 80021f4:	9307      	str	r3, [sp, #28]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 80021f6:	f1c5 0901 	rsb	r9, r5, #1
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80021fa:	f1a2 0a02 	sub.w	sl, r2, #2
    while (rxLength > 0)
 80021fe:	2a00      	cmp	r2, #0
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002200:	fa0f fe8a 	sxth.w	lr, sl
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002204:	f10d 0316 	add.w	r3, sp, #22
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002208:	fa1f fa8a 	uxth.w	sl, sl
    while (rxLength > 0)
 800220c:	dd36      	ble.n	800227c <RI_SetRegCommandParser+0xb0>
      regID = *dataElementID & REG_MASK;
 800220e:	f834 cb02 	ldrh.w	ip, [r4], #2
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002212:	f10d 0820 	add.w	r8, sp, #32
      regID = *dataElementID & REG_MASK;
 8002216:	f02c 0007 	bic.w	r0, ip, #7
      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));
 800221a:	f00c 0b07 	and.w	fp, ip, #7
      if (motorID > NBR_OF_MOTORS)
 800221e:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002222:	4622      	mov	r2, r4
      regID = *dataElementID & REG_MASK;
 8002224:	b280      	uxth	r0, r0
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002226:	f00c 0138 	and.w	r1, ip, #56	@ 0x38
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 800222a:	eb08 0b8b 	add.w	fp, r8, fp, lsl #2
      if (motorID > NBR_OF_MOTORS)
 800222e:	d12d      	bne.n	800228c <RI_SetRegCommandParser+0xc0>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002230:	f85b bc08 	ldr.w	fp, [fp, #-8]
 8002234:	f8cd e000 	str.w	lr, [sp]
 8002238:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 800223a:	f8bd 1016 	ldrh.w	r1, [sp, #22]
        if ((1U == number_of_item) && (0 == rxLength))
 800223e:	eb05 0309 	add.w	r3, r5, r9
 8002242:	b2db      	uxtb	r3, r3
        rxLength = (int16_t) (rxLength - size);
 8002244:	ebaa 0201 	sub.w	r2, sl, r1
        if ((1U == number_of_item) && (0 == rxLength))
 8002248:	2b01      	cmp	r3, #1
        rxLength = (int16_t) (rxLength - size);
 800224a:	b212      	sxth	r2, r2
        rxData = rxData+size;
 800224c:	440c      	add	r4, r1
        if ((1U == number_of_item) && (0 == rxLength))
 800224e:	d012      	beq.n	8002276 <RI_SetRegCommandParser+0xaa>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 8002250:	42bd      	cmp	r5, r7
 8002252:	d021      	beq.n	8002298 <RI_SetRegCommandParser+0xcc>
          {
            *txData = accessResult;
 8002254:	f805 0b01 	strb.w	r0, [r5], #1
            txData = txData+1;
            pHandle->txLength++;
 8002258:	89f3      	ldrh	r3, [r6, #14]
 800225a:	3301      	adds	r3, #1
 800225c:	81f3      	strh	r3, [r6, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 800225e:	2800      	cmp	r0, #0
 8002260:	d0cb      	beq.n	80021fa <RI_SetRegCommandParser+0x2e>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8002262:	2807      	cmp	r0, #7
 8002264:	d012      	beq.n	800228c <RI_SetRegCommandParser+0xc0>
 8002266:	2301      	movs	r3, #1
 8002268:	280a      	cmp	r0, #10
 800226a:	9303      	str	r3, [sp, #12]
 800226c:	d1c5      	bne.n	80021fa <RI_SetRegCommandParser+0x2e>
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 800226e:	9803      	ldr	r0, [sp, #12]
 8002270:	b009      	add	sp, #36	@ 0x24
 8002272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 8002276:	2a00      	cmp	r2, #0
 8002278:	d1ea      	bne.n	8002250 <RI_SetRegCommandParser+0x84>
 800227a:	9003      	str	r0, [sp, #12]
    if (MCP_CMD_OK == retVal)
 800227c:	9b03      	ldr	r3, [sp, #12]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f5      	bne.n	800226e <RI_SetRegCommandParser+0xa2>
}
 8002282:	9803      	ldr	r0, [sp, #12]
      pHandle->txLength = 0;
 8002284:	81f3      	strh	r3, [r6, #14]
}
 8002286:	b009      	add	sp, #36	@ 0x24
 8002288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        retVal = MCP_CMD_NOK;
 800228c:	2301      	movs	r3, #1
 800228e:	9303      	str	r3, [sp, #12]
}
 8002290:	9803      	ldr	r0, [sp, #12]
 8002292:	b009      	add	sp, #36	@ 0x24
 8002294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002298:	2308      	movs	r3, #8
 800229a:	9303      	str	r3, [sp, #12]
}
 800229c:	9803      	ldr	r0, [sp, #12]
 800229e:	b009      	add	sp, #36	@ 0x24
 80022a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022a4:	08003341 	.word	0x08003341
 80022a8:	08003441 	.word	0x08003441

080022ac <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 80022ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80022b0:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 80022b8:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 80022ba:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 80022be:	4b1c      	ldr	r3, [pc, #112]	@ (8002330 <RI_GetRegCommandParser+0x84>)
 80022c0:	9304      	str	r3, [sp, #16]
 80022c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002334 <RI_GetRegCommandParser+0x88>)
    uint8_t * rxData = pHandle->rxBuffer;
 80022c4:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 80022c8:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 80022ca:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 80022cc:	f1b8 0f00 	cmp.w	r8, #0
 80022d0:	d029      	beq.n	8002326 <RI_GetRegCommandParser+0x7a>
 80022d2:	4607      	mov	r7, r0
 80022d4:	b20c      	sxth	r4, r1
    uint8_t * rxData = pHandle->rxBuffer;
 80022d6:	464d      	mov	r5, r9
 80022d8:	e012      	b.n	8002300 <RI_GetRegCommandParser+0x54>
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 80022da:	f85e ac08 	ldr.w	sl, [lr, #-8]
 80022de:	9400      	str	r4, [sp, #0]
 80022e0:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 80022e2:	eba8 0305 	sub.w	r3, r8, r5
    while (rxLength > 0U)
 80022e6:	fa19 f383 	uxtah	r3, r9, r3
 80022ea:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 80022ec:	b9e0      	cbnz	r0, 8002328 <RI_GetRegCommandParser+0x7c>
        {
          /* Prepare next data */
          txData = txData+size;
 80022ee:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 80022f2:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80022f4:	1a64      	subs	r4, r4, r1
          pHandle->txLength += size;
 80022f6:	440a      	add	r2, r1
          txData = txData+size;
 80022f8:	440e      	add	r6, r1
          pHandle->txLength += size;
 80022fa:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80022fc:	b224      	sxth	r4, r4
    while (rxLength > 0U)
 80022fe:	b19b      	cbz	r3, 8002328 <RI_GetRegCommandParser+0x7c>
      regID = *dataElementID & REG_MASK;
 8002300:	f835 cb02 	ldrh.w	ip, [r5], #2
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002304:	f10d 0a18 	add.w	sl, sp, #24
      regID = *dataElementID & REG_MASK;
 8002308:	f02c 0007 	bic.w	r0, ip, #7
      motorID = (uint8_t)((*dataElementID & MOTOR_MASK));
 800230c:	f00c 0e07 	and.w	lr, ip, #7
      if (motorID > NBR_OF_MOTORS)
 8002310:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002314:	f10d 030e 	add.w	r3, sp, #14
 8002318:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 800231a:	b280      	uxth	r0, r0
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 800231c:	f00c 0138 	and.w	r1, ip, #56	@ 0x38
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002320:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
      if (motorID > NBR_OF_MOTORS)
 8002324:	d0d9      	beq.n	80022da <RI_GetRegCommandParser+0x2e>
  uint8_t retVal = MCP_CMD_NOK;
 8002326:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8002328:	b006      	add	sp, #24
 800232a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800232e:	bf00      	nop
 8002330:	080039fd 	.word	0x080039fd
 8002334:	08003b31 	.word	0x08003b31

08002338 <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8002338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800233a:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800233c:	6846      	ldr	r6, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800233e:	6822      	ldr	r2, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002340:	f836 3b02 	ldrh.w	r3, [r6], #2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002344:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002346:	8992      	ldrh	r2, [r2, #12]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002348:	f403 457f 	and.w	r5, r3, #65280	@ 0xff00
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800234c:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800234e:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8002350:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002354:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002358:	b291      	uxth	r1, r2
{
 800235a:	b083      	sub	sp, #12
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800235c:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800235e:	fa1f fc8c 	uxth.w	ip, ip
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8002362:	b212      	sxth	r2, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8002364:	d039      	beq.n	80023da <MCP_ReceivedPacket+0xa2>
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8002366:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 8002368:	4f53      	ldr	r7, [pc, #332]	@ (80024b8 <MCP_ReceivedPacket+0x180>)
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800236a:	81a0      	strh	r0, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 800236c:	f003 0307 	and.w	r3, r3, #7
 8002370:	eb03 0383 	add.w	r3, r3, r3, lsl #2

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8002374:	2500      	movs	r5, #0

    switch (command)
 8002376:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 800237a:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 800237c:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
    pHandle->txLength = 0U;
 8002380:	81e5      	strh	r5, [r4, #14]
    switch (command)
 8002382:	d835      	bhi.n	80023f0 <MCP_ReceivedPacket+0xb8>
 8002384:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 8002388:	d81e      	bhi.n	80023c8 <MCP_ReceivedPacket+0x90>
 800238a:	e8df f00c 	tbb	[pc, ip]
 800238e:	1d6c      	.short	0x1d6c
 8002390:	1d1d1d1d 	.word	0x1d1d1d1d
 8002394:	1d741d1d 	.word	0x1d741d1d
 8002398:	1d1d1d1d 	.word	0x1d1d1d1d
 800239c:	1d591d1d 	.word	0x1d591d1d
 80023a0:	1d1d1d1d 	.word	0x1d1d1d1d
 80023a4:	1d4b1d1d 	.word	0x1d4b1d1d
 80023a8:	1d1d1d1d 	.word	0x1d1d1d1d
 80023ac:	1d531d1d 	.word	0x1d531d1d
 80023b0:	1d1d1d1d 	.word	0x1d1d1d1d
 80023b4:	1d5e1d1d 	.word	0x1d5e1d1d
 80023b8:	1d1d1d1d 	.word	0x1d1d1d1d
 80023bc:	1d471d1d 	.word	0x1d471d1d
 80023c0:	1d1d1d1d 	.word	0x1d1d1d1d
 80023c4:	1d1d      	.short	0x1d1d
 80023c6:	66          	.byte	0x66
 80023c7:	00          	.byte	0x00
 80023c8:	2300      	movs	r3, #0
 80023ca:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80023cc:	68a2      	ldr	r2, [r4, #8]
 80023ce:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 80023d0:	89e3      	ldrh	r3, [r4, #14]
 80023d2:	3301      	adds	r3, #1
 80023d4:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 80023d6:	b003      	add	sp, #12
 80023d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 80023da:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    pHandle->txLength = 0U;
 80023de:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80023e0:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80023e4:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80023e6:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0U;
 80023e8:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80023ea:	d951      	bls.n	8002490 <MCP_ReceivedPacket+0x158>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 80023ec:	200d      	movs	r0, #13
 80023ee:	e7ed      	b.n	80023cc <MCP_ReceivedPacket+0x94>
    switch (command)
 80023f0:	f1bc 0f68 	cmp.w	ip, #104	@ 0x68
 80023f4:	d009      	beq.n	800240a <MCP_ReceivedPacket+0xd2>
 80023f6:	d843      	bhi.n	8002480 <MCP_ReceivedPacket+0x148>
 80023f8:	f1bc 0f48 	cmp.w	ip, #72	@ 0x48
 80023fc:	d1e4      	bne.n	80023c8 <MCP_ReceivedPacket+0x90>
        MCI_Clear_Iqdref(pMCI);
 80023fe:	4638      	mov	r0, r7
 8002400:	f7ff f94a 	bl	8001698 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002404:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002406:	4628      	mov	r0, r5
        break;
 8002408:	e7e0      	b.n	80023cc <MCP_ReceivedPacket+0x94>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 800240a:	68a3      	ldr	r3, [r4, #8]
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	4631      	mov	r1, r6
 8002410:	f104 030e 	add.w	r3, r4, #14
 8002414:	f7ff f80c 	bl	8001430 <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002418:	89e3      	ldrh	r3, [r4, #14]
        break;
 800241a:	e7d7      	b.n	80023cc <MCP_ReceivedPacket+0x94>
        if (IDLE == MCI_GetSTMState(pMCI))
 800241c:	4638      	mov	r0, r7
 800241e:	f7ff f86f 	bl	8001500 <MCI_GetSTMState>
 8002422:	b938      	cbnz	r0, 8002434 <MCP_ReceivedPacket+0xfc>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002424:	4638      	mov	r0, r7
 8002426:	f7ff f871 	bl	800150c <MCI_StartMotor>
 800242a:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800242e:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002430:	b2c0      	uxtb	r0, r0
 8002432:	e7cb      	b.n	80023cc <MCP_ReceivedPacket+0x94>
          (void)MCI_StopMotor(pMCI);
 8002434:	4638      	mov	r0, r7
 8002436:	f7ff f87f 	bl	8001538 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800243a:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800243c:	2000      	movs	r0, #0
 800243e:	e7c5      	b.n	80023cc <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002440:	4620      	mov	r0, r4
 8002442:	f7ff ff33 	bl	80022ac <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002446:	89e3      	ldrh	r3, [r4, #14]
        break;
 8002448:	e7c0      	b.n	80023cc <MCP_ReceivedPacket+0x94>
        if (RUN == MCI_GetSTMState(pMCI))
 800244a:	4638      	mov	r0, r7
 800244c:	f7ff f858 	bl	8001500 <MCI_GetSTMState>
 8002450:	2806      	cmp	r0, #6
 8002452:	d029      	beq.n	80024a8 <MCP_ReceivedPacket+0x170>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002454:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002456:	2000      	movs	r0, #0
 8002458:	e7b8      	b.n	80023cc <MCP_ReceivedPacket+0x94>
        (void)MCI_FaultAcknowledged(pMCI);
 800245a:	4638      	mov	r0, r7
 800245c:	f7ff f888 	bl	8001570 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002460:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002462:	2000      	movs	r0, #0
        break;
 8002464:	e7b2      	b.n	80023cc <MCP_ReceivedPacket+0x94>
        *pHandle->txBuffer = MCP_VERSION;
 8002466:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 8002468:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 800246a:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 800246c:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 800246e:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002470:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002472:	2000      	movs	r0, #0
        break;
 8002474:	e7aa      	b.n	80023cc <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002476:	4620      	mov	r0, r4
 8002478:	f7ff fea8 	bl	80021cc <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800247c:	89e3      	ldrh	r3, [r4, #14]
        break;
 800247e:	e7a5      	b.n	80023cc <MCP_ReceivedPacket+0x94>
    switch (command)
 8002480:	f1bc 0f78 	cmp.w	ip, #120	@ 0x78
 8002484:	d1a0      	bne.n	80023c8 <MCP_ReceivedPacket+0x90>
        HAL_NVIC_SystemReset();
 8002486:	f002 fff9 	bl	800547c <HAL_NVIC_SystemReset>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800248a:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800248c:	4628      	mov	r0, r5
        break;
 800248e:	e79d      	b.n	80023cc <MCP_ReceivedPacket+0x94>
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002490:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <MCP_ReceivedPacket+0x184>)
 8002492:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
 8002496:	b16d      	cbz	r5, 80024b4 <MCP_ReceivedPacket+0x17c>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8002498:	68a3      	ldr	r3, [r4, #8]
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	4631      	mov	r1, r6
 800249e:	f104 030e 	add.w	r3, r4, #14
 80024a2:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80024a4:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 80024a6:	e791      	b.n	80023cc <MCP_ReceivedPacket+0x94>
          MCI_StopRamp(pMCI);
 80024a8:	4638      	mov	r0, r7
 80024aa:	f7ff f8a7 	bl	80015fc <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80024ae:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80024b0:	2000      	movs	r0, #0
 80024b2:	e78b      	b.n	80023cc <MCP_ReceivedPacket+0x94>
 80024b4:	462b      	mov	r3, r5
 80024b6:	e799      	b.n	80023ec <MCP_ReceivedPacket+0xb4>
 80024b8:	20000000 	.word	0x20000000
 80024bc:	20000914 	.word	0x20000914

080024c0 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80024c0:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 80024c2:	f003 ffd3 	bl	800646c <HAL_RCC_GetHCLKFreq>
 80024c6:	4b0a      	ldr	r3, [pc, #40]	@ (80024f0 <MX_MotorControl_Init+0x30>)
 80024c8:	fba3 3000 	umull	r3, r0, r3, r0
 80024cc:	09c0      	lsrs	r0, r0, #7
 80024ce:	f002 ffe7 	bl	80054a0 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 80024d2:	4b08      	ldr	r3, [pc, #32]	@ (80024f4 <MX_MotorControl_Init+0x34>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	6819      	ldr	r1, [r3, #0]
 80024d8:	f04f 30ff 	mov.w	r0, #4294967295
 80024dc:	f002 ff84 	bl	80053e8 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 80024e0:	4805      	ldr	r0, [pc, #20]	@ (80024f8 <MX_MotorControl_Init+0x38>)
 80024e2:	f7ff f98d 	bl	8001800 <MCboot>
  mc_lock_pins();
}
 80024e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 80024ea:	f7ff baa9 	b.w	8001a40 <mc_lock_pins>
 80024ee:	bf00      	nop
 80024f0:	10624dd3 	.word	0x10624dd3
 80024f4:	200004e8 	.word	0x200004e8
 80024f8:	20001ba0 	.word	0x20001ba0

080024fc <startTimers>:
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 80024fc:	4922      	ldr	r1, [pc, #136]	@ (8002588 <startTimers+0x8c>)
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 80024fe:	4a23      	ldr	r2, [pc, #140]	@ (800258c <startTimers+0x90>)
 8002500:	688b      	ldr	r3, [r1, #8]
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 8002502:	b410      	push	{r4}
 8002504:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800250c:	f043 0310 	orr.w	r3, r3, #16
 8002510:	b083      	sub	sp, #12
 8002512:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 8002514:	688b      	ldr	r3, [r1, #8]
 8002516:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800251a:	f023 0307 	bic.w	r3, r3, #7
 800251e:	f043 0306 	orr.w	r3, r3, #6
 8002522:	608b      	str	r3, [r1, #8]
 8002524:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002526:	07db      	lsls	r3, r3, #31
 8002528:	d416      	bmi.n	8002558 <startTimers+0x5c>
  SET_BIT(RCC->APB1ENR1, Periphs);
 800252a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6593      	str	r3, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002532:	6d93      	ldr	r3, [r2, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002534:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800253e:	9b01      	ldr	r3, [sp, #4]
 8002540:	694b      	ldr	r3, [r1, #20]
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	614b      	str	r3, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002548:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800254a:	f023 0301 	bic.w	r3, r3, #1
 800254e:	6593      	str	r3, [r2, #88]	@ 0x58
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }

}
 8002550:	b003      	add	sp, #12
 8002552:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002556:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8002558:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800255c:	480c      	ldr	r0, [pc, #48]	@ (8002590 <startTimers+0x94>)
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	6859      	ldr	r1, [r3, #4]
 8002562:	4c0c      	ldr	r4, [pc, #48]	@ (8002594 <startTimers+0x98>)
 8002564:	4001      	ands	r1, r0
 8002566:	f041 0120 	orr.w	r1, r1, #32
 800256a:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800256c:	6959      	ldr	r1, [r3, #20]
 800256e:	f041 0101 	orr.w	r1, r1, #1
 8002572:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002574:	6859      	ldr	r1, [r3, #4]
 8002576:	4022      	ands	r2, r4
 8002578:	4001      	ands	r1, r0
 800257a:	430a      	orrs	r2, r1
 800257c:	605a      	str	r2, [r3, #4]
}
 800257e:	b003      	add	sp, #12
 8002580:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	40012c00 	.word	0x40012c00
 800258c:	40021000 	.word	0x40021000
 8002590:	fdffff8f 	.word	0xfdffff8f
 8002594:	02000070 	.word	0x02000070

08002598 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8002598:	3201      	adds	r2, #1
{
 800259a:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 800259c:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800259e:	f06f 0602 	mvn.w	r6, #2
 80025a2:	0155      	lsls	r5, r2, #5
 80025a4:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 80025a6:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 80025a8:	f893 c000 	ldrb.w	ip, [r3]
 80025ac:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 80025b0:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 80025b4:	d80c      	bhi.n	80025d0 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80025b6:	6904      	ldr	r4, [r0, #16]
 80025b8:	07a4      	lsls	r4, r4, #30
 80025ba:	d5f5      	bpl.n	80025a8 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 80025bc:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80025c0:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80025c2:	6106      	str	r6, [r0, #16]
 80025c4:	d8f0      	bhi.n	80025a8 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 80025c6:	781c      	ldrb	r4, [r3, #0]
 80025c8:	2c0f      	cmp	r4, #15
 80025ca:	d8ed      	bhi.n	80025a8 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 80025cc:	2301      	movs	r3, #1
 80025ce:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 80025d0:	bd70      	pop	{r4, r5, r6, pc}
 80025d2:	bf00      	nop

080025d4 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 80025d4:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80025d6:	f8b0 4070 	ldrh.w	r4, [r0, #112]	@ 0x70
 80025da:	140b      	asrs	r3, r1, #16
 80025dc:	fb04 f303 	mul.w	r3, r4, r3
 80025e0:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
 80025e4:	ea4f 0e43 	mov.w	lr, r3, lsl #1

    wX = wUBeta;
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 80025e8:	f343 7280 	sbfx	r2, r3, #30, #1
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80025ec:	f8b0 304e 	ldrh.w	r3, [r0, #78]	@ 0x4e
 80025f0:	b209      	sxth	r1, r1
 80025f2:	fb03 f101 	mul.w	r1, r3, r1
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 80025f6:	eb1e 0301 	adds.w	r3, lr, r1
    if (wY < 0)
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80025fa:	ea4f 0594 	mov.w	r5, r4, lsr #2
    wY = ((int64_t)wUBeta + wUAlpha)>>1;
 80025fe:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8002602:	eb42 74e1 	adc.w	r4, r2, r1, asr #31
    wZ = ((int64_t)wUBeta - wUAlpha)>>1;
 8002606:	ebbe 0c01 	subs.w	ip, lr, r1
 800260a:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
 800260e:	ea4f 015c 	mov.w	r1, ip, lsr #1
    if (wY < 0)
 8002612:	ea53 73c4 	orrs.w	r3, r3, r4, lsl #31
{
 8002616:	b083      	sub	sp, #12
    wZ = ((int64_t)wUBeta - wUAlpha)>>1;
 8002618:	ea41 71c2 	orr.w	r1, r1, r2, lsl #31
    if (wY < 0)
 800261c:	d457      	bmi.n	80026ce <PWMC_SetPhaseVoltage+0xfa>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 800261e:	2900      	cmp	r1, #0
 8002620:	db35      	blt.n	800268e <PWMC_SetPhaseVoltage+0xba>
      {
        pHandle->Sector = SECTOR_2;
 8002622:	2201      	movs	r2, #1
 8002624:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002628:	1a5a      	subs	r2, r3, r1
 800262a:	bf44      	itt	mi
 800262c:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 8002630:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
        wTimePhC = wTimePhA - (wY / 131072);
 8002634:	2b00      	cmp	r3, #0
 8002636:	bfb8      	it	lt
 8002638:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00

        if(true == pHandle->SingleShuntTopology)
 800263c:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8002640:	eb05 42a2 	add.w	r2, r5, r2, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8002644:	bfb8      	it	lt
 8002646:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
        wTimePhB = wTimePhA + (wZ / 131072);
 800264a:	eb02 4161 	add.w	r1, r2, r1, asr #17
        wTimePhC = wTimePhA - (wY / 131072);
 800264e:	eba2 4363 	sub.w	r3, r2, r3, asr #17
        if(true == pHandle->SingleShuntTopology)
 8002652:	2c00      	cmp	r4, #0
 8002654:	d160      	bne.n	8002718 <PWMC_SetPhaseVoltage+0x144>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 8002656:	fa1f fc81 	uxth.w	ip, r1
        pHandle->midDuty = (uint16_t)wTimePhA;
 800265a:	b295      	uxth	r5, r2
        pHandle->highDuty = (uint16_t)wTimePhC;
 800265c:	b29c      	uxth	r4, r3
            pHandle->highDuty = 2U;
 800265e:	f8a0 405c 	strh.w	r4, [r0, #92]	@ 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002662:	6944      	ldr	r4, [r0, #20]
            pHandle->lowDuty = 0U;
 8002664:	f8a0 c058 	strh.w	ip, [r0, #88]	@ 0x58
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002668:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 800266c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002670:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8002674:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8002678:	4623      	mov	r3, r4
            pHandle->midDuty = 1U;
 800267a:	f8a0 505a 	strh.w	r5, [r0, #90]	@ 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 800267e:	f8a0 2050 	strh.w	r2, [r0, #80]	@ 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8002682:	f8a0 1052 	strh.w	r1, [r0, #82]	@ 0x52
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 8002686:	b003      	add	sp, #12
 8002688:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 800268c:	4718      	bx	r3
        if ( wX <= 0 )
 800268e:	f1be 0f00 	cmp.w	lr, #0
 8002692:	dd67      	ble.n	8002764 <PWMC_SetPhaseVoltage+0x190>
          pHandle->Sector = SECTOR_1;
 8002694:	2300      	movs	r3, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8002696:	ebae 0201 	sub.w	r2, lr, r1
          pHandle->Sector = SECTOR_1;
 800269a:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhB = wTimePhA + (wZ / 131072);
 800269e:	f501 33ff 	add.w	r3, r1, #130560	@ 0x1fe00
 80026a2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80026a6:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80026aa:	f890 407d 	ldrb.w	r4, [r0, #125]	@ 0x7d
          wTimePhB = wTimePhA + (wZ / 131072);
 80026ae:	eb02 4163 	add.w	r1, r2, r3, asr #17
          wTimePhC = wTimePhB - (wX / 131072);
 80026b2:	eba1 436e 	sub.w	r3, r1, lr, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80026b6:	2c00      	cmp	r4, #0
 80026b8:	f040 809b 	bne.w	80027f2 <PWMC_SetPhaseVoltage+0x21e>
 80026bc:	f890 5086 	ldrb.w	r5, [r0, #134]	@ 0x86
 80026c0:	2d00      	cmp	r5, #0
 80026c2:	f000 80a5 	beq.w	8002810 <PWMC_SetPhaseVoltage+0x23c>
 80026c6:	f04f 0c02 	mov.w	ip, #2
 80026ca:	2501      	movs	r5, #1
 80026cc:	e7c7      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
      if (wZ < 0)
 80026ce:	2900      	cmp	r1, #0
        if(true == pHandle->SingleShuntTopology)
 80026d0:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
      if (wZ < 0)
 80026d4:	db61      	blt.n	800279a <PWMC_SetPhaseVoltage+0x1c6>
        if (wX <= 0)
 80026d6:	f1be 0f00 	cmp.w	lr, #0
 80026da:	dd22      	ble.n	8002722 <PWMC_SetPhaseVoltage+0x14e>
          pHandle->Sector = SECTOR_3;
 80026dc:	2202      	movs	r2, #2
 80026de:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80026e2:	ebb3 020e 	subs.w	r2, r3, lr
 80026e6:	bf44      	itt	mi
 80026e8:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 80026ec:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	bfb8      	it	lt
 80026f4:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 80026f8:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 80026fc:	bfb8      	it	lt
 80026fe:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8002702:	eba2 4363 	sub.w	r3, r2, r3, asr #17
          wTimePhB = wTimePhC + (wX / 131072);
 8002706:	eb03 416e 	add.w	r1, r3, lr, asr #17
          if(true == pHandle->SingleShuntTopology)
 800270a:	2c00      	cmp	r4, #0
 800270c:	d16c      	bne.n	80027e8 <PWMC_SetPhaseVoltage+0x214>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 800270e:	fa1f fc81 	uxth.w	ip, r1
          pHandle->midDuty = (uint16_t)wTimePhC;
 8002712:	b29d      	uxth	r5, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 8002714:	b294      	uxth	r4, r2
 8002716:	e7a2      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
 8002718:	f04f 0c02 	mov.w	ip, #2
 800271c:	2500      	movs	r5, #0
 800271e:	2401      	movs	r4, #1
 8002720:	e79d      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002722:	ebbe 0201 	subs.w	r2, lr, r1
 8002726:	bf48      	it	mi
 8002728:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
          pHandle->Sector = SECTOR_4;
 800272c:	f04f 0303 	mov.w	r3, #3
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002730:	bf48      	it	mi
 8002732:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
          pHandle->Sector = SECTOR_4;
 8002736:	f880 307a 	strb.w	r3, [r0, #122]	@ 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 800273a:	f1be 0300 	subs.w	r3, lr, #0
 800273e:	bfb8      	it	lt
 8002740:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8002744:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhB = wTimePhA + (wZ / 131072);
 8002748:	eb02 4161 	add.w	r1, r2, r1, asr #17
          wTimePhC = wTimePhB - (wX / 131072);
 800274c:	bfb8      	it	lt
 800274e:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 8002752:	eba1 4363 	sub.w	r3, r1, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 8002756:	2c00      	cmp	r4, #0
 8002758:	d055      	beq.n	8002806 <PWMC_SetPhaseVoltage+0x232>
 800275a:	f04f 0c00 	mov.w	ip, #0
 800275e:	2501      	movs	r5, #1
 8002760:	2402      	movs	r4, #2
 8002762:	e77c      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
          pHandle->Sector = SECTOR_6;
 8002764:	f04f 0205 	mov.w	r2, #5
 8002768:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 800276c:	eba3 020e 	sub.w	r2, r3, lr
          wTimePhB = wTimePhC + (wX / 131072);
 8002770:	4671      	mov	r1, lr
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8002772:	eb05 42a2 	add.w	r2, r5, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8002776:	bfb8      	it	lt
 8002778:	f50e 31ff 	addlt.w	r1, lr, #130560	@ 0x1fe00
          if(true == pHandle->SingleShuntTopology)
 800277c:	f890 4086 	ldrb.w	r4, [r0, #134]	@ 0x86
          wTimePhC = wTimePhA - (wY / 131072);
 8002780:	eba2 4363 	sub.w	r3, r2, r3, asr #17
          wTimePhB = wTimePhC + (wX / 131072);
 8002784:	bfb8      	it	lt
 8002786:	f201 11ff 	addwlt	r1, r1, #511	@ 0x1ff
 800278a:	eb03 4161 	add.w	r1, r3, r1, asr #17
          if(true == pHandle->SingleShuntTopology)
 800278e:	b3ac      	cbz	r4, 80027fc <PWMC_SetPhaseVoltage+0x228>
 8002790:	f04f 0c01 	mov.w	ip, #1
 8002794:	2502      	movs	r5, #2
 8002796:	2400      	movs	r4, #0
 8002798:	e761      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
        pHandle->Sector = SECTOR_5;
 800279a:	2204      	movs	r2, #4
 800279c:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80027a0:	1a5a      	subs	r2, r3, r1
 80027a2:	bf44      	itt	mi
 80027a4:	f502 327f 	addmi.w	r2, r2, #261120	@ 0x3fc00
 80027a8:	f202 32ff 	addwmi	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80027ac:	2900      	cmp	r1, #0
 80027ae:	bfbc      	itt	lt
 80027b0:	f501 31ff 	addlt.w	r1, r1, #130560	@ 0x1fe00
 80027b4:	f201 11ff 	addwlt	r1, r1, #511	@ 0x1ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	bfb8      	it	lt
 80027bc:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80027c0:	eb05 42a2 	add.w	r2, r5, r2, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 80027c4:	bfb8      	it	lt
 80027c6:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
        wTimePhB = wTimePhA + (wZ / 131072);
 80027ca:	eb02 4161 	add.w	r1, r2, r1, asr #17
        wTimePhC = wTimePhA - (wY / 131072) ;
 80027ce:	eba2 4363 	sub.w	r3, r2, r3, asr #17
        if(true == pHandle->SingleShuntTopology)
 80027d2:	b924      	cbnz	r4, 80027de <PWMC_SetPhaseVoltage+0x20a>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80027d4:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhA;
 80027d8:	b295      	uxth	r5, r2
          pHandle->highDuty = (uint16_t)wTimePhB;
 80027da:	b28c      	uxth	r4, r1
 80027dc:	e73f      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
 80027de:	f04f 0c01 	mov.w	ip, #1
 80027e2:	2500      	movs	r5, #0
 80027e4:	2402      	movs	r4, #2
 80027e6:	e73a      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
 80027e8:	f04f 0c00 	mov.w	ip, #0
 80027ec:	2502      	movs	r5, #2
 80027ee:	2401      	movs	r4, #1
 80027f0:	e735      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
 80027f2:	f04f 0c02 	mov.w	ip, #2
 80027f6:	2501      	movs	r5, #1
 80027f8:	2400      	movs	r4, #0
 80027fa:	e730      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 80027fc:	fa1f fc82 	uxth.w	ip, r2
            pHandle->midDuty = (uint16_t)wTimePhC;
 8002800:	b29d      	uxth	r5, r3
            pHandle->highDuty = (uint16_t)wTimePhB;
 8002802:	b28c      	uxth	r4, r1
 8002804:	e72b      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8002806:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhB;
 800280a:	b28d      	uxth	r5, r1
          pHandle->highDuty = (uint16_t)wTimePhA;
 800280c:	b294      	uxth	r4, r2
 800280e:	e726      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8002810:	fa1f fc82 	uxth.w	ip, r2
            pHandle->midDuty = (uint16_t)wTimePhB;
 8002814:	b28d      	uxth	r5, r1
            pHandle->highDuty = (uint16_t)wTimePhC;
 8002816:	b29c      	uxth	r4, r3
 8002818:	e721      	b.n	800265e <PWMC_SetPhaseVoltage+0x8a>
 800281a:	bf00      	nop

0800281c <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 800281c:	6843      	ldr	r3, [r0, #4]
 800281e:	4718      	bx	r3

08002820 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8002820:	6883      	ldr	r3, [r0, #8]
 8002822:	4718      	bx	r3

08002824 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8002824:	b510      	push	{r4, lr}
 8002826:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8002828:	b179      	cbz	r1, 800284a <PWMC_CurrentReadingCalibr+0x26>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 800282a:	2901      	cmp	r1, #1
 800282c:	d001      	beq.n	8002832 <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 800282e:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8002830:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8002832:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
 8002836:	b16b      	cbz	r3, 8002854 <PWMC_CurrentReadingCalibr+0x30>
        pHandle->OffCalibrWaitTimeCounter--;
 8002838:	3b01      	subs	r3, #1
 800283a:	b29b      	uxth	r3, r3
 800283c:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1f4      	bne.n	800282e <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 8002844:	68c3      	ldr	r3, [r0, #12]
 8002846:	4798      	blx	r3
          retVal = true;
 8002848:	e004      	b.n	8002854 <PWMC_CurrentReadingCalibr+0x30>
      PWMC_SwitchOffPWM(pHandle);
 800284a:	f7ff ffe7 	bl	800281c <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 800284e:	68e3      	ldr	r3, [r4, #12]
 8002850:	4620      	mov	r0, r4
 8002852:	4798      	blx	r3
      retVal = true;
 8002854:	2001      	movs	r0, #1
}
 8002856:	bd10      	pop	{r4, pc}

08002858 <PWMC_OCP_Handler>:
  * @brief  Manages HW overcurrent protection.
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
__weak void *PWMC_OCP_Handler(PWMC_Handle_t *pHandle)
{
 8002858:	b510      	push	{r4, lr}
 800285a:	4604      	mov	r4, r0
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    PWMC_SwitchOffPWM(pHandle);
 800285c:	f7ff ffde 	bl	800281c <PWMC_SwitchOffPWM>
    pHandle->OverCurrentFlag = true;
 8002860:	2301      	movs	r3, #1
 8002862:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8002866:	f104 0078 	add.w	r0, r4, #120	@ 0x78
 800286a:	bd10      	pop	{r4, pc}

0800286c <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800286c:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
{
 800286e:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 8002870:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8002874:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002878:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 800287a:	3078      	adds	r0, #120	@ 0x78
    pHandle->OverVoltageFlag = true;
 800287c:	f883 c081 	strb.w	ip, [r3, #129]	@ 0x81
    pHandle->BrakeActionLock = true;
 8002880:	f883 c083 	strb.w	ip, [r3, #131]	@ 0x83
}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop

08002888 <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 8002888:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 800288a:	f890 0081 	ldrb.w	r0, [r0, #129]	@ 0x81
 800288e:	b1a8      	cbz	r0, 80028bc <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8002896:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 8002898:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 800289a:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800289e:	b11a      	cbz	r2, 80028a8 <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    retVal |= MC_OVER_CURR;
 80028a6:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 80028a8:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 80028ac:	b12a      	cbz	r2, 80028ba <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 80028ae:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
    pHandle->driverProtectionFlag = false;
 80028b2:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 80028b4:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 80028b6:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
  {
    /* Nothing to do */
  }

  return (retVal);
}
 80028ba:	4770      	bx	lr
 80028bc:	2140      	movs	r1, #64	@ 0x40
 80028be:	e7ec      	b.n	800289a <PWMC_IsFaultOccurred+0x12>

080028c0 <RCM_RegisterRegConv>:
  }
  else
  {
#endif

    if (RCM_conversion_nb < RCM_MAX_CONV)
 80028c0:	492f      	ldr	r1, [pc, #188]	@ (8002980 <RCM_RegisterRegConv+0xc0>)
 80028c2:	780a      	ldrb	r2, [r1, #0]
 80028c4:	2a03      	cmp	r2, #3
 80028c6:	d856      	bhi.n	8002976 <RCM_RegisterRegConv+0xb6>
{
 80028c8:	b510      	push	{r4, lr}
    {
      RCM_handle_array[RCM_conversion_nb] = regConv;
 80028ca:	4c2e      	ldr	r4, [pc, #184]	@ (8002984 <RCM_RegisterRegConv+0xc4>)
      RCM_handle_array[RCM_conversion_nb]->id = RCM_conversion_nb;
      RCM_conversion_nb++;

      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 80028cc:	6803      	ldr	r3, [r0, #0]
      RCM_handle_array[RCM_conversion_nb] = regConv;
 80028ce:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
      RCM_handle_array[RCM_conversion_nb]->id = RCM_conversion_nb;
 80028d2:	7302      	strb	r2, [r0, #12]
      RCM_conversion_nb++;
 80028d4:	3201      	adds	r2, #1
 80028d6:	700a      	strb	r2, [r1, #0]
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028d8:	689a      	ldr	r2, [r3, #8]
 80028da:	07d4      	lsls	r4, r2, #31
 80028dc:	d422      	bmi.n	8002924 <RCM_RegisterRegConv+0x64>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80028de:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80028e0:	2104      	movs	r1, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80028e2:	f022 0204 	bic.w	r2, r2, #4
 80028e6:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80028e8:	6019      	str	r1, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80028ea:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80028ec:	2120      	movs	r1, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80028ee:	f022 0220 	bic.w	r2, r2, #32
 80028f2:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80028f4:	6019      	str	r1, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 80028fc:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002900:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002904:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	2a00      	cmp	r2, #0
 800290a:	dbfc      	blt.n	8002906 <RCM_RegisterRegConv+0x46>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	07d1      	lsls	r1, r2, #31
 8002910:	d408      	bmi.n	8002924 <RCM_RegisterRegConv+0x64>
  MODIFY_REG(ADCx->CR,
 8002912:	491d      	ldr	r1, [pc, #116]	@ (8002988 <RCM_RegisterRegConv+0xc8>)
 8002914:	689a      	ldr	r2, [r3, #8]
 8002916:	400a      	ands	r2, r1
 8002918:	f042 0201 	orr.w	r2, r2, #1
 800291c:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	07d2      	lsls	r2, r2, #31
 8002922:	d5f7      	bpl.n	8002914 <RCM_RegisterRegConv+0x54>
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002924:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002926:	f021 010f 	bic.w	r1, r1, #15
 800292a:	6319      	str	r1, [r3, #48]	@ 0x30
      {
        /* Nothing to do */
      }
      LL_ADC_REG_SetSequencerLength(regConv->regADC, LL_ADC_REG_SEQ_SCAN_DISABLE);
      /* Configure the sampling time (should already be configured by for non user conversions) */
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 800292c:	7a01      	ldrb	r1, [r0, #8]
 800292e:	2201      	movs	r2, #1
 8002930:	408a      	lsls	r2, r1
 8002932:	2909      	cmp	r1, #9
 8002934:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 8002938:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 800293c:	d91d      	bls.n	800297a <RCM_RegisterRegConv+0xba>
 800293e:	f1ac 0c1e 	sub.w	ip, ip, #30
 8002942:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 8002946:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800294a:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 800294e:	f00c 0c04 	and.w	ip, ip, #4
 8002952:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 8002954:	6840      	ldr	r0, [r0, #4]
 8002956:	f853 100c 	ldr.w	r1, [r3, ip]
 800295a:	f3c2 5204 	ubfx	r2, r2, #20, #5
 800295e:	f04f 0e07 	mov.w	lr, #7
 8002962:	4090      	lsls	r0, r2
 8002964:	fa0e f202 	lsl.w	r2, lr, r2
 8002968:	ea21 0202 	bic.w	r2, r1, r2
 800296c:	4302      	orrs	r2, r0
 800296e:	f843 200c 	str.w	r2, [r3, ip]
  bool retVal = true;
 8002972:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  return retVal;
}
 8002974:	bd10      	pop	{r4, pc}
      retVal = false;
 8002976:	2000      	movs	r0, #0
}
 8002978:	4770      	bx	lr
      LL_ADC_SetChannelSamplingTime (regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 800297a:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 800297e:	e7e4      	b.n	800294a <RCM_RegisterRegConv+0x8a>
 8002980:	20001ba4 	.word	0x20001ba4
 8002984:	20001ba8 	.word	0x20001ba8
 8002988:	7fffffc0 	.word	0x7fffffc0

0800298c <RCM_ExecNextConv>:
 *
 * @note: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (RCM_conversion_nb > 0u)
 800298c:	4b17      	ldr	r3, [pc, #92]	@ (80029ec <RCM_ExecNextConv+0x60>)
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	b353      	cbz	r3, 80029e8 <RCM_ExecNextConv+0x5c>
  {

    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_array_index]->regADC,
 8002992:	4b17      	ldr	r3, [pc, #92]	@ (80029f0 <RCM_ExecNextConv+0x64>)
 8002994:	4a17      	ldr	r2, [pc, #92]	@ (80029f4 <RCM_ExecNextConv+0x68>)
 8002996:	7819      	ldrb	r1, [r3, #0]
 8002998:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_array_index]->channel));
 800299c:	7a11      	ldrb	r1, [r2, #8]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_array_index]->regADC,
 800299e:	6812      	ldr	r2, [r2, #0]
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_array_index]->channel));
 80029a0:	2301      	movs	r3, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_array_index]->regADC,
 80029a2:	2909      	cmp	r1, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_array_index]->channel));
 80029a4:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 80029a8:	fa03 f301 	lsl.w	r3, r3, r1
 80029ac:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
 80029b0:	bf84      	itt	hi
 80029b2:	381e      	subhi	r0, #30
 80029b4:	ea43 5300 	orrhi.w	r3, r3, r0, lsl #20
  MODIFY_REG(*preg,
 80029b8:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_array_index]->regADC,
 80029ba:	bf94      	ite	ls
 80029bc:	ea43 5300 	orrls.w	r3, r3, r0, lsl #20
 80029c0:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
 80029c4:	0d1b      	lsrs	r3, r3, #20
 80029c6:	f421 61f8 	bic.w	r1, r1, #1984	@ 0x7c0
 80029ca:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80029ce:	430b      	orrs	r3, r1
 80029d0:	6313      	str	r3, [r2, #48]	@ 0x30
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80029d2:	2304      	movs	r3, #4
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 80029d4:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80029d6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->CR,
 80029d8:	6893      	ldr	r3, [r2, #8]
 80029da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029de:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029e2:	f043 0304 	orr.w	r3, r3, #4
 80029e6:	6093      	str	r3, [r2, #8]
  }
  else
  {
     /* no conversion registered */
  }
}
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	20001ba4 	.word	0x20001ba4
 80029f0:	20001ba5 	.word	0x20001ba5
 80029f4:	20001ba8 	.word	0x20001ba8

080029f8 <RCM_ReadOngoingConv>:
 */
void RCM_ReadOngoingConv(void)
{
  uint32_t result;

  if (RCM_conversion_nb > 0u)
 80029f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002a30 <RCM_ReadOngoingConv+0x38>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	b1b3      	cbz	r3, 8002a2c <RCM_ReadOngoingConv+0x34>
{
 80029fe:	b430      	push	{r4, r5}
  {
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_array_index]->regADC);
 8002a00:	490c      	ldr	r1, [pc, #48]	@ (8002a34 <RCM_ReadOngoingConv+0x3c>)
 8002a02:	480d      	ldr	r0, [pc, #52]	@ (8002a38 <RCM_ReadOngoingConv+0x40>)
 8002a04:	780a      	ldrb	r2, [r1, #0]
 8002a06:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8002a0a:	6804      	ldr	r4, [r0, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8002a0c:	6825      	ldr	r5, [r4, #0]
 8002a0e:	076d      	lsls	r5, r5, #29
 8002a10:	d503      	bpl.n	8002a1a <RCM_ReadOngoingConv+0x22>
 8002a12:	6c24      	ldr	r4, [r4, #64]	@ 0x40
 8002a14:	f024 040f 	bic.w	r4, r4, #15
    }
    else
    {
      /* Reading of ADC Converted Value */
      RCM_handle_array[RCM_array_index]->data
                    = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_array_index]->regADC);
 8002a18:	8144      	strh	r4, [r0, #10]
    }

    /* Prepare next conversion */
    if (RCM_array_index == (RCM_conversion_nb - 1U))
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	429a      	cmp	r2, r3
    {
      RCM_array_index = 0U;
 8002a1e:	bf0b      	itete	eq
 8002a20:	2300      	moveq	r3, #0
    }
    else
    {
      RCM_array_index++;
 8002a22:	3201      	addne	r2, #1
      RCM_array_index = 0U;
 8002a24:	700b      	strbeq	r3, [r1, #0]
      RCM_array_index++;
 8002a26:	700a      	strbne	r2, [r1, #0]
  }
  else
  {
     /* no conversion registered */
  }
}
 8002a28:	bc30      	pop	{r4, r5}
 8002a2a:	4770      	bx	lr
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	20001ba4 	.word	0x20001ba4
 8002a34:	20001ba5 	.word	0x20001ba5
 8002a38:	20001ba8 	.word	0x20001ba8

08002a3c <STC_Init>:
  * @retval none.
  *
  * - Called once right after object creation at initialization of the whole MC core.
  */
__weak void STC_Init(SpeednTorqCtrl_Handle_t *pHandle, PID_Handle_t *pPI, SpeednPosFdbk_Handle_t *SPD_Handle)
{
 8002a3c:	b410      	push	{r4}
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8002a3e:	f9b0 c030 	ldrsh.w	ip, [r0, #48]	@ 0x30
    pHandle->PISpeed = pPI;
 8002a42:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8002a44:	f9b0 1032 	ldrsh.w	r1, [r0, #50]	@ 0x32
    pHandle->Mode = pHandle->ModeDefault;
 8002a48:	f890 402e 	ldrb.w	r4, [r0, #46]	@ 0x2e
 8002a4c:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8002a4e:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8002a50:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8002a54:	0409      	lsls	r1, r1, #16
 8002a56:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->SPD = SPD_Handle;
 8002a5a:	6142      	str	r2, [r0, #20]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8002a5c:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->TargetFinal = 0;
 8002a60:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 8002a62:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8002a64:	61c3      	str	r3, [r0, #28]
}
 8002a66:	4770      	bx	lr

08002a68 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 8002a68:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8002a6a:	4770      	bx	lr

08002a6c <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8002a6c:	7803      	ldrb	r3, [r0, #0]
 8002a6e:	2b03      	cmp	r3, #3
 8002a70:	d004      	beq.n	8002a7c <STC_Clear+0x10>
    {
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
    else if (MCM_TORQUE_MODE == pHandle->Mode)
 8002a72:	2b04      	cmp	r3, #4
    {
      pHandle->TorqueRef = 0U;
 8002a74:	bf04      	itt	eq
 8002a76:	2300      	moveq	r3, #0
 8002a78:	6083      	streq	r3, [r0, #8]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8002a7a:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8002a7c:	6900      	ldr	r0, [r0, #16]
 8002a7e:	2100      	movs	r1, #0
 8002a80:	f004 bf30 	b.w	80078e4 <PID_SetIntegralTerm>

08002a84 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 8002a84:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop

08002a8c <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8002a8c:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8002a8e:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8002a90:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8002a92:	4770      	bx	lr

08002a94 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8002a94:	b410      	push	{r4}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8002a96:	7803      	ldrb	r3, [r0, #0]
 8002a98:	2b04      	cmp	r3, #4
 8002a9a:	d019      	beq.n	8002ad0 <STC_ExecRamp+0x3c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8002a9c:	f8b0 c022 	ldrh.w	ip, [r0, #34]	@ 0x22
 8002aa0:	458c      	cmp	ip, r1
 8002aa2:	da03      	bge.n	8002aac <STC_ExecRamp+0x18>
 8002aa4:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8002aa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002aaa:	4770      	bx	lr
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 8002aac:	f9b0 4028 	ldrsh.w	r4, [r0, #40]	@ 0x28
 8002ab0:	428c      	cmp	r4, r1
 8002ab2:	dcf7      	bgt.n	8002aa4 <STC_ExecRamp+0x10>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8002ab4:	8c84      	ldrh	r4, [r0, #36]	@ 0x24
 8002ab6:	428c      	cmp	r4, r1
 8002ab8:	dd03      	ble.n	8002ac2 <STC_ExecRamp+0x2e>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8002aba:	f9b0 4026 	ldrsh.w	r4, [r0, #38]	@ 0x26
 8002abe:	428c      	cmp	r4, r1
 8002ac0:	dbf0      	blt.n	8002aa4 <STC_ExecRamp+0x10>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8002ac2:	6844      	ldr	r4, [r0, #4]
      if (0U == hDurationms)
 8002ac4:	b9aa      	cbnz	r2, 8002af2 <STC_ExecRamp+0x5e>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8002ac6:	2b03      	cmp	r3, #3
 8002ac8:	d10a      	bne.n	8002ae0 <STC_ExecRamp+0x4c>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8002aca:	0409      	lsls	r1, r1, #16
 8002acc:	6041      	str	r1, [r0, #4]
 8002ace:	e009      	b.n	8002ae4 <STC_ExecRamp+0x50>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8002ad0:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
 8002ad2:	428b      	cmp	r3, r1
 8002ad4:	dbe6      	blt.n	8002aa4 <STC_ExecRamp+0x10>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8002ad6:	f9b0 302c 	ldrsh.w	r3, [r0, #44]	@ 0x2c
 8002ada:	428b      	cmp	r3, r1
 8002adc:	dce2      	bgt.n	8002aa4 <STC_ExecRamp+0x10>
      if (0U == hDurationms)
 8002ade:	b9e2      	cbnz	r2, 8002b1a <STC_ExecRamp+0x86>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8002ae0:	0409      	lsls	r1, r1, #16
 8002ae2:	6081      	str	r1, [r0, #8]
        pHandle->RampRemainingStep = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60c3      	str	r3, [r0, #12]
        pHandle->IncDecAmount = 0;
 8002ae8:	61c3      	str	r3, [r0, #28]
{
 8002aea:	2001      	movs	r0, #1
}
 8002aec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002af0:	4770      	bx	lr
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8002af2:	ea4f 4c24 	mov.w	ip, r4, asr #16
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8002af6:	8c03      	ldrh	r3, [r0, #32]
        wAux /= 1000U;
 8002af8:	4c09      	ldr	r4, [pc, #36]	@ (8002b20 <STC_ExecRamp+0x8c>)
        pHandle->TargetFinal = hTargetFinal;
 8002afa:	8041      	strh	r1, [r0, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8002afc:	fb02 f303 	mul.w	r3, r2, r3
        wAux /= 1000U;
 8002b00:	fba4 4303 	umull	r4, r3, r4, r3
 8002b04:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 8002b06:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8002b08:	eba1 0c0c 	sub.w	ip, r1, ip
 8002b0c:	ea4f 420c 	mov.w	r2, ip, lsl #16
        pHandle->RampRemainingStep++;
 8002b10:	60c3      	str	r3, [r0, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8002b12:	fb92 f2f3 	sdiv	r2, r2, r3
        pHandle->IncDecAmount = wAux1;
 8002b16:	61c2      	str	r2, [r0, #28]
 8002b18:	e7e7      	b.n	8002aea <STC_ExecRamp+0x56>
  return ((int16_t)(pHandle->TorqueRef >> 16));
 8002b1a:	f9b0 c00a 	ldrsh.w	ip, [r0, #10]
 8002b1e:	e7ea      	b.n	8002af6 <STC_ExecRamp+0x62>
 8002b20:	10624dd3 	.word	0x10624dd3

08002b24 <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 8002b24:	b538      	push	{r3, r4, r5, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 8002b26:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8002b28:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8002b2a:	2a04      	cmp	r2, #4
{
 8002b2c:	4604      	mov	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8002b2e:	d012      	beq.n	8002b56 <STC_CalcTorqueReference+0x32>
    if (pHandle->RampRemainingStep > 1U)
 8002b30:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8002b32:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 8002b34:	d908      	bls.n	8002b48 <STC_CalcTorqueReference+0x24>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 8002b36:	69c1      	ldr	r1, [r0, #28]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8002b38:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8002b3a:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 8002b3c:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 8002b3e:	2a03      	cmp	r2, #3
 8002b40:	d011      	beq.n	8002b66 <STC_CalcTorqueReference+0x42>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8002b42:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8002b44:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8002b46:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8002b48:	d1f9      	bne.n	8002b3e <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8002b4a:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8002b4e:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8002b50:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8002b52:	60c3      	str	r3, [r0, #12]
 8002b54:	e7f3      	b.n	8002b3e <STC_CalcTorqueReference+0x1a>
    if (pHandle->RampRemainingStep > 1U)
 8002b56:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 8002b58:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 8002b5a:	d911      	bls.n	8002b80 <STC_CalcTorqueReference+0x5c>
      wCurrentReference += pHandle->IncDecAmount;
 8002b5c:	69c2      	ldr	r2, [r0, #28]
      pHandle->RampRemainingStep--;
 8002b5e:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8002b60:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 8002b62:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8002b64:	e7ed      	b.n	8002b42 <STC_CalcTorqueReference+0x1e>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8002b66:	6960      	ldr	r0, [r4, #20]
 8002b68:	f006 f848 	bl	8008bfc <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 8002b6c:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8002b70:	b209      	sxth	r1, r1
 8002b72:	6920      	ldr	r0, [r4, #16]
 8002b74:	f004 fee8 	bl	8007948 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 8002b78:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8002b7a:	0405      	lsls	r5, r0, #16
 8002b7c:	60a5      	str	r5, [r4, #8]
}
 8002b7e:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 8002b80:	d1df      	bne.n	8002b42 <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8002b82:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8002b86:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8002b88:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8002b8a:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 8002b8c:	e7d9      	b.n	8002b42 <STC_CalcTorqueReference+0x1e>
 8002b8e:	bf00      	nop

08002b90 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 8002b90:	f9b0 0030 	ldrsh.w	r0, [r0, #48]	@ 0x30
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop

08002b98 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
}
 8002b98:	f8d0 0032 	ldr.w	r0, [r0, #50]	@ 0x32
{
 8002b9c:	b082      	sub	sp, #8
}
 8002b9e:	b002      	add	sp, #8
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop

08002ba4 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 8002ba4:	b510      	push	{r4, lr}
 8002ba6:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8002ba8:	6940      	ldr	r0, [r0, #20]
 8002baa:	f006 f827 	bl	8008bfc <SPD_GetAvrgMecSpeedUnit>
 8002bae:	0400      	lsls	r0, r0, #16
 8002bb0:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8002bb2:	bd10      	pop	{r4, pc}

08002bb4 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8002bb4:	4b44      	ldr	r3, [pc, #272]	@ (8002cc8 <USART2_IRQHandler+0x114>)
 8002bb6:	69da      	ldr	r2, [r3, #28]
 8002bb8:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
//cstat !MISRAC2012-Rule-8.4
void USART2_IRQHandler(void)
{
 8002bba:	b510      	push	{r4, lr}
 8002bbc:	d509      	bpl.n	8002bd2 <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8002bbe:	4943      	ldr	r1, [pc, #268]	@ (8002ccc <USART2_IRQHandler+0x118>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 8002bc0:	4843      	ldr	r0, [pc, #268]	@ (8002cd0 <USART2_IRQHandler+0x11c>)
 8002bc2:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8002bc4:	2440      	movs	r4, #64	@ 0x40
 8002bc6:	f022 0201 	bic.w	r2, r2, #1
 8002bca:	61ca      	str	r2, [r1, #28]
 8002bcc:	621c      	str	r4, [r3, #32]
 8002bce:	f7fd fe3f 	bl	8000850 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002bd2:	4b3d      	ldr	r3, [pc, #244]	@ (8002cc8 <USART2_IRQHandler+0x114>)
 8002bd4:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8002bd6:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8002bd8:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8002bda:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8002bdc:	074c      	lsls	r4, r1, #29
 8002bde:	d56a      	bpl.n	8002cb6 <USART2_IRQHandler+0x102>
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8002be0:	07d8      	lsls	r0, r3, #31
 8002be2:	d51e      	bpl.n	8002c22 <USART2_IRQHandler+0x6e>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF | USART_ICR_ORECF | USART_ICR_NECF);
 8002be4:	4b38      	ldr	r3, [pc, #224]	@ (8002cc8 <USART2_IRQHandler+0x114>)
 8002be6:	220e      	movs	r2, #14
 8002be8:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bea:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002bee:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8002bf2:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8002bf6:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfa:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8002bfe:	e840 3100 	strex	r1, r3, [r0]
 8002c02:	2900      	cmp	r1, #0
 8002c04:	d1f3      	bne.n	8002bee <USART2_IRQHandler+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c06:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002c0a:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8002c0e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002c12:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c16:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8002c1a:	e840 3100 	strex	r1, r3, [r0]
 8002c1e:	2900      	cmp	r1, #0
 8002c20:	d1f3      	bne.n	8002c0a <USART2_IRQHandler+0x56>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8002c22:	4b29      	ldr	r3, [pc, #164]	@ (8002cc8 <USART2_IRQHandler+0x114>)
 8002c24:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8002c26:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8002c28:	06d2      	lsls	r2, r2, #27
 8002c2a:	d543      	bpl.n	8002cb4 <USART2_IRQHandler+0x100>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8002c2c:	06db      	lsls	r3, r3, #27
 8002c2e:	d541      	bpl.n	8002cb4 <USART2_IRQHandler+0x100>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c30:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002c34:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8002c38:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8002c3c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c40:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8002c44:	e840 3100 	strex	r1, r3, [r0]
 8002c48:	2900      	cmp	r1, #0
 8002c4a:	d1f3      	bne.n	8002c34 <USART2_IRQHandler+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c4c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002c50:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8002c54:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8002c58:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5c:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8002c60:	e840 3100 	strex	r1, r3, [r0]
 8002c64:	2900      	cmp	r1, #0
 8002c66:	d1f3      	bne.n	8002c50 <USART2_IRQHandler+0x9c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c68:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002c6c:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8002c70:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002c74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c78:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8002c7c:	e840 3100 	strex	r1, r3, [r0]
 8002c80:	2900      	cmp	r1, #0
 8002c82:	d1f3      	bne.n	8002c6c <USART2_IRQHandler+0xb8>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8002c84:	4b10      	ldr	r3, [pc, #64]	@ (8002cc8 <USART2_IRQHandler+0x114>)
 8002c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c88:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002c8c:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8002c90:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002c94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c98:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8002c9c:	e840 3100 	strex	r1, r3, [r0]
 8002ca0:	2900      	cmp	r1, #0
 8002ca2:	d1f3      	bne.n	8002c8c <USART2_IRQHandler+0xd8>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8002ca4:	4b09      	ldr	r3, [pc, #36]	@ (8002ccc <USART2_IRQHandler+0x118>)
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 8002ca6:	480a      	ldr	r0, [pc, #40]	@ (8002cd0 <USART2_IRQHandler+0x11c>)
 8002ca8:	2202      	movs	r2, #2
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 8002caa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cae:	605a      	str	r2, [r3, #4]
    ASPEP_HWReset(&aspepOverUartA);
 8002cb0:	f7fd bfc4 	b.w	8000c3c <ASPEP_HWReset>
}
 8002cb4:	bd10      	pop	{r4, pc}
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8002cb6:	07d9      	lsls	r1, r3, #31
 8002cb8:	d5b3      	bpl.n	8002c22 <USART2_IRQHandler+0x6e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8002cba:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002cbe:	f000 0008 	and.w	r0, r0, #8
  if (0U == flags)
 8002cc2:	4302      	orrs	r2, r0
 8002cc4:	d18e      	bne.n	8002be4 <USART2_IRQHandler+0x30>
 8002cc6:	e7ac      	b.n	8002c22 <USART2_IRQHandler+0x6e>
 8002cc8:	40004400 	.word	0x40004400
 8002ccc:	40020000 	.word	0x40020000
 8002cd0:	20000454 	.word	0x20000454

08002cd4 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 8002cd4:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */

  TSK_HardwareFaultTask();
 8002cd6:	f7fe fe99 	bl	8001a0c <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 8002cda:	e7fe      	b.n	8002cda <HardFault_Handler+0x6>

08002cdc <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 8002cdc:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8002cde:	4c0d      	ldr	r4, [pc, #52]	@ (8002d14 <SysTick_Handler+0x38>)
 8002ce0:	7823      	ldrb	r3, [r4, #0]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d00f      	beq.n	8002d06 <SysTick_Handler+0x2a>
  else
  {
    /* Nothing to do */
  }

  SystickDividerCounter ++;
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 8002cea:	4a0b      	ldr	r2, [pc, #44]	@ (8002d18 <SysTick_Handler+0x3c>)
 8002cec:	7023      	strb	r3, [r4, #0]
 8002cee:	6813      	ldr	r3, [r2, #0]
 8002cf0:	079b      	lsls	r3, r3, #30
 8002cf2:	d504      	bpl.n	8002cfe <SysTick_Handler+0x22>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8002cf4:	2302      	movs	r3, #2
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 8002cf6:	4809      	ldr	r0, [pc, #36]	@ (8002d1c <SysTick_Handler+0x40>)
 8002cf8:	6053      	str	r3, [r2, #4]
 8002cfa:	f7fd ff4f 	bl	8000b9c <ASPEP_HWDataReceivedIT>
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */

  /* USER CODE END SysTick_IRQn 2 */
}
 8002cfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8002d02:	f7fe be3b 	b.w	800197c <MC_RunMotorControlTasks>
    HAL_IncTick();
 8002d06:	f001 fbcb 	bl	80044a0 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8002d0a:	f002 fbe5 	bl	80054d8 <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e7eb      	b.n	8002cea <SysTick_Handler+0xe>
 8002d12:	bf00      	nop
 8002d14:	200004dc 	.word	0x200004dc
 8002d18:	40020000 	.word	0x40020000
 8002d1c:	20000454 	.word	0x20000454

08002d20 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8002d20:	4b04      	ldr	r3, [pc, #16]	@ (8002d34 <EXTI15_10_IRQHandler+0x14>)
 8002d22:	695a      	ldr	r2, [r3, #20]

  */
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN START_STOP_BTN */
  if (0U != LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10))
 8002d24:	0552      	lsls	r2, r2, #21
 8002d26:	d400      	bmi.n	8002d2a <EXTI15_10_IRQHandler+0xa>
  else
  {
    /* Nothing to do */
  }

}
 8002d28:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8002d2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d2e:	615a      	str	r2, [r3, #20]
    (void)UI_HandleStartStopButton_cb();
 8002d30:	f7fe be7a 	b.w	8001a28 <UI_HandleStartStopButton_cb>
 8002d34:	40010400 	.word	0x40010400

08002d38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d38:	b500      	push	{lr}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d74 <HAL_MspInit+0x3c>)
 8002d3c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
{
 8002d42:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d44:	661a      	str	r2, [r3, #96]	@ 0x60
 8002d46:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d48:	f002 0201 	and.w	r2, r2, #1
 8002d4c:	9200      	str	r2, [sp, #0]
 8002d4e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002d52:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002d56:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d5e:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8002d60:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d62:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8002d64:	f002 fb2e 	bl	80053c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d68:	b003      	add	sp, #12
 8002d6a:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8002d6e:	f002 bff3 	b.w	8005d58 <HAL_PWREx_DisableUCPDDeadBattery>
 8002d72:	bf00      	nop
 8002d74:	40021000 	.word	0x40021000

08002d78 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d78:	b510      	push	{r4, lr}
 8002d7a:	4604      	mov	r4, r0
 8002d7c:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d7e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d80:	2244      	movs	r2, #68	@ 0x44
 8002d82:	a80b      	add	r0, sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d84:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8002d88:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8002d8c:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d8e:	f006 fb43 	bl	8009418 <memset>
  if(hadc->Instance==ADC1)
 8002d92:	6823      	ldr	r3, [r4, #0]
 8002d94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d98:	d004      	beq.n	8002da4 <HAL_ADC_MspInit+0x2c>

    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8002d9a:	4a43      	ldr	r2, [pc, #268]	@ (8002ea8 <HAL_ADC_MspInit+0x130>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d046      	beq.n	8002e2e <HAL_ADC_MspInit+0xb6>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002da0:	b01c      	add	sp, #112	@ 0x70
 8002da2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002da4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8002da8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dac:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002dae:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8002db0:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002db2:	f003 fb8d 	bl	80064d0 <HAL_RCCEx_PeriphCLKConfig>
 8002db6:	2800      	cmp	r0, #0
 8002db8:	d16a      	bne.n	8002e90 <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002dba:	4a3c      	ldr	r2, [pc, #240]	@ (8002eac <HAL_ADC_MspInit+0x134>)
 8002dbc:	6813      	ldr	r3, [r2, #0]
 8002dbe:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002dc0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002dc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002dc4:	d109      	bne.n	8002dda <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb0 <HAL_ADC_MspInit+0x138>)
 8002dc8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002dce:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002dd6:	9301      	str	r3, [sp, #4]
 8002dd8:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dda:	4b35      	ldr	r3, [pc, #212]	@ (8002eb0 <HAL_ADC_MspInit+0x138>)
 8002ddc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002dde:	f042 0201 	orr.w	r2, r2, #1
 8002de2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002de4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002de6:	f002 0201 	and.w	r2, r2, #1
 8002dea:	9202      	str	r2, [sp, #8]
 8002dec:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002df0:	f042 0202 	orr.w	r2, r2, #2
 8002df4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8002df8:	2005      	movs	r0, #5
 8002dfa:	2103      	movs	r1, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfc:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8002e00:	e9cd 0106 	strd	r0, r1, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e04:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e06:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e08:	a906      	add	r1, sp, #24
 8002e0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e0e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e10:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e12:	f002 fcf9 	bl	8005808 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 8002e16:	f244 0202 	movw	r2, #16386	@ 0x4002
 8002e1a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e1c:	4825      	ldr	r0, [pc, #148]	@ (8002eb4 <HAL_ADC_MspInit+0x13c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1e:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e20:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 8002e22:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e26:	f002 fcef 	bl	8005808 <HAL_GPIO_Init>
}
 8002e2a:	b01c      	add	sp, #112	@ 0x70
 8002e2c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002e2e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8002e32:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e36:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002e38:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8002e3a:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e3c:	f003 fb48 	bl	80064d0 <HAL_RCCEx_PeriphCLKConfig>
 8002e40:	bb48      	cbnz	r0, 8002e96 <HAL_ADC_MspInit+0x11e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e42:	4a1a      	ldr	r2, [pc, #104]	@ (8002eac <HAL_ADC_MspInit+0x134>)
 8002e44:	6813      	ldr	r3, [r2, #0]
 8002e46:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e48:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e4a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e4c:	d109      	bne.n	8002e62 <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002e4e:	4b18      	ldr	r3, [pc, #96]	@ (8002eb0 <HAL_ADC_MspInit+0x138>)
 8002e50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e52:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e56:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e5e:	9304      	str	r3, [sp, #16]
 8002e60:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e62:	4b13      	ldr	r3, [pc, #76]	@ (8002eb0 <HAL_ADC_MspInit+0x138>)
 8002e64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8002e6e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8002ea0 <HAL_ADC_MspInit+0x128>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8002e78:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7a:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8002e7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8002e80:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e84:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e86:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8002e88:	f002 fcbe 	bl	8005808 <HAL_GPIO_Init>
}
 8002e8c:	b01c      	add	sp, #112	@ 0x70
 8002e8e:	bd10      	pop	{r4, pc}
      Error_Handler();
 8002e90:	f7fe faba 	bl	8001408 <Error_Handler>
 8002e94:	e791      	b.n	8002dba <HAL_ADC_MspInit+0x42>
      Error_Handler();
 8002e96:	f7fe fab7 	bl	8001408 <Error_Handler>
 8002e9a:	e7d2      	b.n	8002e42 <HAL_ADC_MspInit+0xca>
 8002e9c:	f3af 8000 	nop.w
 8002ea0:	00000040 	.word	0x00000040
 8002ea4:	00000003 	.word	0x00000003
 8002ea8:	50000100 	.word	0x50000100
 8002eac:	20001bb8 	.word	0x20001bb8
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	48000400 	.word	0x48000400

08002eb8 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8002eb8:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 8002eba:	6802      	ldr	r2, [r0, #0]
 8002ebc:	4934      	ldr	r1, [pc, #208]	@ (8002f90 <HAL_COMP_MspInit+0xd8>)
{
 8002ebe:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec0:	2300      	movs	r3, #0
  if(hcomp->Instance==COMP1)
 8002ec2:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec4:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002ec8:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002ecc:	9308      	str	r3, [sp, #32]
  if(hcomp->Instance==COMP1)
 8002ece:	d008      	beq.n	8002ee2 <HAL_COMP_MspInit+0x2a>

    /* USER CODE BEGIN COMP1_MspInit 1 */

    /* USER CODE END COMP1_MspInit 1 */
  }
  else if(hcomp->Instance==COMP2)
 8002ed0:	4b30      	ldr	r3, [pc, #192]	@ (8002f94 <HAL_COMP_MspInit+0xdc>)
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d01e      	beq.n	8002f14 <HAL_COMP_MspInit+0x5c>

    /* USER CODE BEGIN COMP2_MspInit 1 */

    /* USER CODE END COMP2_MspInit 1 */
  }
  else if(hcomp->Instance==COMP4)
 8002ed6:	4b30      	ldr	r3, [pc, #192]	@ (8002f98 <HAL_COMP_MspInit+0xe0>)
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d034      	beq.n	8002f46 <HAL_COMP_MspInit+0x8e>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8002edc:	b00b      	add	sp, #44	@ 0x2c
 8002ede:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002ee6:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 8002eea:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8002f78 <HAL_COMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002ef0:	f042 0201 	orr.w	r2, r2, #1
 8002ef4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8002efe:	a904      	add	r1, sp, #16
 8002f00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 8002f04:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f08:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8002f0a:	f002 fc7d 	bl	8005808 <HAL_GPIO_Init>
}
 8002f0e:	b00b      	add	sp, #44	@ 0x2c
 8002f10:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f14:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8002f18:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 8002f1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f1e:	f042 0201 	orr.w	r2, r2, #1
 8002f22:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 8002f26:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8002f80 <HAL_COMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8002f30:	a904      	add	r1, sp, #16
 8002f32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 8002f36:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f3a:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8002f3c:	f002 fc64 	bl	8005808 <HAL_GPIO_Init>
}
 8002f40:	b00b      	add	sp, #44	@ 0x2c
 8002f42:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f46:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8002f4a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8002f4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8002f50:	4812      	ldr	r0, [pc, #72]	@ (8002f9c <HAL_COMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f52:	f042 0202 	orr.w	r2, r2, #2
 8002f56:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8002f5a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8002f88 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8002f64:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8002f66:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f6a:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8002f6c:	f002 fc4c 	bl	8005808 <HAL_GPIO_Init>
}
 8002f70:	b00b      	add	sp, #44	@ 0x2c
 8002f72:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f76:	bf00      	nop
 8002f78:	00000002 	.word	0x00000002
 8002f7c:	00000003 	.word	0x00000003
 8002f80:	00000080 	.word	0x00000080
 8002f84:	00000003 	.word	0x00000003
 8002f88:	00000001 	.word	0x00000001
 8002f8c:	00000003 	.word	0x00000003
 8002f90:	40010200 	.word	0x40010200
 8002f94:	40010204 	.word	0x40010204
 8002f98:	4001020c 	.word	0x4001020c
 8002f9c:	48000400 	.word	0x48000400

08002fa0 <HAL_CORDIC_MspInit>:
  * @param hcordic: CORDIC handle pointer
  * @retval None
  */
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8002fa0:	4b09      	ldr	r3, [pc, #36]	@ (8002fc8 <HAL_CORDIC_MspInit+0x28>)
 8002fa2:	6802      	ldr	r2, [r0, #0]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d000      	beq.n	8002faa <HAL_CORDIC_MspInit+0xa>
 8002fa8:	4770      	bx	lr
  {
    /* USER CODE BEGIN CORDIC_MspInit 0 */

    /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8002faa:	f8d3 2448 	ldr.w	r2, [r3, #1096]	@ 0x448
 8002fae:	f042 0208 	orr.w	r2, r2, #8
{
 8002fb2:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8002fb4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002fb8:	649a      	str	r2, [r3, #72]	@ 0x48
 8002fba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fbc:	f003 0308 	and.w	r3, r3, #8
 8002fc0:	9301      	str	r3, [sp, #4]
 8002fc2:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CORDIC_MspInit 1 */

  }

}
 8002fc4:	b002      	add	sp, #8
 8002fc6:	4770      	bx	lr
 8002fc8:	40020c00 	.word	0x40020c00

08002fcc <HAL_DAC_MspInit>:
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8002fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff8 <HAL_DAC_MspInit+0x2c>)
 8002fce:	6802      	ldr	r2, [r0, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d000      	beq.n	8002fd6 <HAL_DAC_MspInit+0xa>
 8002fd4:	4770      	bx	lr
  {
    /* USER CODE BEGIN DAC3_MspInit 0 */

    /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 8002fd6:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 8002fda:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
{
 8002fde:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 8002fe0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002fe2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002fe6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fee:	9301      	str	r3, [sp, #4]
 8002ff0:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END DAC3_MspInit 1 */

  }

}
 8002ff2:	b002      	add	sp, #8
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	50001000 	.word	0x50001000
 8002ffc:	00000000 	.word	0x00000000

08003000 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003000:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 8003002:	6802      	ldr	r2, [r0, #0]
 8003004:	4934      	ldr	r1, [pc, #208]	@ (80030d8 <HAL_OPAMP_MspInit+0xd8>)
{
 8003006:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003008:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 800300a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800300c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003010:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003014:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 8003016:	d008      	beq.n	800302a <HAL_OPAMP_MspInit+0x2a>

    /* USER CODE BEGIN OPAMP1_MspInit 1 */

    /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 8003018:	4b30      	ldr	r3, [pc, #192]	@ (80030dc <HAL_OPAMP_MspInit+0xdc>)
 800301a:	429a      	cmp	r2, r3
 800301c:	d01e      	beq.n	800305c <HAL_OPAMP_MspInit+0x5c>

    /* USER CODE BEGIN OPAMP2_MspInit 1 */

    /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 800301e:	4b30      	ldr	r3, [pc, #192]	@ (80030e0 <HAL_OPAMP_MspInit+0xe0>)
 8003020:	429a      	cmp	r2, r3
 8003022:	d033      	beq.n	800308c <HAL_OPAMP_MspInit+0x8c>
    /* USER CODE BEGIN OPAMP3_MspInit 1 */

    /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8003024:	b00b      	add	sp, #44	@ 0x2c
 8003026:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800302a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800302e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 8003032:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 80030c0 <HAL_OPAMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003036:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003038:	f042 0201 	orr.w	r2, r2, #1
 800303c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800303e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003046:	a904      	add	r1, sp, #16
 8003048:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 800304c:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003050:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003052:	f002 fbd9 	bl	8005808 <HAL_GPIO_Init>
}
 8003056:	b00b      	add	sp, #44	@ 0x2c
 8003058:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800305c:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8003060:	33fc      	adds	r3, #252	@ 0xfc
 8003062:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003064:	f042 0201 	orr.w	r2, r2, #1
 8003068:	64da      	str	r2, [r3, #76]	@ 0x4c
 800306a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 800306c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80030c8 <HAL_OPAMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003076:	a904      	add	r1, sp, #16
 8003078:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 800307c:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003080:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003082:	f002 fbc1 	bl	8005808 <HAL_GPIO_Init>
}
 8003086:	b00b      	add	sp, #44	@ 0x2c
 8003088:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800308c:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8003090:	33f8      	adds	r3, #248	@ 0xf8
 8003092:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003094:	4813      	ldr	r0, [pc, #76]	@ (80030e4 <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003096:	f042 0202 	orr.w	r2, r2, #2
 800309a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800309c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 800309e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 80030d0 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030a8:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 80030aa:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ae:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030b0:	f002 fbaa 	bl	8005808 <HAL_GPIO_Init>
}
 80030b4:	b00b      	add	sp, #44	@ 0x2c
 80030b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80030ba:	bf00      	nop
 80030bc:	f3af 8000 	nop.w
 80030c0:	0000000e 	.word	0x0000000e
 80030c4:	00000003 	.word	0x00000003
 80030c8:	000000e0 	.word	0x000000e0
 80030cc:	00000003 	.word	0x00000003
 80030d0:	00000007 	.word	0x00000007
 80030d4:	00000003 	.word	0x00000003
 80030d8:	40010300 	.word	0x40010300
 80030dc:	40010304 	.word	0x40010304
 80030e0:	40010308 	.word	0x40010308
 80030e4:	48000400 	.word	0x48000400

080030e8 <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 80030e8:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <HAL_TIM_PWM_MspInit+0x28>)
 80030ea:	6802      	ldr	r2, [r0, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d000      	beq.n	80030f2 <HAL_TIM_PWM_MspInit+0xa>
 80030f0:	4770      	bx	lr
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030f2:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
{
 80030f6:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030f8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030fe:	661a      	str	r2, [r3, #96]	@ 0x60
 8003100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003102:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003106:	9301      	str	r3, [sp, #4]
 8003108:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800310a:	b002      	add	sp, #8
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	40012c00 	.word	0x40012c00

08003114 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003114:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8003116:	4a2b      	ldr	r2, [pc, #172]	@ (80031c4 <HAL_TIM_MspPostInit+0xb0>)
 8003118:	6801      	ldr	r1, [r0, #0]
{
 800311a:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311c:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 800311e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003120:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003124:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003128:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 800312a:	d001      	beq.n	8003130 <HAL_TIM_MspPostInit+0x1c>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800312c:	b00a      	add	sp, #40	@ 0x28
 800312e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003130:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003134:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003138:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800313c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800313e:	f042 0204 	orr.w	r2, r2, #4
 8003142:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003144:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003146:	f002 0204 	and.w	r2, r2, #4
 800314a:	9201      	str	r2, [sp, #4]
 800314c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800314e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003150:	f042 0202 	orr.w	r2, r2, #2
 8003154:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003156:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003158:	f002 0202 	and.w	r2, r2, #2
 800315c:	9202      	str	r2, [sp, #8]
 800315e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003160:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003162:	f042 0201 	orr.w	r2, r2, #1
 8003166:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800316a:	2102      	movs	r1, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800316c:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003170:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003174:	2402      	movs	r4, #2
 8003176:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003178:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800317a:	2604      	movs	r6, #4
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 800317c:	a904      	add	r1, sp, #16
 800317e:	4812      	ldr	r0, [pc, #72]	@ (80031c8 <HAL_TIM_MspPostInit+0xb4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003180:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003182:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003184:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003188:	f002 fb3e 	bl	8005808 <HAL_GPIO_Init>
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 800318c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 800318e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003192:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8003194:	480d      	ldr	r0, [pc, #52]	@ (80031cc <HAL_TIM_MspPostInit+0xb8>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003196:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8003198:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800319c:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80031a0:	f002 fb32 	bl	8005808 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 80031a4:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 80031a8:	2302      	movs	r3, #2
 80031aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ae:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80031b0:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 80031b6:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80031ba:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031bc:	f002 fb24 	bl	8005808 <HAL_GPIO_Init>
}
 80031c0:	b00a      	add	sp, #40	@ 0x28
 80031c2:	bd70      	pop	{r4, r5, r6, pc}
 80031c4:	40012c00 	.word	0x40012c00
 80031c8:	48000800 	.word	0x48000800
 80031cc:	48000400 	.word	0x48000400

080031d0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031d0:	b570      	push	{r4, r5, r6, lr}
 80031d2:	4604      	mov	r4, r0
 80031d4:	b098      	sub	sp, #96	@ 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031d8:	2244      	movs	r2, #68	@ 0x44
 80031da:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031dc:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80031e0:	e9cd 1104 	strd	r1, r1, [sp, #16]
 80031e4:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031e6:	f006 f917 	bl	8009418 <memset>
  if(huart->Instance==USART2)
 80031ea:	4b35      	ldr	r3, [pc, #212]	@ (80032c0 <HAL_UART_MspInit+0xf0>)
 80031ec:	6822      	ldr	r2, [r4, #0]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d001      	beq.n	80031f6 <HAL_UART_MspInit+0x26>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80031f2:	b018      	add	sp, #96	@ 0x60
 80031f4:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80031f6:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031f8:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80031fa:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031fc:	f003 f968 	bl	80064d0 <HAL_RCCEx_PeriphCLKConfig>
 8003200:	2800      	cmp	r0, #0
 8003202:	d14c      	bne.n	800329e <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003204:	4b2f      	ldr	r3, [pc, #188]	@ (80032c4 <HAL_UART_MspInit+0xf4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003206:	4830      	ldr	r0, [pc, #192]	@ (80032c8 <HAL_UART_MspInit+0xf8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003208:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
    hdma_usart2_rx.Instance = DMA1_Channel1;
 800320a:	4e30      	ldr	r6, [pc, #192]	@ (80032cc <HAL_UART_MspInit+0xfc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800320c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003210:	659a      	str	r2, [r3, #88]	@ 0x58
 8003212:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003214:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8003218:	9200      	str	r2, [sp, #0]
 800321a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800321c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800321e:	ed9f 7b24 	vldr	d7, [pc, #144]	@ 80032b0 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003222:	f042 0202 	orr.w	r2, r2, #2
 8003226:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800322a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800322e:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80032b8 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003238:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800323a:	2307      	movs	r3, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800323c:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800323e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003240:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003244:	f002 fae0 	bl	8005808 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003248:	4921      	ldr	r1, [pc, #132]	@ (80032d0 <HAL_UART_MspInit+0x100>)
 800324a:	221a      	movs	r2, #26
 800324c:	2300      	movs	r3, #0
 800324e:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003252:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003254:	2280      	movs	r2, #128	@ 0x80
 8003256:	e9c6 3302 	strd	r3, r3, [r6, #8]
 800325a:	e9c6 2304 	strd	r2, r3, [r6, #16]
 800325e:	e9c6 3306 	strd	r3, r3, [r6, #24]
 8003262:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003264:	f002 fa3e 	bl	80056e4 <HAL_DMA_Init>
 8003268:	b9f8      	cbnz	r0, 80032aa <HAL_UART_MspInit+0xda>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 800326a:	4d1a      	ldr	r5, [pc, #104]	@ (80032d4 <HAL_UART_MspInit+0x104>)
 800326c:	491a      	ldr	r1, [pc, #104]	@ (80032d8 <HAL_UART_MspInit+0x108>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800326e:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003272:	221b      	movs	r2, #27
 8003274:	2300      	movs	r3, #0
 8003276:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800327a:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800327c:	2110      	movs	r1, #16
 800327e:	2280      	movs	r2, #128	@ 0x80
 8003280:	e9c5 1302 	strd	r1, r3, [r5, #8]
 8003284:	e9c5 3305 	strd	r3, r3, [r5, #20]
 8003288:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800328c:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800328e:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003290:	f002 fa28 	bl	80056e4 <HAL_DMA_Init>
 8003294:	b930      	cbnz	r0, 80032a4 <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003296:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8003298:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 800329a:	b018      	add	sp, #96	@ 0x60
 800329c:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800329e:	f7fe f8b3 	bl	8001408 <Error_Handler>
 80032a2:	e7af      	b.n	8003204 <HAL_UART_MspInit+0x34>
      Error_Handler();
 80032a4:	f7fe f8b0 	bl	8001408 <Error_Handler>
 80032a8:	e7f5      	b.n	8003296 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80032aa:	f7fe f8ad 	bl	8001408 <Error_Handler>
 80032ae:	e7dc      	b.n	800326a <HAL_UART_MspInit+0x9a>
 80032b0:	00000018 	.word	0x00000018
 80032b4:	00000002 	.word	0x00000002
	...
 80032c0:	40004400 	.word	0x40004400
 80032c4:	40021000 	.word	0x40021000
 80032c8:	48000400 	.word	0x48000400
 80032cc:	2000056c 	.word	0x2000056c
 80032d0:	40020008 	.word	0x40020008
 80032d4:	2000050c 	.word	0x2000050c
 80032d8:	4002001c 	.word	0x4002001c

080032dc <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80032dc:	4b02      	ldr	r3, [pc, #8]	@ (80032e8 <ADC1_2_IRQHandler+0xc>)
 80032de:	2240      	movs	r2, #64	@ 0x40
 80032e0:	601a      	str	r2, [r3, #0]

    /* Clear Flags M1 */
    LL_ADC_ClearFlag_JEOS(ADC2);

  /* Highfrequency task */
  (void)TSK_HighFrequencyTask();
 80032e2:	f7fe bae5 	b.w	80018b0 <TSK_HighFrequencyTask>
 80032e6:	bf00      	nop
 80032e8:	50000100 	.word	0x50000100

080032ec <TIM1_UP_TIM16_IRQHandler>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80032ec:	4b03      	ldr	r3, [pc, #12]	@ (80032fc <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(TIM1);
  (void)R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 80032ee:	4804      	ldr	r0, [pc, #16]	@ (8003300 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80032f0:	f06f 0201 	mvn.w	r2, #1
 80032f4:	611a      	str	r2, [r3, #16]
 80032f6:	f005 b91b 	b.w	8008530 <R3_2_TIMx_UP_IRQHandler>
 80032fa:	bf00      	nop
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	20000190 	.word	0x20000190

08003304 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8003304:	b508      	push	{r3, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003306:	4b0c      	ldr	r3, [pc, #48]	@ (8003338 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003308:	691a      	ldr	r2, [r3, #16]
 800330a:	0612      	lsls	r2, r2, #24
 800330c:	d505      	bpl.n	800331a <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800330e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OCP_Handler(&PWM_Handle_M1._Super);
 8003312:	480a      	ldr	r0, [pc, #40]	@ (800333c <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003314:	611a      	str	r2, [r3, #16]
 8003316:	f7ff fa9f 	bl	8002858 <PWMC_OCP_Handler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800331a:	4907      	ldr	r1, [pc, #28]	@ (8003338 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 800331c:	690b      	ldr	r3, [r1, #16]
 800331e:	05db      	lsls	r3, r3, #23
 8003320:	d505      	bpl.n	800332e <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8003322:	f46f 7380 	mvn.w	r3, #256	@ 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 8003326:	4805      	ldr	r0, [pc, #20]	@ (800333c <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003328:	610b      	str	r3, [r1, #16]
 800332a:	f7ff fa9f 	bl	800286c <PWMC_OVP_Handler>
  MC_RunMotorControlTasks();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 800332e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_RunMotorControlTasks();
 8003332:	f7fe bb23 	b.w	800197c <MC_RunMotorControlTasks>
 8003336:	bf00      	nop
 8003338:	40012c00 	.word	0x40012c00
 800333c:	20000190 	.word	0x20000190

08003340 <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8003340:	b410      	push	{r4}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 8003342:	3908      	subs	r1, #8
{
 8003344:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  switch(typeID)
 8003348:	2920      	cmp	r1, #32
 800334a:	d812      	bhi.n	8003372 <RI_SetRegisterGlobal+0x32>
 800334c:	e8df f001 	tbb	[pc, r1]
 8003350:	11111117 	.word	0x11111117
 8003354:	11111111 	.word	0x11111111
 8003358:	11111121 	.word	0x11111121
 800335c:	11111111 	.word	0x11111111
 8003360:	1111112f 	.word	0x1111112f
 8003364:	11111111 	.word	0x11111111
 8003368:	11111139 	.word	0x11111139
 800336c:	11111111 	.word	0x11111111
 8003370:	4d          	.byte	0x4d
 8003371:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003372:	2200      	movs	r2, #0
 8003374:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8003376:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 8003378:	f85d 4b04 	ldr.w	r4, [sp], #4
 800337c:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 800337e:	2848      	cmp	r0, #72	@ 0x48
      *size = 1;
 8003380:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_RO_REG;
 8003384:	bf14      	ite	ne
 8003386:	2005      	movne	r0, #5
 8003388:	2004      	moveq	r0, #4
}
 800338a:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 1;
 800338e:	801a      	strh	r2, [r3, #0]
}
 8003390:	4770      	bx	lr
      switch (regID)
 8003392:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003396:	d039      	beq.n	800340c <RI_SetRegisterGlobal+0xcc>
 8003398:	d942      	bls.n	8003420 <RI_SetRegisterGlobal+0xe0>
 800339a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 800339e:	d035      	beq.n	800340c <RI_SetRegisterGlobal+0xcc>
 80033a0:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80033a4:	4290      	cmp	r0, r2
 80033a6:	bf14      	ite	ne
 80033a8:	2005      	movne	r0, #5
 80033aa:	2004      	moveq	r0, #4
 80033ac:	e02f      	b.n	800340e <RI_SetRegisterGlobal+0xce>
          retVal = MCP_ERROR_RO_REG;
 80033ae:	2818      	cmp	r0, #24
      *size = 4;
 80033b0:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_RO_REG;
 80033b4:	bf14      	ite	ne
 80033b6:	2005      	movne	r0, #5
 80033b8:	4610      	moveq	r0, r2
}
 80033ba:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 4;
 80033be:	801a      	strh	r2, [r3, #0]
}
 80033c0:	4770      	bx	lr
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 80033c2:	2101      	movs	r1, #1
 80033c4:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80033c6:	f992 0000 	ldrsb.w	r0, [r2]
 80033ca:	b328      	cbz	r0, 8003418 <RI_SetRegisterGlobal+0xd8>
 80033cc:	fa1f f08c 	uxth.w	r0, ip
 80033d0:	e003      	b.n	80033da <RI_SetRegisterGlobal+0x9a>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80033d2:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80033d4:	f912 4f01 	ldrsb.w	r4, [r2, #1]!
 80033d8:	b1f4      	cbz	r4, 8003418 <RI_SetRegisterGlobal+0xd8>
    *size = *size + 1U;
 80033da:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80033de:	4281      	cmp	r1, r0
    *size = *size + 1U;
 80033e0:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80033e4:	d3f5      	bcc.n	80033d2 <RI_SetRegisterGlobal+0x92>
      retVal = MCP_ERROR_RO_REG;
 80033e6:	2004      	movs	r0, #4
 80033e8:	e7c6      	b.n	8003378 <RI_SetRegisterGlobal+0x38>
      *size = rawSize + 2U;
 80033ea:	8812      	ldrh	r2, [r2, #0]
 80033ec:	3202      	adds	r2, #2
 80033ee:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 80033f0:	fa1f fc8c 	uxth.w	ip, ip
 80033f4:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 80033f6:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 80033f8:	d81a      	bhi.n	8003430 <RI_SetRegisterGlobal+0xf0>
        switch (regID)
 80033fa:	28a8      	cmp	r0, #168	@ 0xa8
 80033fc:	d0f3      	beq.n	80033e6 <RI_SetRegisterGlobal+0xa6>
 80033fe:	d81b      	bhi.n	8003438 <RI_SetRegisterGlobal+0xf8>
 8003400:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003404:	2828      	cmp	r0, #40	@ 0x28
 8003406:	d0ee      	beq.n	80033e6 <RI_SetRegisterGlobal+0xa6>
 8003408:	2005      	movs	r0, #5
 800340a:	e7b5      	b.n	8003378 <RI_SetRegisterGlobal+0x38>
  uint8_t retVal = MCP_CMD_OK;
 800340c:	2000      	movs	r0, #0
      *size = 2;
 800340e:	2202      	movs	r2, #2
}
 8003410:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 2;
 8003414:	801a      	strh	r2, [r3, #0]
}
 8003416:	4770      	bx	lr
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8003418:	2300      	movs	r3, #0
 800341a:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 800341c:	2004      	movs	r0, #4
 800341e:	e7ab      	b.n	8003378 <RI_SetRegisterGlobal+0x38>
      switch (regID)
 8003420:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003424:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8003428:	bf14      	ite	ne
 800342a:	2005      	movne	r0, #5
 800342c:	2004      	moveq	r0, #4
 800342e:	e7ee      	b.n	800340e <RI_SetRegisterGlobal+0xce>
        *size = 0;
 8003430:	2200      	movs	r2, #0
 8003432:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8003434:	200a      	movs	r0, #10
 8003436:	e79f      	b.n	8003378 <RI_SetRegisterGlobal+0x38>
        switch (regID)
 8003438:	28e8      	cmp	r0, #232	@ 0xe8
 800343a:	d1e5      	bne.n	8003408 <RI_SetRegisterGlobal+0xc8>
 800343c:	e7d3      	b.n	80033e6 <RI_SetRegisterGlobal+0xa6>
 800343e:	bf00      	nop

08003440 <RI_SetRegisterMotor1>:
{
 8003440:	b530      	push	{r4, r5, lr}
 8003442:	b083      	sub	sp, #12
  switch(typeID)
 8003444:	3908      	subs	r1, #8
{
 8003446:	f9bd e018 	ldrsh.w	lr, [sp, #24]
 800344a:	4694      	mov	ip, r2
 800344c:	461c      	mov	r4, r3
  switch(typeID)
 800344e:	2920      	cmp	r1, #32
 8003450:	d812      	bhi.n	8003478 <RI_SetRegisterMotor1+0x38>
 8003452:	e8df f001 	tbb	[pc, r1]
 8003456:	1116      	.short	0x1116
 8003458:	11111111 	.word	0x11111111
 800345c:	11231111 	.word	0x11231111
 8003460:	11111111 	.word	0x11111111
 8003464:	11581111 	.word	0x11581111
 8003468:	11111111 	.word	0x11111111
 800346c:	11461111 	.word	0x11461111
 8003470:	11111111 	.word	0x11111111
 8003474:	1111      	.short	0x1111
 8003476:	65          	.byte	0x65
 8003477:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003478:	2300      	movs	r3, #0
 800347a:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 800347c:	2007      	movs	r0, #7
}
 800347e:	b003      	add	sp, #12
 8003480:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 8003482:	2888      	cmp	r0, #136	@ 0x88
 8003484:	f000 8098 	beq.w	80035b8 <RI_SetRegisterMotor1+0x178>
 8003488:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
 800348c:	2848      	cmp	r0, #72	@ 0x48
 800348e:	bf0c      	ite	eq
 8003490:	2004      	moveq	r0, #4
 8003492:	2005      	movne	r0, #5
      *size = 1;
 8003494:	2301      	movs	r3, #1
 8003496:	8023      	strh	r3, [r4, #0]
}
 8003498:	b003      	add	sp, #12
 800349a:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 800349c:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80034a0:	8815      	ldrh	r5, [r2, #0]
      switch (regID)
 80034a2:	f000 8214 	beq.w	80038ce <RI_SetRegisterMotor1+0x48e>
 80034a6:	d85e      	bhi.n	8003566 <RI_SetRegisterMotor1+0x126>
 80034a8:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 80034ac:	f000 820a 	beq.w	80038c4 <RI_SetRegisterMotor1+0x484>
 80034b0:	f240 80bb 	bls.w	800362a <RI_SetRegisterMotor1+0x1ea>
 80034b4:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 80034b8:	f000 81ee 	beq.w	8003898 <RI_SetRegisterMotor1+0x458>
 80034bc:	f200 817e 	bhi.w	80037bc <RI_SetRegisterMotor1+0x37c>
 80034c0:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 80034c4:	f000 81c5 	beq.w	8003852 <RI_SetRegisterMotor1+0x412>
 80034c8:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 80034cc:	f000 81b4 	beq.w	8003838 <RI_SetRegisterMotor1+0x3f8>
 80034d0:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 80034d4:	f040 81ae 	bne.w	8003834 <RI_SetRegisterMotor1+0x3f4>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 80034d8:	48b2      	ldr	r0, [pc, #712]	@ (80037a4 <RI_SetRegisterMotor1+0x364>)
 80034da:	b229      	sxth	r1, r5
 80034dc:	f004 f9f8 	bl	80078d0 <PID_SetKI>
          break;
 80034e0:	e061      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
  *size= 1U ; /* /0 is the min String size */
 80034e2:	2201      	movs	r2, #1
 80034e4:	8022      	strh	r2, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80034e6:	f99c 3000 	ldrsb.w	r3, [ip]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d036      	beq.n	800355c <RI_SetRegisterMotor1+0x11c>
 80034ee:	fa1f f38e 	uxth.w	r3, lr
 80034f2:	e003      	b.n	80034fc <RI_SetRegisterMotor1+0xbc>
    *size = *size + 1U;
 80034f4:	8022      	strh	r2, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80034f6:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
 80034fa:	b379      	cbz	r1, 800355c <RI_SetRegisterMotor1+0x11c>
    *size = *size + 1U;
 80034fc:	1c51      	adds	r1, r2, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80034fe:	4293      	cmp	r3, r2
    *size = *size + 1U;
 8003500:	b28a      	uxth	r2, r1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003502:	d8f7      	bhi.n	80034f4 <RI_SetRegisterMotor1+0xb4>
 8003504:	e02d      	b.n	8003562 <RI_SetRegisterMotor1+0x122>
      switch (regID)
 8003506:	2898      	cmp	r0, #152	@ 0x98
 8003508:	d066      	beq.n	80035d8 <RI_SetRegisterMotor1+0x198>
 800350a:	d85d      	bhi.n	80035c8 <RI_SetRegisterMotor1+0x188>
 800350c:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_RO_REG;
 8003510:	2818      	cmp	r0, #24
 8003512:	bf14      	ite	ne
 8003514:	2005      	movne	r0, #5
 8003516:	2004      	moveq	r0, #4
      *size = 4;
 8003518:	2304      	movs	r3, #4
 800351a:	8023      	strh	r3, [r4, #0]
}
 800351c:	b003      	add	sp, #12
 800351e:	bd30      	pop	{r4, r5, pc}
      uint16_t rawSize = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8003520:	8811      	ldrh	r1, [r2, #0]
      *size = rawSize + 2U;
 8003522:	1c8a      	adds	r2, r1, #2
 8003524:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8003526:	fa1f f38e 	uxth.w	r3, lr
 800352a:	429a      	cmp	r2, r3
      *size = rawSize + 2U;
 800352c:	8022      	strh	r2, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 800352e:	d83f      	bhi.n	80035b0 <RI_SetRegisterMotor1+0x170>
        switch (regID)
 8003530:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8003534:	f000 80c3 	beq.w	80036be <RI_SetRegisterMotor1+0x27e>
 8003538:	f200 80a6 	bhi.w	8003688 <RI_SetRegisterMotor1+0x248>
 800353c:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8003540:	f000 8088 	beq.w	8003654 <RI_SetRegisterMotor1+0x214>
 8003544:	f200 80af 	bhi.w	80036a6 <RI_SetRegisterMotor1+0x266>
 8003548:	28a8      	cmp	r0, #168	@ 0xa8
 800354a:	d00a      	beq.n	8003562 <RI_SetRegisterMotor1+0x122>
 800354c:	f200 81b6 	bhi.w	80038bc <RI_SetRegisterMotor1+0x47c>
 8003550:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8003554:	2828      	cmp	r0, #40	@ 0x28
 8003556:	d004      	beq.n	8003562 <RI_SetRegisterMotor1+0x122>
 8003558:	2005      	movs	r0, #5
 800355a:	e790      	b.n	800347e <RI_SetRegisterMotor1+0x3e>
    *tempdestString = (int8_t)0;
 800355c:	2300      	movs	r3, #0
 800355e:	f88c 3000 	strb.w	r3, [ip]
      retVal = MCP_ERROR_RO_REG;
 8003562:	2004      	movs	r0, #4
 8003564:	e78b      	b.n	800347e <RI_SetRegisterMotor1+0x3e>
      switch (regID)
 8003566:	f241 5350 	movw	r3, #5456	@ 0x1550
 800356a:	4298      	cmp	r0, r3
 800356c:	f000 81a1 	beq.w	80038b2 <RI_SetRegisterMotor1+0x472>
 8003570:	d840      	bhi.n	80035f4 <RI_SetRegisterMotor1+0x1b4>
 8003572:	f241 4350 	movw	r3, #5200	@ 0x1450
 8003576:	4298      	cmp	r0, r3
 8003578:	f000 8170 	beq.w	800385c <RI_SetRegisterMotor1+0x41c>
 800357c:	f240 80fc 	bls.w	8003778 <RI_SetRegisterMotor1+0x338>
 8003580:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8003584:	4298      	cmp	r0, r3
 8003586:	f000 81c7 	beq.w	8003918 <RI_SetRegisterMotor1+0x4d8>
 800358a:	f241 5310 	movw	r3, #5392	@ 0x1510
 800358e:	4298      	cmp	r0, r3
 8003590:	f000 81b8 	beq.w	8003904 <RI_SetRegisterMotor1+0x4c4>
 8003594:	f241 4390 	movw	r3, #5264	@ 0x1490
 8003598:	4298      	cmp	r0, r3
 800359a:	f040 814b 	bne.w	8003834 <RI_SetRegisterMotor1+0x3f4>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 800359e:	4882      	ldr	r0, [pc, #520]	@ (80037a8 <RI_SetRegisterMotor1+0x368>)
 80035a0:	4629      	mov	r1, r5
 80035a2:	f004 f9af 	bl	8007904 <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 80035a6:	2000      	movs	r0, #0
      *size = 2;
 80035a8:	2302      	movs	r3, #2
 80035aa:	8023      	strh	r3, [r4, #0]
}
 80035ac:	b003      	add	sp, #12
 80035ae:	bd30      	pop	{r4, r5, pc}
        *size = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	8023      	strh	r3, [r4, #0]
              retVal = MCP_ERROR_BAD_RAW_FORMAT;
 80035b4:	200a      	movs	r0, #10
 80035b6:	e762      	b.n	800347e <RI_SetRegisterMotor1+0x3e>
          uint8_t regdata8 = *data;
 80035b8:	7813      	ldrb	r3, [r2, #0]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d05b      	beq.n	8003676 <RI_SetRegisterMotor1+0x236>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 80035be:	2b03      	cmp	r3, #3
 80035c0:	f000 8125 	beq.w	800380e <RI_SetRegisterMotor1+0x3ce>
  uint8_t retVal = MCP_CMD_OK;
 80035c4:	2000      	movs	r0, #0
 80035c6:	e765      	b.n	8003494 <RI_SetRegisterMotor1+0x54>
      switch (regID)
 80035c8:	28d8      	cmp	r0, #216	@ 0xd8
 80035ca:	d052      	beq.n	8003672 <RI_SetRegisterMotor1+0x232>
          retVal = MCP_ERROR_RO_REG;
 80035cc:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 80035d0:	bf14      	ite	ne
 80035d2:	2005      	movne	r0, #5
 80035d4:	2004      	moveq	r0, #4
 80035d6:	e79f      	b.n	8003518 <RI_SetRegisterMotor1+0xd8>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 80035d8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80035dc:	4973      	ldr	r1, [pc, #460]	@ (80037ac <RI_SetRegisterMotor1+0x36c>)
 80035de:	4874      	ldr	r0, [pc, #464]	@ (80037b0 <RI_SetRegisterMotor1+0x370>)
 80035e0:	fb81 2103 	smull	r2, r1, r1, r3
 80035e4:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80035e8:	2200      	movs	r2, #0
 80035ea:	b209      	sxth	r1, r1
 80035ec:	f7fd ff26 	bl	800143c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 80035f0:	2000      	movs	r0, #0
          break;
 80035f2:	e791      	b.n	8003518 <RI_SetRegisterMotor1+0xd8>
      switch (regID)
 80035f4:	f241 6350 	movw	r3, #5712	@ 0x1650
 80035f8:	4298      	cmp	r0, r3
 80035fa:	f000 8134 	beq.w	8003866 <RI_SetRegisterMotor1+0x426>
 80035fe:	f200 80ea 	bhi.w	80037d6 <RI_SetRegisterMotor1+0x396>
 8003602:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8003606:	4298      	cmp	r0, r3
 8003608:	f000 8137 	beq.w	800387a <RI_SetRegisterMotor1+0x43a>
 800360c:	f241 6310 	movw	r3, #5648	@ 0x1610
 8003610:	4298      	cmp	r0, r3
 8003612:	f000 812d 	beq.w	8003870 <RI_SetRegisterMotor1+0x430>
 8003616:	f241 5390 	movw	r3, #5520	@ 0x1590
 800361a:	4298      	cmp	r0, r3
 800361c:	f040 810a 	bne.w	8003834 <RI_SetRegisterMotor1+0x3f4>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003620:	4860      	ldr	r0, [pc, #384]	@ (80037a4 <RI_SetRegisterMotor1+0x364>)
 8003622:	4629      	mov	r1, r5
 8003624:	f004 f98a 	bl	800793c <PID_SetKDDivisorPOW2>
          break;
 8003628:	e7bd      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
      switch (regID)
 800362a:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 800362e:	f000 812e 	beq.w	800388e <RI_SetRegisterMotor1+0x44e>
 8003632:	f200 80e0 	bhi.w	80037f6 <RI_SetRegisterMotor1+0x3b6>
 8003636:	28d0      	cmp	r0, #208	@ 0xd0
 8003638:	f000 815a 	beq.w	80038f0 <RI_SetRegisterMotor1+0x4b0>
 800363c:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8003640:	f000 8151 	beq.w	80038e6 <RI_SetRegisterMotor1+0x4a6>
 8003644:	2890      	cmp	r0, #144	@ 0x90
 8003646:	f040 80f5 	bne.w	8003834 <RI_SetRegisterMotor1+0x3f4>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 800364a:	4857      	ldr	r0, [pc, #348]	@ (80037a8 <RI_SetRegisterMotor1+0x368>)
 800364c:	b229      	sxth	r1, r5
 800364e:	f004 f93d 	bl	80078cc <PID_SetKP>
          break;
 8003652:	e7a8      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8003654:	f8dc 1002 	ldr.w	r1, [ip, #2]
 8003658:	4b54      	ldr	r3, [pc, #336]	@ (80037ac <RI_SetRegisterMotor1+0x36c>)
 800365a:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800365e:	fb83 0301 	smull	r0, r3, r3, r1
 8003662:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8003666:	4852      	ldr	r0, [pc, #328]	@ (80037b0 <RI_SetRegisterMotor1+0x370>)
 8003668:	b209      	sxth	r1, r1
 800366a:	f7fd fee7 	bl	800143c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 800366e:	2000      	movs	r0, #0
 8003670:	e705      	b.n	800347e <RI_SetRegisterMotor1+0x3e>
          retVal = MCP_ERROR_RO_REG;
 8003672:	2004      	movs	r0, #4
 8003674:	e750      	b.n	8003518 <RI_SetRegisterMotor1+0xd8>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8003676:	484e      	ldr	r0, [pc, #312]	@ (80037b0 <RI_SetRegisterMotor1+0x370>)
 8003678:	f7fe f80a 	bl	8001690 <MCI_GetTeref>
 800367c:	2200      	movs	r2, #0
 800367e:	4601      	mov	r1, r0
 8003680:	484b      	ldr	r0, [pc, #300]	@ (80037b0 <RI_SetRegisterMotor1+0x370>)
 8003682:	f7fd fee5 	bl	8001450 <MCI_ExecTorqueRamp>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8003686:	e79d      	b.n	80035c4 <RI_SetRegisterMotor1+0x184>
        switch (regID)
 8003688:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 800368c:	d06d      	beq.n	800376a <RI_SetRegisterMotor1+0x32a>
 800368e:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 8003692:	f47f af61 	bne.w	8003558 <RI_SetRegisterMotor1+0x118>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003696:	4847      	ldr	r0, [pc, #284]	@ (80037b4 <RI_SetRegisterMotor1+0x374>)
 8003698:	f10c 0102 	add.w	r1, ip, #2
}
 800369c:	b003      	add	sp, #12
 800369e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 80036a2:	f004 b847 	b.w	8007734 <MCPA_cfgLog>
        switch (regID)
 80036a6:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 80036aa:	f47f af55 	bne.w	8003558 <RI_SetRegisterMotor1+0x118>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 80036ae:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 80036b2:	f9bc 1002 	ldrsh.w	r1, [ip, #2]
 80036b6:	483e      	ldr	r0, [pc, #248]	@ (80037b0 <RI_SetRegisterMotor1+0x370>)
 80036b8:	f7fd feca 	bl	8001450 <MCI_ExecTorqueRamp>
            break;
 80036bc:	e7d7      	b.n	800366e <RI_SetRegisterMotor1+0x22e>
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 80036be:	074b      	lsls	r3, r1, #29
 80036c0:	f47f af78 	bne.w	80035b4 <RI_SetRegisterMotor1+0x174>
            uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 80036c4:	b2c9      	uxtb	r1, r1
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 80036c6:	292f      	cmp	r1, #47	@ 0x2f
 80036c8:	f63f af74 	bhi.w	80035b4 <RI_SetRegisterMotor1+0x174>
              for (i = 0; i <nbrOfPhase; i++)
 80036cc:	08c9      	lsrs	r1, r1, #3
 80036ce:	d0ce      	beq.n	800366e <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80036d0:	f9bc 3002 	ldrsh.w	r3, [ip, #2]
 80036d4:	4a35      	ldr	r2, [pc, #212]	@ (80037ac <RI_SetRegisterMotor1+0x36c>)
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80036d6:	f8bc 5008 	ldrh.w	r5, [ip, #8]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80036da:	fb82 4003 	smull	r4, r0, r2, r3
 80036de:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
    retValue = false;
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 80036e2:	4b35      	ldr	r3, [pc, #212]	@ (80037b8 <RI_SetRegisterMotor1+0x378>)
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80036e4:	f9bc 4006 	ldrsh.w	r4, [ip, #6]
 80036e8:	821c      	strh	r4, [r3, #16]
              for (i = 0; i <nbrOfPhase; i++)
 80036ea:	2901      	cmp	r1, #1
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80036ec:	819d      	strh	r5, [r3, #12]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80036ee:	81d8      	strh	r0, [r3, #14]
 80036f0:	d0bd      	beq.n	800366e <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80036f2:	f9bc 400a 	ldrsh.w	r4, [ip, #10]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80036f6:	f9bc 500e 	ldrsh.w	r5, [ip, #14]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80036fa:	fb82 e004 	smull	lr, r0, r2, r4
 80036fe:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8003702:	2902      	cmp	r1, #2
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003704:	f8bc 4010 	ldrh.w	r4, [ip, #16]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003708:	831c      	strh	r4, [r3, #24]
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 800370a:	839d      	strh	r5, [r3, #28]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 800370c:	8358      	strh	r0, [r3, #26]
              for (i = 0; i <nbrOfPhase; i++)
 800370e:	d0ae      	beq.n	800366e <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003710:	f9bc 4012 	ldrsh.w	r4, [ip, #18]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003714:	f9bc 5016 	ldrsh.w	r5, [ip, #22]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003718:	fb82 e004 	smull	lr, r0, r2, r4
 800371c:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8003720:	2903      	cmp	r1, #3
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003722:	f8bc 4018 	ldrh.w	r4, [ip, #24]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003726:	849c      	strh	r4, [r3, #36]	@ 0x24
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003728:	851d      	strh	r5, [r3, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 800372a:	84d8      	strh	r0, [r3, #38]	@ 0x26
              for (i = 0; i <nbrOfPhase; i++)
 800372c:	d09f      	beq.n	800366e <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 800372e:	f9bc 401a 	ldrsh.w	r4, [ip, #26]
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003732:	f9bc 501e 	ldrsh.w	r5, [ip, #30]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003736:	fb82 e004 	smull	lr, r0, r2, r4
 800373a:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 800373e:	2905      	cmp	r1, #5
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003740:	f8bc 4020 	ldrh.w	r4, [ip, #32]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003744:	861c      	strh	r4, [r3, #48]	@ 0x30
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003746:	869d      	strh	r5, [r3, #52]	@ 0x34
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003748:	8658      	strh	r0, [r3, #50]	@ 0x32
              for (i = 0; i <nbrOfPhase; i++)
 800374a:	d190      	bne.n	800366e <RI_SetRegisterMotor1+0x22e>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 800374c:	f9bc 1022 	ldrsh.w	r1, [ip, #34]	@ 0x22
              revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003750:	f9bc 0026 	ldrsh.w	r0, [ip, #38]	@ 0x26
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003754:	fb82 4201 	smull	r4, r2, r2, r1
 8003758:	eba2 72e1 	sub.w	r2, r2, r1, asr #31
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 800375c:	f8bc 4028 	ldrh.w	r4, [ip, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8003760:	879c      	strh	r4, [r3, #60]	@ 0x3c
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
 8003762:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8003766:	87da      	strh	r2, [r3, #62]	@ 0x3e
              for (i = 0; i <nbrOfPhase; i++)
 8003768:	e781      	b.n	800366e <RI_SetRegisterMotor1+0x22e>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 800376a:	f8dc 1002 	ldr.w	r1, [ip, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 800376e:	4810      	ldr	r0, [pc, #64]	@ (80037b0 <RI_SetRegisterMotor1+0x370>)
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8003770:	9101      	str	r1, [sp, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 8003772:	f7fd fe77 	bl	8001464 <MCI_SetCurrentReferences>
            break;
 8003776:	e77a      	b.n	800366e <RI_SetRegisterMotor1+0x22e>
      switch (regID)
 8003778:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 800377c:	f000 80d1 	beq.w	8003922 <RI_SetRegisterMotor1+0x4e2>
 8003780:	d84e      	bhi.n	8003820 <RI_SetRegisterMotor1+0x3e0>
 8003782:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8003786:	f040 80de 	bne.w	8003946 <RI_SetRegisterMotor1+0x506>
          currComp = MCI_GetIqdref(pMCIN);
 800378a:	4809      	ldr	r0, [pc, #36]	@ (80037b0 <RI_SetRegisterMotor1+0x370>)
 800378c:	f7fd ff62 	bl	8001654 <MCI_GetIqdref>
 8003790:	4603      	mov	r3, r0
 8003792:	9301      	str	r3, [sp, #4]
          currComp.d = (int16_t)regdata16;
 8003794:	f8ad 5006 	strh.w	r5, [sp, #6]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8003798:	4805      	ldr	r0, [pc, #20]	@ (80037b0 <RI_SetRegisterMotor1+0x370>)
 800379a:	9901      	ldr	r1, [sp, #4]
 800379c:	f7fd fe62 	bl	8001464 <MCI_SetCurrentReferences>
          break;
 80037a0:	e701      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
 80037a2:	bf00      	nop
 80037a4:	200002e0 	.word	0x200002e0
 80037a8:	20000338 	.word	0x20000338
 80037ac:	2aaaaaab 	.word	0x2aaaaaab
 80037b0:	20000000 	.word	0x20000000
 80037b4:	20000418 	.word	0x20000418
 80037b8:	20000230 	.word	0x20000230
      switch (regID)
 80037bc:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 80037c0:	d060      	beq.n	8003884 <RI_SetRegisterMotor1+0x444>
 80037c2:	f200 80b0 	bhi.w	8003926 <RI_SetRegisterMotor1+0x4e6>
 80037c6:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 80037ca:	d133      	bne.n	8003834 <RI_SetRegisterMotor1+0x3f4>
          PID_SetKI (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 80037cc:	4885      	ldr	r0, [pc, #532]	@ (80039e4 <RI_SetRegisterMotor1+0x5a4>)
 80037ce:	b229      	sxth	r1, r5
 80037d0:	f004 f87e 	bl	80078d0 <PID_SetKI>
          break;
 80037d4:	e6e7      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
      switch (regID)
 80037d6:	f641 1310 	movw	r3, #6416	@ 0x1910
 80037da:	4298      	cmp	r0, r3
 80037dc:	f000 808d 	beq.w	80038fa <RI_SetRegisterMotor1+0x4ba>
 80037e0:	f200 80da 	bhi.w	8003998 <RI_SetRegisterMotor1+0x558>
 80037e4:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 80037e8:	4298      	cmp	r0, r3
 80037ea:	d123      	bne.n	8003834 <RI_SetRegisterMotor1+0x3f4>
          PID_SetKIDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 80037ec:	487d      	ldr	r0, [pc, #500]	@ (80039e4 <RI_SetRegisterMotor1+0x5a4>)
 80037ee:	4629      	mov	r1, r5
 80037f0:	f004 f888 	bl	8007904 <PID_SetKIDivisorPOW2>
          break;
 80037f4:	e6d7      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
      switch (regID)
 80037f6:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 80037fa:	f000 8088 	beq.w	800390e <RI_SetRegisterMotor1+0x4ce>
 80037fe:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8003802:	d117      	bne.n	8003834 <RI_SetRegisterMotor1+0x3f4>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 8003804:	4878      	ldr	r0, [pc, #480]	@ (80039e8 <RI_SetRegisterMotor1+0x5a8>)
 8003806:	b229      	sxth	r1, r5
 8003808:	f004 f890 	bl	800792c <PID_SetKD>
          break;
 800380c:	e6cb      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 800380e:	4877      	ldr	r0, [pc, #476]	@ (80039ec <RI_SetRegisterMotor1+0x5ac>)
 8003810:	f7fd fefe 	bl	8001610 <MCI_GetMecSpeedRefUnit>
 8003814:	2200      	movs	r2, #0
 8003816:	4601      	mov	r1, r0
 8003818:	4874      	ldr	r0, [pc, #464]	@ (80039ec <RI_SetRegisterMotor1+0x5ac>)
 800381a:	f7fd fe0f 	bl	800143c <MCI_ExecSpeedRamp>
 800381e:	e6d1      	b.n	80035c4 <RI_SetRegisterMotor1+0x184>
      switch (regID)
 8003820:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003824:	f43f aebf 	beq.w	80035a6 <RI_SetRegisterMotor1+0x166>
 8003828:	f240 809c 	bls.w	8003964 <RI_SetRegisterMotor1+0x524>
 800382c:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003830:	f43f aeb9 	beq.w	80035a6 <RI_SetRegisterMotor1+0x166>
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003834:	2005      	movs	r0, #5
 8003836:	e6b7      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8003838:	aa01      	add	r2, sp, #4
 800383a:	f10d 0102 	add.w	r1, sp, #2
 800383e:	486c      	ldr	r0, [pc, #432]	@ (80039f0 <RI_SetRegisterMotor1+0x5b0>)
 8003840:	f005 fcc0 	bl	80091c4 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, (int16_t)regdata16, hC2);
 8003844:	486a      	ldr	r0, [pc, #424]	@ (80039f0 <RI_SetRegisterMotor1+0x5b0>)
 8003846:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 800384a:	b229      	sxth	r1, r5
 800384c:	f005 fcc2 	bl	80091d4 <STO_PLL_SetObserverGains>
          break;
 8003850:	e6a9      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 8003852:	4868      	ldr	r0, [pc, #416]	@ (80039f4 <RI_SetRegisterMotor1+0x5b4>)
 8003854:	b229      	sxth	r1, r5
 8003856:	f004 f869 	bl	800792c <PID_SetKD>
          break;
 800385a:	e6a4      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 800385c:	4866      	ldr	r0, [pc, #408]	@ (80039f8 <RI_SetRegisterMotor1+0x5b8>)
 800385e:	4629      	mov	r1, r5
 8003860:	f004 f844 	bl	80078ec <PID_SetKPDivisorPOW2>
          break;
 8003864:	e69f      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003866:	4860      	ldr	r0, [pc, #384]	@ (80039e8 <RI_SetRegisterMotor1+0x5a8>)
 8003868:	4629      	mov	r1, r5
 800386a:	f004 f867 	bl	800793c <PID_SetKDDivisorPOW2>
          break;
 800386e:	e69a      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8003870:	485d      	ldr	r0, [pc, #372]	@ (80039e8 <RI_SetRegisterMotor1+0x5a8>)
 8003872:	4629      	mov	r1, r5
 8003874:	f004 f846 	bl	8007904 <PID_SetKIDivisorPOW2>
          break;
 8003878:	e695      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 800387a:	485b      	ldr	r0, [pc, #364]	@ (80039e8 <RI_SetRegisterMotor1+0x5a8>)
 800387c:	4629      	mov	r1, r5
 800387e:	f004 f835 	bl	80078ec <PID_SetKPDivisorPOW2>
          break;
 8003882:	e690      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKP (&(&STO_PLL_M1)->PIRegulator, (int16_t)regdata16);
 8003884:	4857      	ldr	r0, [pc, #348]	@ (80039e4 <RI_SetRegisterMotor1+0x5a4>)
 8003886:	b229      	sxth	r1, r5
 8003888:	f004 f820 	bl	80078cc <PID_SetKP>
          break;
 800388c:	e68b      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 800388e:	4856      	ldr	r0, [pc, #344]	@ (80039e8 <RI_SetRegisterMotor1+0x5a8>)
 8003890:	b229      	sxth	r1, r5
 8003892:	f004 f81b 	bl	80078cc <PID_SetKP>
          break;
 8003896:	e686      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8003898:	aa01      	add	r2, sp, #4
 800389a:	f10d 0102 	add.w	r1, sp, #2
 800389e:	4854      	ldr	r0, [pc, #336]	@ (80039f0 <RI_SetRegisterMotor1+0x5b0>)
 80038a0:	f005 fc90 	bl	80091c4 <STO_PLL_GetObserverGains>
          STO_PLL_SetObserverGains(&STO_PLL_M1, hC1, (int16_t)regdata16);
 80038a4:	4852      	ldr	r0, [pc, #328]	@ (80039f0 <RI_SetRegisterMotor1+0x5b0>)
 80038a6:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 80038aa:	b22a      	sxth	r2, r5
 80038ac:	f005 fc92 	bl	80091d4 <STO_PLL_SetObserverGains>
          break;
 80038b0:	e679      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 80038b2:	4850      	ldr	r0, [pc, #320]	@ (80039f4 <RI_SetRegisterMotor1+0x5b4>)
 80038b4:	4629      	mov	r1, r5
 80038b6:	f004 f825 	bl	8007904 <PID_SetKIDivisorPOW2>
          break;
 80038ba:	e674      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
        switch (regID)
 80038bc:	28e8      	cmp	r0, #232	@ 0xe8
 80038be:	f43f ae50 	beq.w	8003562 <RI_SetRegisterMotor1+0x122>
 80038c2:	e649      	b.n	8003558 <RI_SetRegisterMotor1+0x118>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 80038c4:	484b      	ldr	r0, [pc, #300]	@ (80039f4 <RI_SetRegisterMotor1+0x5b4>)
 80038c6:	b229      	sxth	r1, r5
 80038c8:	f004 f800 	bl	80078cc <PID_SetKP>
          break;
 80038cc:	e66b      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          currComp = MCI_GetIqdref(pMCIN);
 80038ce:	4847      	ldr	r0, [pc, #284]	@ (80039ec <RI_SetRegisterMotor1+0x5ac>)
 80038d0:	f7fd fec0 	bl	8001654 <MCI_GetIqdref>
 80038d4:	4603      	mov	r3, r0
 80038d6:	9301      	str	r3, [sp, #4]
          currComp.q = (int16_t)regdata16;
 80038d8:	f8ad 5004 	strh.w	r5, [sp, #4]
          MCI_SetCurrentReferences(pMCIN,currComp);
 80038dc:	4843      	ldr	r0, [pc, #268]	@ (80039ec <RI_SetRegisterMotor1+0x5ac>)
 80038de:	9901      	ldr	r1, [sp, #4]
 80038e0:	f7fd fdc0 	bl	8001464 <MCI_SetCurrentReferences>
          break;
 80038e4:	e65f      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80038e6:	4844      	ldr	r0, [pc, #272]	@ (80039f8 <RI_SetRegisterMotor1+0x5b8>)
 80038e8:	b229      	sxth	r1, r5
 80038ea:	f004 f81f 	bl	800792c <PID_SetKD>
          break;
 80038ee:	e65a      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80038f0:	4841      	ldr	r0, [pc, #260]	@ (80039f8 <RI_SetRegisterMotor1+0x5b8>)
 80038f2:	b229      	sxth	r1, r5
 80038f4:	f003 ffec 	bl	80078d0 <PID_SetKI>
          break;
 80038f8:	e655      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2 (&(&STO_PLL_M1)->PIRegulator,regdata16);
 80038fa:	483a      	ldr	r0, [pc, #232]	@ (80039e4 <RI_SetRegisterMotor1+0x5a4>)
 80038fc:	4629      	mov	r1, r5
 80038fe:	f003 fff5 	bl	80078ec <PID_SetKPDivisorPOW2>
          break;
 8003902:	e650      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8003904:	483b      	ldr	r0, [pc, #236]	@ (80039f4 <RI_SetRegisterMotor1+0x5b4>)
 8003906:	4629      	mov	r1, r5
 8003908:	f003 fff0 	bl	80078ec <PID_SetKPDivisorPOW2>
          break;
 800390c:	e64b      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 800390e:	4836      	ldr	r0, [pc, #216]	@ (80039e8 <RI_SetRegisterMotor1+0x5a8>)
 8003910:	b229      	sxth	r1, r5
 8003912:	f003 ffdd 	bl	80078d0 <PID_SetKI>
          break;
 8003916:	e646      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8003918:	4837      	ldr	r0, [pc, #220]	@ (80039f8 <RI_SetRegisterMotor1+0x5b8>)
 800391a:	4629      	mov	r1, r5
 800391c:	f004 f80e 	bl	800793c <PID_SetKDDivisorPOW2>
          break;
 8003920:	e641      	b.n	80035a6 <RI_SetRegisterMotor1+0x166>
      switch (regID)
 8003922:	2004      	movs	r0, #4
 8003924:	e640      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 8003926:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 800392a:	d0fa      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 800392c:	d827      	bhi.n	800397e <RI_SetRegisterMotor1+0x53e>
 800392e:	f5b0 6ff2 	cmp.w	r0, #1936	@ 0x790
 8003932:	d0f6      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 8003934:	d84a      	bhi.n	80039cc <RI_SetRegisterMotor1+0x58c>
 8003936:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 800393a:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 800393e:	bf14      	ite	ne
 8003940:	2005      	movne	r0, #5
 8003942:	2004      	moveq	r0, #4
 8003944:	e630      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 8003946:	f4ff af75 	bcc.w	8003834 <RI_SetRegisterMotor1+0x3f4>
 800394a:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 800394e:	d0e8      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 8003950:	d82d      	bhi.n	80039ae <RI_SetRegisterMotor1+0x56e>
 8003952:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003956:	d0e4      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 8003958:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 800395c:	bf14      	ite	ne
 800395e:	2005      	movne	r0, #5
 8003960:	2004      	moveq	r0, #4
 8003962:	e621      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 8003964:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 8003968:	d0db      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 800396a:	d835      	bhi.n	80039d8 <RI_SetRegisterMotor1+0x598>
 800396c:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 8003970:	d0d7      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 8003972:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 8003976:	bf14      	ite	ne
 8003978:	2005      	movne	r0, #5
 800397a:	2004      	moveq	r0, #4
 800397c:	e614      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 800397e:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 8003982:	d0ce      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 8003984:	d81c      	bhi.n	80039c0 <RI_SetRegisterMotor1+0x580>
 8003986:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 800398a:	d0ca      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 800398c:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 8003990:	bf14      	ite	ne
 8003992:	2005      	movne	r0, #5
 8003994:	2004      	moveq	r0, #4
 8003996:	e607      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 8003998:	f641 2390 	movw	r3, #6800	@ 0x1a90
 800399c:	4298      	cmp	r0, r3
 800399e:	d0c0      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 80039a0:	f641 3358 	movw	r3, #7000	@ 0x1b58
 80039a4:	4298      	cmp	r0, r3
 80039a6:	bf14      	ite	ne
 80039a8:	2005      	movne	r0, #5
 80039aa:	2004      	moveq	r0, #4
 80039ac:	e5fc      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 80039ae:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 80039b2:	d0b6      	beq.n	8003922 <RI_SetRegisterMotor1+0x4e2>
 80039b4:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 80039b8:	bf14      	ite	ne
 80039ba:	2005      	movne	r0, #5
 80039bc:	2004      	moveq	r0, #4
 80039be:	e5f3      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 80039c0:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 80039c4:	bf14      	ite	ne
 80039c6:	2005      	movne	r0, #5
 80039c8:	2004      	moveq	r0, #4
 80039ca:	e5ed      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 80039cc:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 80039d0:	bf14      	ite	ne
 80039d2:	2005      	movne	r0, #5
 80039d4:	2004      	moveq	r0, #4
 80039d6:	e5e7      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 80039d8:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 80039dc:	bf14      	ite	ne
 80039de:	2005      	movne	r0, #5
 80039e0:	2004      	moveq	r0, #4
 80039e2:	e5e1      	b.n	80035a8 <RI_SetRegisterMotor1+0x168>
 80039e4:	2000009c 	.word	0x2000009c
 80039e8:	2000030c 	.word	0x2000030c
 80039ec:	20000000 	.word	0x20000000
 80039f0:	20000068 	.word	0x20000068
 80039f4:	200002e0 	.word	0x200002e0
 80039f8:	20000338 	.word	0x20000338

080039fc <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80039fc:	b510      	push	{r4, lr}
    switch (typeID)
 80039fe:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 8003a02:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 8003a06:	f1bc 0f20 	cmp.w	ip, #32
 8003a0a:	d812      	bhi.n	8003a32 <RI_GetRegisterGlobal+0x36>
 8003a0c:	e8df f00c 	tbb	[pc, ip]
 8003a10:	1111111b 	.word	0x1111111b
 8003a14:	11111111 	.word	0x11111111
 8003a18:	11111127 	.word	0x11111127
 8003a1c:	11111111 	.word	0x11111111
 8003a20:	11111122 	.word	0x11111122
 8003a24:	11111111 	.word	0x11111111
 8003a28:	11111135 	.word	0x11111135
 8003a2c:	11111111 	.word	0x11111111
 8003a30:	13          	.byte	0x13
 8003a31:	00          	.byte	0x00
 8003a32:	2007      	movs	r0, #7
}
 8003a34:	bd10      	pop	{r4, pc}
        switch (regID)
 8003a36:	2828      	cmp	r0, #40	@ 0x28
 8003a38:	d029      	beq.n	8003a8e <RI_GetRegisterGlobal+0x92>
        *size = (*rawSize) + 2U;
 8003a3a:	8812      	ldrh	r2, [r2, #0]
 8003a3c:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003a3e:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8003a40:	b292      	uxth	r2, r2
 8003a42:	801a      	strh	r2, [r3, #0]
}
 8003a44:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 8003a46:	f1be 0f00 	cmp.w	lr, #0
 8003a4a:	dd1e      	ble.n	8003a8a <RI_GetRegisterGlobal+0x8e>
 8003a4c:	2201      	movs	r2, #1
            *size= 0 ; /* */
 8003a4e:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8003a50:	2005      	movs	r0, #5
}
 8003a52:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 8003a54:	f1be 0f03 	cmp.w	lr, #3
 8003a58:	dd15      	ble.n	8003a86 <RI_GetRegisterGlobal+0x8a>
 8003a5a:	2204      	movs	r2, #4
 8003a5c:	e7f7      	b.n	8003a4e <RI_GetRegisterGlobal+0x52>
        if (freeSpace >= 2)
 8003a5e:	f1be 0f01 	cmp.w	lr, #1
 8003a62:	dd10      	ble.n	8003a86 <RI_GetRegisterGlobal+0x8a>
          switch (regID)
 8003a64:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003a68:	d05a      	beq.n	8003b20 <RI_GetRegisterGlobal+0x124>
    uint8_t retVal = MCP_CMD_OK;
 8003a6a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003a6e:	bf14      	ite	ne
 8003a70:	2005      	movne	r0, #5
 8003a72:	2000      	moveq	r0, #0
          *size = 2;
 8003a74:	2202      	movs	r2, #2
 8003a76:	801a      	strh	r2, [r3, #0]
}
 8003a78:	bd10      	pop	{r4, pc}
        switch (regID)
 8003a7a:	2820      	cmp	r0, #32
 8003a7c:	d02c      	beq.n	8003ad8 <RI_GetRegisterGlobal+0xdc>
 8003a7e:	2860      	cmp	r0, #96	@ 0x60
 8003a80:	d00f      	beq.n	8003aa2 <RI_GetRegisterGlobal+0xa6>
 8003a82:	2200      	movs	r2, #0
 8003a84:	e7e3      	b.n	8003a4e <RI_GetRegisterGlobal+0x52>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003a86:	2008      	movs	r0, #8
}
 8003a88:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003a8a:	4608      	mov	r0, r1
}
 8003a8c:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003a8e:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003a92:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003a94:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8003a98:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003a9a:	d835      	bhi.n	8003b08 <RI_GetRegisterGlobal+0x10c>
 8003a9c:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003a9e:	2008      	movs	r0, #8
 8003aa0:	e7cf      	b.n	8003a42 <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003aa2:	4c20      	ldr	r4, [pc, #128]	@ (8003b24 <RI_GetRegisterGlobal+0x128>)
 8003aa4:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8003aa8:	2101      	movs	r1, #1
 8003aaa:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003aac:	b180      	cbz	r0, 8003ad0 <RI_GetRegisterGlobal+0xd4>
 8003aae:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8003ab2:	46a4      	mov	ip, r4
 8003ab4:	e008      	b.n	8003ac8 <RI_GetRegisterGlobal+0xcc>
    *tempdestString = *tempsrcString;
 8003ab6:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8003aba:	8819      	ldrh	r1, [r3, #0]
 8003abc:	3101      	adds	r1, #1
 8003abe:	b289      	uxth	r1, r1
 8003ac0:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003ac2:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003ac6:	b118      	cbz	r0, 8003ad0 <RI_GetRegisterGlobal+0xd4>
 8003ac8:	4571      	cmp	r1, lr
 8003aca:	d3f4      	bcc.n	8003ab6 <RI_GetRegisterGlobal+0xba>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003acc:	2006      	movs	r0, #6
}
 8003ace:	bd10      	pop	{r4, pc}
    *tempdestString = (int8_t)0;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	7013      	strb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003ad4:	2000      	movs	r0, #0
}
 8003ad6:	bd10      	pop	{r4, pc}
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003ad8:	4c13      	ldr	r4, [pc, #76]	@ (8003b28 <RI_GetRegisterGlobal+0x12c>)
 8003ada:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8003ade:	2101      	movs	r1, #1
 8003ae0:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003ae2:	2800      	cmp	r0, #0
 8003ae4:	d0f4      	beq.n	8003ad0 <RI_GetRegisterGlobal+0xd4>
 8003ae6:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8003aea:	46a4      	mov	ip, r4
 8003aec:	e009      	b.n	8003b02 <RI_GetRegisterGlobal+0x106>
    *tempdestString = *tempsrcString;
 8003aee:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8003af2:	8819      	ldrh	r1, [r3, #0]
 8003af4:	3101      	adds	r1, #1
 8003af6:	b289      	uxth	r1, r1
 8003af8:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003afa:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003afe:	2800      	cmp	r0, #0
 8003b00:	d0e6      	beq.n	8003ad0 <RI_GetRegisterGlobal+0xd4>
 8003b02:	458e      	cmp	lr, r1
 8003b04:	d8f3      	bhi.n	8003aee <RI_GetRegisterGlobal+0xf2>
 8003b06:	e7e1      	b.n	8003acc <RI_GetRegisterGlobal+0xd0>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003b08:	4908      	ldr	r1, [pc, #32]	@ (8003b2c <RI_GetRegisterGlobal+0x130>)
 8003b0a:	6848      	ldr	r0, [r1, #4]
 8003b0c:	680c      	ldr	r4, [r1, #0]
 8003b0e:	8909      	ldrh	r1, [r1, #8]
 8003b10:	f8c2 0006 	str.w	r0, [r2, #6]
 8003b14:	f8c2 4002 	str.w	r4, [r2, #2]
 8003b18:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8003b1a:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8003b1c:	220c      	movs	r2, #12
 8003b1e:	e790      	b.n	8003a42 <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 8003b20:	2000      	movs	r0, #0
 8003b22:	e7a7      	b.n	8003a74 <RI_GetRegisterGlobal+0x78>
 8003b24:	08009654 	.word	0x08009654
 8003b28:	08009630 	.word	0x08009630
 8003b2c:	08009624 	.word	0x08009624

08003b30 <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8003b30:	b530      	push	{r4, r5, lr}
 8003b32:	b095      	sub	sp, #84	@ 0x54
 8003b34:	461d      	mov	r5, r3
    switch (typeID)
 8003b36:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8003b3a:	f9bd c060 	ldrsh.w	ip, [sp, #96]	@ 0x60
 8003b3e:	4614      	mov	r4, r2
    switch (typeID)
 8003b40:	2b20      	cmp	r3, #32
 8003b42:	d812      	bhi.n	8003b6a <RI_GetRegisterMotor1+0x3a>
 8003b44:	e8df f003 	tbb	[pc, r3]
 8003b48:	11111131 	.word	0x11111131
 8003b4c:	11111111 	.word	0x11111111
 8003b50:	1111116a 	.word	0x1111116a
 8003b54:	11111111 	.word	0x11111111
 8003b58:	11111147 	.word	0x11111147
 8003b5c:	11111111 	.word	0x11111111
 8003b60:	11111161 	.word	0x11111161
 8003b64:	11111111 	.word	0x11111111
 8003b68:	14          	.byte	0x14
 8003b69:	00          	.byte	0x00
 8003b6a:	2007      	movs	r0, #7
  }
 8003b6c:	b015      	add	sp, #84	@ 0x54
 8003b6e:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8003b70:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8003b74:	f000 81d2 	beq.w	8003f1c <RI_GetRegisterMotor1+0x3ec>
 8003b78:	d87c      	bhi.n	8003c74 <RI_GetRegisterMotor1+0x144>
 8003b7a:	28e8      	cmp	r0, #232	@ 0xe8
        rawData++;
 8003b7c:	f104 0302 	add.w	r3, r4, #2
        switch (regID)
 8003b80:	f000 81e8 	beq.w	8003f54 <RI_GetRegisterMotor1+0x424>
 8003b84:	f200 8121 	bhi.w	8003dca <RI_GetRegisterMotor1+0x29a>
 8003b88:	2868      	cmp	r0, #104	@ 0x68
 8003b8a:	f000 81d8 	beq.w	8003f3e <RI_GetRegisterMotor1+0x40e>
 8003b8e:	28a8      	cmp	r0, #168	@ 0xa8
 8003b90:	f040 81ac 	bne.w	8003eec <RI_GetRegisterMotor1+0x3bc>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003b94:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8003b98:	2210      	movs	r2, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003b9a:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8003b9e:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003ba0:	f200 825a 	bhi.w	8004058 <RI_GetRegisterMotor1+0x528>
 8003ba4:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003ba6:	2008      	movs	r0, #8
 8003ba8:	e080      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
        if (freeSpace > 0)
 8003baa:	f1bc 0f00 	cmp.w	ip, #0
 8003bae:	f340 8174 	ble.w	8003e9a <RI_GetRegisterMotor1+0x36a>
          switch (regID)
 8003bb2:	2888      	cmp	r0, #136	@ 0x88
 8003bb4:	f000 8196 	beq.w	8003ee4 <RI_GetRegisterMotor1+0x3b4>
 8003bb8:	28c8      	cmp	r0, #200	@ 0xc8
 8003bba:	f000 818f 	beq.w	8003edc <RI_GetRegisterMotor1+0x3ac>
 8003bbe:	2848      	cmp	r0, #72	@ 0x48
 8003bc0:	f040 80cd 	bne.w	8003d5e <RI_GetRegisterMotor1+0x22e>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8003bc4:	48b6      	ldr	r0, [pc, #728]	@ (8003ea0 <RI_GetRegisterMotor1+0x370>)
 8003bc6:	f7fd fc9b 	bl	8001500 <MCI_GetSTMState>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003bca:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003bcc:	2000      	movs	r0, #0
          *size = 1;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	802b      	strh	r3, [r5, #0]
  }
 8003bd2:	b015      	add	sp, #84	@ 0x54
 8003bd4:	bd30      	pop	{r4, r5, pc}
        if (freeSpace >= 4)
 8003bd6:	f1bc 0f03 	cmp.w	ip, #3
 8003bda:	dd48      	ble.n	8003c6e <RI_GetRegisterMotor1+0x13e>
          switch (regID)
 8003bdc:	28d8      	cmp	r0, #216	@ 0xd8
 8003bde:	f000 81c8 	beq.w	8003f72 <RI_GetRegisterMotor1+0x442>
 8003be2:	f200 816b 	bhi.w	8003ebc <RI_GetRegisterMotor1+0x38c>
 8003be6:	2858      	cmp	r0, #88	@ 0x58
 8003be8:	f000 814f 	beq.w	8003e8a <RI_GetRegisterMotor1+0x35a>
 8003bec:	2898      	cmp	r0, #152	@ 0x98
 8003bee:	f000 81c7 	beq.w	8003f80 <RI_GetRegisterMotor1+0x450>
 8003bf2:	2818      	cmp	r0, #24
 8003bf4:	f040 81c2 	bne.w	8003f7c <RI_GetRegisterMotor1+0x44c>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8003bf8:	48a9      	ldr	r0, [pc, #676]	@ (8003ea0 <RI_GetRegisterMotor1+0x370>)
 8003bfa:	f7fd fccb 	bl	8001594 <MCI_GetFaultState>
 8003bfe:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003c00:	2000      	movs	r0, #0
          *size = 4;
 8003c02:	2304      	movs	r3, #4
 8003c04:	802b      	strh	r3, [r5, #0]
  }
 8003c06:	b015      	add	sp, #84	@ 0x54
 8003c08:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8003c0a:	28a0      	cmp	r0, #160	@ 0xa0
 8003c0c:	f000 808f 	beq.w	8003d2e <RI_GetRegisterMotor1+0x1fe>
 8003c10:	28e0      	cmp	r0, #224	@ 0xe0
 8003c12:	d06f      	beq.n	8003cf4 <RI_GetRegisterMotor1+0x1c4>
            *size= 0 ; /* */
 8003c14:	2300      	movs	r3, #0
 8003c16:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003c18:	2005      	movs	r0, #5
            break;
 8003c1a:	e7a7      	b.n	8003b6c <RI_GetRegisterMotor1+0x3c>
        if (freeSpace >= 2)
 8003c1c:	f1bc 0f01 	cmp.w	ip, #1
 8003c20:	dd25      	ble.n	8003c6e <RI_GetRegisterMotor1+0x13e>
          switch (regID)
 8003c22:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 8003c26:	f000 833e 	beq.w	80042a6 <RI_GetRegisterMotor1+0x776>
 8003c2a:	d842      	bhi.n	8003cb2 <RI_GetRegisterMotor1+0x182>
 8003c2c:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 8003c30:	f000 8334 	beq.w	800429c <RI_GetRegisterMotor1+0x76c>
 8003c34:	f200 80b0 	bhi.w	8003d98 <RI_GetRegisterMotor1+0x268>
 8003c38:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8003c3c:	f000 8301 	beq.w	8004242 <RI_GetRegisterMotor1+0x712>
 8003c40:	f200 81bc 	bhi.w	8003fbc <RI_GetRegisterMotor1+0x48c>
 8003c44:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8003c48:	f000 82ab 	beq.w	80041a2 <RI_GetRegisterMotor1+0x672>
 8003c4c:	f200 8258 	bhi.w	8004100 <RI_GetRegisterMotor1+0x5d0>
 8003c50:	2890      	cmp	r0, #144	@ 0x90
 8003c52:	f000 82d0 	beq.w	80041f6 <RI_GetRegisterMotor1+0x6c6>
 8003c56:	28d0      	cmp	r0, #208	@ 0xd0
 8003c58:	f040 82f1 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8003c5c:	4891      	ldr	r0, [pc, #580]	@ (8003ea4 <RI_GetRegisterMotor1+0x374>)
 8003c5e:	f003 fe3d 	bl	80078dc <PID_GetKI>
 8003c62:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003c64:	2000      	movs	r0, #0
          *size = 2;
 8003c66:	2302      	movs	r3, #2
 8003c68:	802b      	strh	r3, [r5, #0]
  }
 8003c6a:	b015      	add	sp, #84	@ 0x54
 8003c6c:	bd30      	pop	{r4, r5, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003c6e:	2008      	movs	r0, #8
  }
 8003c70:	b015      	add	sp, #84	@ 0x54
 8003c72:	bd30      	pop	{r4, r5, pc}
        switch (regID)
 8003c74:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8003c78:	f000 80bf 	beq.w	8003dfa <RI_GetRegisterMotor1+0x2ca>
 8003c7c:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8003c80:	f000 8139 	beq.w	8003ef6 <RI_GetRegisterMotor1+0x3c6>
 8003c84:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 8003c88:	f040 8130 	bne.w	8003eec <RI_GetRegisterMotor1+0x3bc>
            *rawSize = 4;
 8003c8c:	2304      	movs	r3, #4
 8003c8e:	8023      	strh	r3, [r4, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8003c90:	4883      	ldr	r0, [pc, #524]	@ (8003ea0 <RI_GetRegisterMotor1+0x370>)
 8003c92:	f7fd fcad 	bl	80015f0 <MCI_GetLastRampFinalTorque>
 8003c96:	4603      	mov	r3, r0
 8003c98:	8063      	strh	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003c9a:	4881      	ldr	r0, [pc, #516]	@ (8003ea0 <RI_GetRegisterMotor1+0x370>)
 8003c9c:	f7fd fcac 	bl	80015f8 <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 8003ca0:	8823      	ldrh	r3, [r4, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003ca2:	4602      	mov	r2, r0
        *size = (*rawSize) + 2U;
 8003ca4:	3302      	adds	r3, #2
    uint8_t retVal = MCP_CMD_OK;
 8003ca6:	2000      	movs	r0, #0
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003ca8:	80a2      	strh	r2, [r4, #4]
        *size = (*rawSize) + 2U;
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	802b      	strh	r3, [r5, #0]
  }
 8003cae:	b015      	add	sp, #84	@ 0x54
 8003cb0:	bd30      	pop	{r4, r5, pc}
          switch (regID)
 8003cb2:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8003cb6:	d0d5      	beq.n	8003c64 <RI_GetRegisterMotor1+0x134>
 8003cb8:	d953      	bls.n	8003d62 <RI_GetRegisterMotor1+0x232>
 8003cba:	f241 5390 	movw	r3, #5520	@ 0x1590
 8003cbe:	4298      	cmp	r0, r3
 8003cc0:	f000 82c4 	beq.w	800424c <RI_GetRegisterMotor1+0x71c>
 8003cc4:	f200 8164 	bhi.w	8003f90 <RI_GetRegisterMotor1+0x460>
 8003cc8:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8003ccc:	4298      	cmp	r0, r3
 8003cce:	f000 8288 	beq.w	80041e2 <RI_GetRegisterMotor1+0x6b2>
 8003cd2:	f200 81f9 	bhi.w	80040c8 <RI_GetRegisterMotor1+0x598>
 8003cd6:	f241 4350 	movw	r3, #5200	@ 0x1450
 8003cda:	4298      	cmp	r0, r3
 8003cdc:	f000 82bb 	beq.w	8004256 <RI_GetRegisterMotor1+0x726>
 8003ce0:	f241 4390 	movw	r3, #5264	@ 0x1490
 8003ce4:	4298      	cmp	r0, r3
 8003ce6:	f040 82aa 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 8003cea:	486e      	ldr	r0, [pc, #440]	@ (8003ea4 <RI_GetRegisterMotor1+0x374>)
 8003cec:	f003 fe04 	bl	80078f8 <PID_GetKIDivisorPOW2>
 8003cf0:	8020      	strh	r0, [r4, #0]
              break;
 8003cf2:	e7b7      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8003cf4:	4b6c      	ldr	r3, [pc, #432]	@ (8003ea8 <RI_GetRegisterMotor1+0x378>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8003cfc:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003d00:	f992 2024 	ldrsb.w	r2, [r2, #36]	@ 0x24
 8003d04:	b17a      	cbz	r2, 8003d26 <RI_GetRegisterMotor1+0x1f6>
 8003d06:	fa1f fc8c 	uxth.w	ip, ip
 8003d0a:	e008      	b.n	8003d1e <RI_GetRegisterMotor1+0x1ee>
    *tempdestString = *tempsrcString;
 8003d0c:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8003d10:	882b      	ldrh	r3, [r5, #0]
 8003d12:	3301      	adds	r3, #1
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003d18:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8003d1c:	b11a      	cbz	r2, 8003d26 <RI_GetRegisterMotor1+0x1f6>
 8003d1e:	459c      	cmp	ip, r3
 8003d20:	d8f4      	bhi.n	8003d0c <RI_GetRegisterMotor1+0x1dc>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003d22:	2006      	movs	r0, #6
 8003d24:	e722      	b.n	8003b6c <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	7023      	strb	r3, [r4, #0]
  uint8_t retVal = MCP_CMD_OK;
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	e71e      	b.n	8003b6c <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8003d2e:	4a5f      	ldr	r2, [pc, #380]	@ (8003eac <RI_GetRegisterMotor1+0x37c>)
  *size= 1U ; /* /0 is the min String size */
 8003d30:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8003d32:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 8003d34:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003d36:	f991 2000 	ldrsb.w	r2, [r1]
 8003d3a:	2a00      	cmp	r2, #0
 8003d3c:	d0f3      	beq.n	8003d26 <RI_GetRegisterMotor1+0x1f6>
 8003d3e:	fa1f fc8c 	uxth.w	ip, ip
 8003d42:	e009      	b.n	8003d58 <RI_GetRegisterMotor1+0x228>
    *tempdestString = *tempsrcString;
 8003d44:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8003d48:	882b      	ldrh	r3, [r5, #0]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003d50:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8003d54:	2a00      	cmp	r2, #0
 8003d56:	d0e6      	beq.n	8003d26 <RI_GetRegisterMotor1+0x1f6>
 8003d58:	459c      	cmp	ip, r3
 8003d5a:	d8f3      	bhi.n	8003d44 <RI_GetRegisterMotor1+0x214>
 8003d5c:	e7e1      	b.n	8003d22 <RI_GetRegisterMotor1+0x1f2>
          switch (regID)
 8003d5e:	2005      	movs	r0, #5
 8003d60:	e735      	b.n	8003bce <RI_GetRegisterMotor1+0x9e>
          switch (regID)
 8003d62:	f5b0 6f39 	cmp.w	r0, #2960	@ 0xb90
 8003d66:	f000 827b 	beq.w	8004260 <RI_GetRegisterMotor1+0x730>
 8003d6a:	f200 813a 	bhi.w	8003fe2 <RI_GetRegisterMotor1+0x4b2>
 8003d6e:	f5b0 6f25 	cmp.w	r0, #2640	@ 0xa50
 8003d72:	f000 824c 	beq.w	800420e <RI_GetRegisterMotor1+0x6de>
 8003d76:	f200 81b6 	bhi.w	80040e6 <RI_GetRegisterMotor1+0x5b6>
 8003d7a:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003d7e:	f000 8283 	beq.w	8004288 <RI_GetRegisterMotor1+0x758>
 8003d82:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8003d86:	f040 825a 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8003d8a:	4845      	ldr	r0, [pc, #276]	@ (8003ea0 <RI_GetRegisterMotor1+0x370>)
 8003d8c:	f7fd fc6c 	bl	8001668 <MCI_GetVqd>
 8003d90:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8003d94:	8023      	strh	r3, [r4, #0]
              break;
 8003d96:	e765      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8003d98:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8003d9c:	f000 828a 	beq.w	80042b4 <RI_GetRegisterMotor1+0x784>
 8003da0:	f200 8134 	bhi.w	800400c <RI_GetRegisterMotor1+0x4dc>
 8003da4:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 8003da8:	f000 823b 	beq.w	8004222 <RI_GetRegisterMotor1+0x6f2>
 8003dac:	f200 81b5 	bhi.w	800411a <RI_GetRegisterMotor1+0x5ea>
 8003db0:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 8003db4:	f000 826d 	beq.w	8004292 <RI_GetRegisterMotor1+0x762>
 8003db8:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8003dbc:	f040 823f 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8003dc0:	483b      	ldr	r0, [pc, #236]	@ (8003eb0 <RI_GetRegisterMotor1+0x380>)
 8003dc2:	f003 fbc5 	bl	8007550 <VBS_GetAvBusVoltage_V>
 8003dc6:	8020      	strh	r0, [r4, #0]
              break;
 8003dc8:	e74c      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
        switch (regID)
 8003dca:	f5b0 7f94 	cmp.w	r0, #296	@ 0x128
 8003dce:	f040 808d 	bne.w	8003eec <RI_GetRegisterMotor1+0x3bc>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003dd2:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 8003dd6:	220c      	movs	r2, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003dd8:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 8003ddc:	8022      	strh	r2, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8003dde:	f240 812b 	bls.w	8004038 <RI_GetRegisterMotor1+0x508>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8003de2:	4a34      	ldr	r2, [pc, #208]	@ (8003eb4 <RI_GetRegisterMotor1+0x384>)
 8003de4:	6850      	ldr	r0, [r2, #4]
 8003de6:	6814      	ldr	r4, [r2, #0]
 8003de8:	6891      	ldr	r1, [r2, #8]
 8003dea:	68d2      	ldr	r2, [r2, #12]
 8003dec:	60da      	str	r2, [r3, #12]
 8003dee:	6058      	str	r0, [r3, #4]
 8003df0:	601c      	str	r4, [r3, #0]
 8003df2:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 8003df4:	2000      	movs	r0, #0
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8003df6:	230e      	movs	r3, #14
 8003df8:	e758      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003dfa:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8003dfe:	2328      	movs	r3, #40	@ 0x28
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003e00:	f1bc 0f29 	cmp.w	ip, #41	@ 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8003e04:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003e06:	f240 8114 	bls.w	8004032 <RI_GetRegisterMotor1+0x502>
    retValue = false;
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8003e0a:	4b2b      	ldr	r3, [pc, #172]	@ (8003eb8 <RI_GetRegisterMotor1+0x388>)
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e0c:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8003e10:	f9b3 0010 	ldrsh.w	r0, [r3, #16]
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8003e14:	8999      	ldrh	r1, [r3, #12]
                *durationms  = revUpPhase.hDurationms;
 8003e16:	8121      	strh	r1, [r4, #8]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e18:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8003e1c:	80e0      	strh	r0, [r4, #6]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e1e:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8003e20:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 8003e24:	f8c4 2002 	str.w	r2, [r4, #2]
 8003e28:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8003e2c:	8b19      	ldrh	r1, [r3, #24]
                *durationms  = revUpPhase.hDurationms;
 8003e2e:	8221      	strh	r1, [r4, #16]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e30:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8003e34:	81e0      	strh	r0, [r4, #14]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e36:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8003e38:	f9b3 0028 	ldrsh.w	r0, [r3, #40]	@ 0x28
 8003e3c:	f8c4 200a 	str.w	r2, [r4, #10]
 8003e40:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	@ 0x26
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8003e44:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
                *durationms  = revUpPhase.hDurationms;
 8003e46:	8321      	strh	r1, [r4, #24]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e48:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8003e4c:	82e0      	strh	r0, [r4, #22]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e4e:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8003e50:	f9b3 0034 	ldrsh.w	r0, [r3, #52]	@ 0x34
 8003e54:	f8c4 2012 	str.w	r2, [r4, #18]
 8003e58:	f9b3 2032 	ldrsh.w	r2, [r3, #50]	@ 0x32
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8003e5c:	8e19      	ldrh	r1, [r3, #48]	@ 0x30
                *durationms  = revUpPhase.hDurationms;
 8003e5e:	8421      	strh	r1, [r4, #32]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e60:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8003e64:	83e0      	strh	r0, [r4, #30]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e66:	0052      	lsls	r2, r2, #1
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
 8003e68:	f9b3 0040 	ldrsh.w	r0, [r3, #64]	@ 0x40
 8003e6c:	f8c4 201a 	str.w	r2, [r4, #26]
 8003e70:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	@ 0x3e
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8003e74:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
                *durationms  = revUpPhase.hDurationms;
 8003e76:	8521      	strh	r1, [r4, #40]	@ 0x28
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e78:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003e7c:	0052      	lsls	r2, r2, #1
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 8003e7e:	84e0      	strh	r0, [r4, #38]	@ 0x26
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8003e80:	f8c4 2022 	str.w	r2, [r4, #34]	@ 0x22
                *durationms  = revUpPhase.hDurationms;
 8003e84:	232a      	movs	r3, #42	@ 0x2a
    uint8_t retVal = MCP_CMD_OK;
 8003e86:	2000      	movs	r0, #0
 8003e88:	e710      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003e8a:	4805      	ldr	r0, [pc, #20]	@ (8003ea0 <RI_GetRegisterMotor1+0x370>)
 8003e8c:	f7fd fbbc 	bl	8001608 <MCI_GetAvrgMecSpeedUnit>
 8003e90:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003e94:	0040      	lsls	r0, r0, #1
 8003e96:	6020      	str	r0, [r4, #0]
              break;
 8003e98:	e6b2      	b.n	8003c00 <RI_GetRegisterMotor1+0xd0>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003e9a:	4608      	mov	r0, r1
 8003e9c:	e666      	b.n	8003b6c <RI_GetRegisterMotor1+0x3c>
 8003e9e:	bf00      	nop
 8003ea0:	20000000 	.word	0x20000000
 8003ea4:	20000338 	.word	0x20000338
 8003ea8:	200003fc 	.word	0x200003fc
 8003eac:	20000404 	.word	0x20000404
 8003eb0:	20000374 	.word	0x20000374
 8003eb4:	20000408 	.word	0x20000408
 8003eb8:	20000230 	.word	0x20000230
          switch (regID)
 8003ebc:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8003ec0:	d052      	beq.n	8003f68 <RI_GetRegisterMotor1+0x438>
 8003ec2:	f641 3358 	movw	r3, #7000	@ 0x1b58
 8003ec6:	4298      	cmp	r0, r3
 8003ec8:	d158      	bne.n	8003f7c <RI_GetRegisterMotor1+0x44c>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8003eca:	4bb8      	ldr	r3, [pc, #736]	@ (80041ac <RI_GetRegisterMotor1+0x67c>)
 8003ecc:	6818      	ldr	r0, [r3, #0]
 8003ece:	f003 fd97 	bl	8007a00 <PQD_GetAvrgElMotorPowerW>
 8003ed2:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 8003ed6:	9b01      	ldr	r3, [sp, #4]
 8003ed8:	6023      	str	r3, [r4, #0]
              break;
 8003eda:	e691      	b.n	8003c00 <RI_GetRegisterMotor1+0xd0>
  return ((uint8_t)pHandle->bPhaseNbr);
 8003edc:	4bb4      	ldr	r3, [pc, #720]	@ (80041b0 <RI_GetRegisterMotor1+0x680>)
 8003ede:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
              break;
 8003ee2:	e672      	b.n	8003bca <RI_GetRegisterMotor1+0x9a>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003ee4:	48b3      	ldr	r0, [pc, #716]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 8003ee6:	f7fd fb5b 	bl	80015a0 <MCI_GetControlMode>
              break;
 8003eea:	e66e      	b.n	8003bca <RI_GetRegisterMotor1+0x9a>
        *size = (*rawSize) + 2U;
 8003eec:	8823      	ldrh	r3, [r4, #0]
 8003eee:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003ef0:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	e6da      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
            *rawSize = 4;
 8003ef6:	2304      	movs	r3, #4
 8003ef8:	8023      	strh	r3, [r4, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8003efa:	48ae      	ldr	r0, [pc, #696]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 8003efc:	f7fd fbaa 	bl	8001654 <MCI_GetIqdref>
 8003f00:	4603      	mov	r3, r0
 8003f02:	8063      	strh	r3, [r4, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003f04:	48ab      	ldr	r0, [pc, #684]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8003f06:	9312      	str	r3, [sp, #72]	@ 0x48
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003f08:	f7fd fba4 	bl	8001654 <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 8003f0c:	8823      	ldrh	r3, [r4, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003f0e:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 8003f12:	3302      	adds	r3, #2
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003f14:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 8003f16:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 8003f18:	2000      	movs	r0, #0
            break;
 8003f1a:	e6c7      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8003f1c:	48a5      	ldr	r0, [pc, #660]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 8003f1e:	f7fd fb63 	bl	80015e8 <MCI_GetLastRampFinalSpeed>
 8003f22:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003f26:	0043      	lsls	r3, r0, #1
 8003f28:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003f2c:	48a1      	ldr	r0, [pc, #644]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 8003f2e:	f7fd fb63 	bl	80015f8 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8003f32:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8003f34:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 8003f36:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8003f38:	2000      	movs	r0, #0
            break;
 8003f3a:	2308      	movs	r3, #8
 8003f3c:	e6b6      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f3e:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003f42:	223c      	movs	r2, #60	@ 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f44:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003f48:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f4a:	f200 8092 	bhi.w	8004072 <RI_GetRegisterMotor1+0x542>
 8003f4e:	233e      	movs	r3, #62	@ 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003f50:	2008      	movs	r0, #8
 8003f52:	e6ab      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f54:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003f58:	220e      	movs	r2, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f5a:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003f5e:	8022      	strh	r2, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8003f60:	d86d      	bhi.n	800403e <RI_GetRegisterMotor1+0x50e>
 8003f62:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003f64:	2008      	movs	r0, #8
 8003f66:	e6a1      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
static inline int32_t STO_PLL_GetObservedBemfLevel(STO_PLL_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
 8003f68:	4b93      	ldr	r3, [pc, #588]	@ (80041b8 <RI_GetRegisterMotor1+0x688>)
 8003f6a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
              *regdata32 = STO_PLL_GetObservedBemfLevel(&STO_PLL_M1);
 8003f6e:	6023      	str	r3, [r4, #0]
              break;
 8003f70:	e646      	b.n	8003c00 <RI_GetRegisterMotor1+0xd0>
  return (pHandle->Est_Bemf_Level);
 8003f72:	4b91      	ldr	r3, [pc, #580]	@ (80041b8 <RI_GetRegisterMotor1+0x688>)
 8003f74:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(&STO_PLL_M1);
 8003f78:	6023      	str	r3, [r4, #0]
              break;
 8003f7a:	e641      	b.n	8003c00 <RI_GetRegisterMotor1+0xd0>
          switch (regID)
 8003f7c:	2005      	movs	r0, #5
 8003f7e:	e640      	b.n	8003c02 <RI_GetRegisterMotor1+0xd2>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003f80:	488c      	ldr	r0, [pc, #560]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 8003f82:	f7fd fb45 	bl	8001610 <MCI_GetMecSpeedRefUnit>
 8003f86:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003f8a:	0040      	lsls	r0, r0, #1
 8003f8c:	6020      	str	r0, [r4, #0]
              break;
 8003f8e:	e637      	b.n	8003c00 <RI_GetRegisterMotor1+0xd0>
          switch (regID)
 8003f90:	f241 6350 	movw	r3, #5712	@ 0x1650
 8003f94:	4298      	cmp	r0, r3
 8003f96:	f000 80ff 	beq.w	8004198 <RI_GetRegisterMotor1+0x668>
 8003f9a:	f200 8086 	bhi.w	80040aa <RI_GetRegisterMotor1+0x57a>
 8003f9e:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 8003fa2:	4298      	cmp	r0, r3
 8003fa4:	f000 8118 	beq.w	80041d8 <RI_GetRegisterMotor1+0x6a8>
 8003fa8:	f241 6310 	movw	r3, #5648	@ 0x1610
 8003fac:	4298      	cmp	r0, r3
 8003fae:	f040 8146 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 8003fb2:	4882      	ldr	r0, [pc, #520]	@ (80041bc <RI_GetRegisterMotor1+0x68c>)
 8003fb4:	f003 fca0 	bl	80078f8 <PID_GetKIDivisorPOW2>
 8003fb8:	8020      	strh	r0, [r4, #0]
              break;
 8003fba:	e653      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8003fbc:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 8003fc0:	f000 8158 	beq.w	8004274 <RI_GetRegisterMotor1+0x744>
 8003fc4:	f200 80b8 	bhi.w	8004138 <RI_GetRegisterMotor1+0x608>
 8003fc8:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8003fcc:	f000 814d 	beq.w	800426a <RI_GetRegisterMotor1+0x73a>
 8003fd0:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8003fd4:	f040 8133 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 8003fd8:	4879      	ldr	r0, [pc, #484]	@ (80041c0 <RI_GetRegisterMotor1+0x690>)
 8003fda:	f003 fc7f 	bl	80078dc <PID_GetKI>
 8003fde:	8020      	strh	r0, [r4, #0]
              break;
 8003fe0:	e640      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8003fe2:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 8003fe6:	f000 816f 	beq.w	80042c8 <RI_GetRegisterMotor1+0x798>
 8003fea:	f200 80b5 	bhi.w	8004158 <RI_GetRegisterMotor1+0x628>
 8003fee:	f5b0 6f3d 	cmp.w	r0, #3024	@ 0xbd0
 8003ff2:	f000 8164 	beq.w	80042be <RI_GetRegisterMotor1+0x78e>
 8003ff6:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 8003ffa:	f040 8120 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).beta;
 8003ffe:	486e      	ldr	r0, [pc, #440]	@ (80041b8 <RI_GetRegisterMotor1+0x688>)
 8004000:	f005 f8ce 	bl	80091a0 <STO_PLL_GetEstimatedCurrent>
 8004004:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004008:	8023      	strh	r3, [r4, #0]
              break;
 800400a:	e62b      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 800400c:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 8004010:	f000 80b4 	beq.w	800417c <RI_GetRegisterMotor1+0x64c>
 8004014:	f200 80aa 	bhi.w	800416c <RI_GetRegisterMotor1+0x63c>
 8004018:	f5b0 6f09 	cmp.w	r0, #2192	@ 0x890
 800401c:	f000 80b5 	beq.w	800418a <RI_GetRegisterMotor1+0x65a>
 8004020:	f5b0 6f0d 	cmp.w	r0, #2256	@ 0x8d0
 8004024:	f040 810b 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8004028:	4862      	ldr	r0, [pc, #392]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 800402a:	f7fd fb09 	bl	8001640 <MCI_GetIqd>
 800402e:	8020      	strh	r0, [r4, #0]
              break;
 8004030:	e618      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
 8004032:	232a      	movs	r3, #42	@ 0x2a
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004034:	2008      	movs	r0, #8
 8004036:	e639      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
 8004038:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800403a:	2008      	movs	r0, #8
 800403c:	e636      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 800403e:	4a61      	ldr	r2, [pc, #388]	@ (80041c4 <RI_GetRegisterMotor1+0x694>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8004040:	6812      	ldr	r2, [r2, #0]
 8004042:	6810      	ldr	r0, [r2, #0]
 8004044:	6851      	ldr	r1, [r2, #4]
 8004046:	6894      	ldr	r4, [r2, #8]
 8004048:	609c      	str	r4, [r3, #8]
 800404a:	6018      	str	r0, [r3, #0]
 800404c:	6059      	str	r1, [r3, #4]
 800404e:	8992      	ldrh	r2, [r2, #12]
 8004050:	819a      	strh	r2, [r3, #12]
    uint8_t retVal = MCP_CMD_OK;
 8004052:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8004054:	2310      	movs	r3, #16
 8004056:	e629      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8004058:	4a5b      	ldr	r2, [pc, #364]	@ (80041c8 <RI_GetRegisterMotor1+0x698>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 800405a:	6812      	ldr	r2, [r2, #0]
 800405c:	6850      	ldr	r0, [r2, #4]
 800405e:	6814      	ldr	r4, [r2, #0]
 8004060:	6891      	ldr	r1, [r2, #8]
 8004062:	68d2      	ldr	r2, [r2, #12]
 8004064:	60da      	str	r2, [r3, #12]
 8004066:	6058      	str	r0, [r3, #4]
 8004068:	601c      	str	r4, [r3, #0]
 800406a:	6099      	str	r1, [r3, #8]
    uint8_t retVal = MCP_CMD_OK;
 800406c:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 800406e:	2312      	movs	r3, #18
 8004070:	e61c      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 8004072:	4a56      	ldr	r2, [pc, #344]	@ (80041cc <RI_GetRegisterMotor1+0x69c>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8004074:	6812      	ldr	r2, [r2, #0]
 8004076:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
 800407a:	6814      	ldr	r4, [r2, #0]
 800407c:	6850      	ldr	r0, [r2, #4]
 800407e:	6891      	ldr	r1, [r2, #8]
 8004080:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8004084:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004088:	3210      	adds	r2, #16
 800408a:	4572      	cmp	r2, lr
 800408c:	601c      	str	r4, [r3, #0]
 800408e:	6058      	str	r0, [r3, #4]
 8004090:	6099      	str	r1, [r3, #8]
 8004092:	f103 0310 	add.w	r3, r3, #16
 8004096:	d1f0      	bne.n	800407a <RI_GetRegisterMotor1+0x54a>
 8004098:	6810      	ldr	r0, [r2, #0]
 800409a:	6851      	ldr	r1, [r2, #4]
 800409c:	6892      	ldr	r2, [r2, #8]
 800409e:	609a      	str	r2, [r3, #8]
 80040a0:	6018      	str	r0, [r3, #0]
 80040a2:	6059      	str	r1, [r3, #4]
    uint8_t retVal = MCP_CMD_OK;
 80040a4:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 80040a6:	233e      	movs	r3, #62	@ 0x3e
 80040a8:	e600      	b.n	8003cac <RI_GetRegisterMotor1+0x17c>
          switch (regID)
 80040aa:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 80040ae:	4298      	cmp	r0, r3
 80040b0:	f000 809c 	beq.w	80041ec <RI_GetRegisterMotor1+0x6bc>
 80040b4:	f641 1310 	movw	r3, #6416	@ 0x1910
 80040b8:	4298      	cmp	r0, r3
 80040ba:	f040 80c0 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKPDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 80040be:	4844      	ldr	r0, [pc, #272]	@ (80041d0 <RI_GetRegisterMotor1+0x6a0>)
 80040c0:	f003 fc12 	bl	80078e8 <PID_GetKPDivisorPOW2>
 80040c4:	8020      	strh	r0, [r4, #0]
              break;
 80040c6:	e5cd      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80040c8:	f241 5310 	movw	r3, #5392	@ 0x1510
 80040cc:	4298      	cmp	r0, r3
 80040ce:	f000 80a3 	beq.w	8004218 <RI_GetRegisterMotor1+0x6e8>
 80040d2:	f241 5350 	movw	r3, #5456	@ 0x1550
 80040d6:	4298      	cmp	r0, r3
 80040d8:	f040 80b1 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 80040dc:	4838      	ldr	r0, [pc, #224]	@ (80041c0 <RI_GetRegisterMotor1+0x690>)
 80040de:	f003 fc0b 	bl	80078f8 <PID_GetKIDivisorPOW2>
 80040e2:	8020      	strh	r0, [r4, #0]
              break;
 80040e4:	e5be      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 80040e6:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 80040ea:	f000 8089 	beq.w	8004200 <RI_GetRegisterMotor1+0x6d0>
 80040ee:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 80040f2:	f040 80a4 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
 80040f6:	4b30      	ldr	r3, [pc, #192]	@ (80041b8 <RI_GetRegisterMotor1+0x688>)
 80040f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 80040fc:	8023      	strh	r3, [r4, #0]
              break;
 80040fe:	e5b1      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004100:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 8004104:	f000 8092 	beq.w	800422c <RI_GetRegisterMotor1+0x6fc>
 8004108:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 800410c:	f040 8097 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 8004110:	482a      	ldr	r0, [pc, #168]	@ (80041bc <RI_GetRegisterMotor1+0x68c>)
 8004112:	f003 fbe3 	bl	80078dc <PID_GetKI>
 8004116:	8020      	strh	r0, [r4, #0]
              break;
 8004118:	e5a4      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 800411a:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 800411e:	f000 80ae 	beq.w	800427e <RI_GetRegisterMotor1+0x74e>
 8004122:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 8004126:	f040 808a 	bne.w	800423e <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIab(pMCIN).b;
 800412a:	4822      	ldr	r0, [pc, #136]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 800412c:	f7fd fa74 	bl	8001618 <MCI_GetIab>
 8004130:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004134:	8023      	strh	r3, [r4, #0]
              break;
 8004136:	e595      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004138:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 800413c:	f000 80c9 	beq.w	80042d2 <RI_GetRegisterMotor1+0x7a2>
 8004140:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 8004144:	d17b      	bne.n	800423e <RI_GetRegisterMotor1+0x70e>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 8004146:	481c      	ldr	r0, [pc, #112]	@ (80041b8 <RI_GetRegisterMotor1+0x688>)
 8004148:	aa13      	add	r2, sp, #76	@ 0x4c
 800414a:	a912      	add	r1, sp, #72	@ 0x48
 800414c:	f005 f83a 	bl	80091c4 <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 8004150:	f8bd 304c 	ldrh.w	r3, [sp, #76]	@ 0x4c
 8004154:	8023      	strh	r3, [r4, #0]
              break;
 8004156:	e585      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004158:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 800415c:	d16b      	bne.n	8004236 <RI_GetRegisterMotor1+0x706>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).beta;
 800415e:	4816      	ldr	r0, [pc, #88]	@ (80041b8 <RI_GetRegisterMotor1+0x688>)
 8004160:	f005 f81a 	bl	8009198 <STO_PLL_GetEstimatedBemf>
 8004164:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004168:	8023      	strh	r3, [r4, #0]
              break;
 800416a:	e57b      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 800416c:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 8004170:	d165      	bne.n	800423e <RI_GetRegisterMotor1+0x70e>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8004172:	4810      	ldr	r0, [pc, #64]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 8004174:	f7fd fa6e 	bl	8001654 <MCI_GetIqdref>
 8004178:	8020      	strh	r0, [r4, #0]
              break;
 800417a:	e573      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 800417c:	480d      	ldr	r0, [pc, #52]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 800417e:	f7fd fa5f 	bl	8001640 <MCI_GetIqd>
 8004182:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004186:	8023      	strh	r3, [r4, #0]
              break;
 8004188:	e56c      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 800418a:	480a      	ldr	r0, [pc, #40]	@ (80041b4 <RI_GetRegisterMotor1+0x684>)
 800418c:	f7fd fa4e 	bl	800162c <MCI_GetIalphabeta>
 8004190:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8004194:	8023      	strh	r3, [r4, #0]
              break;
 8004196:	e565      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 8004198:	4808      	ldr	r0, [pc, #32]	@ (80041bc <RI_GetRegisterMotor1+0x68c>)
 800419a:	f003 fbcd 	bl	8007938 <PID_GetKDDivisorPOW2>
 800419e:	8020      	strh	r0, [r4, #0]
              break;
 80041a0:	e560      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 80041a2:	480c      	ldr	r0, [pc, #48]	@ (80041d4 <RI_GetRegisterMotor1+0x6a4>)
 80041a4:	f003 fbc4 	bl	8007930 <PID_GetKD>
 80041a8:	8020      	strh	r0, [r4, #0]
              break;
 80041aa:	e55b      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
 80041ac:	20000028 	.word	0x20000028
 80041b0:	20000230 	.word	0x20000230
 80041b4:	20000000 	.word	0x20000000
 80041b8:	20000068 	.word	0x20000068
 80041bc:	2000030c 	.word	0x2000030c
 80041c0:	200002e0 	.word	0x200002e0
 80041c4:	20000400 	.word	0x20000400
 80041c8:	200003f8 	.word	0x200003f8
 80041cc:	200003fc 	.word	0x200003fc
 80041d0:	2000009c 	.word	0x2000009c
 80041d4:	20000338 	.word	0x20000338
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 80041d8:	4842      	ldr	r0, [pc, #264]	@ (80042e4 <RI_GetRegisterMotor1+0x7b4>)
 80041da:	f003 fb85 	bl	80078e8 <PID_GetKPDivisorPOW2>
 80041de:	8020      	strh	r0, [r4, #0]
              break;
 80041e0:	e540      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 80041e2:	4841      	ldr	r0, [pc, #260]	@ (80042e8 <RI_GetRegisterMotor1+0x7b8>)
 80041e4:	f003 fba8 	bl	8007938 <PID_GetKDDivisorPOW2>
 80041e8:	8020      	strh	r0, [r4, #0]
              break;
 80041ea:	e53b      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKIDivisorPOW2(&(&STO_PLL_M1)->PIRegulator);
 80041ec:	483f      	ldr	r0, [pc, #252]	@ (80042ec <RI_GetRegisterMotor1+0x7bc>)
 80041ee:	f003 fb83 	bl	80078f8 <PID_GetKIDivisorPOW2>
 80041f2:	8020      	strh	r0, [r4, #0]
              break;
 80041f4:	e536      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 80041f6:	483c      	ldr	r0, [pc, #240]	@ (80042e8 <RI_GetRegisterMotor1+0x7b8>)
 80041f8:	f003 fb6c 	bl	80078d4 <PID_GetKP>
 80041fc:	8020      	strh	r0, [r4, #0]
              break;
 80041fe:	e531      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8004200:	483b      	ldr	r0, [pc, #236]	@ (80042f0 <RI_GetRegisterMotor1+0x7c0>)
 8004202:	f7fd fa3b 	bl	800167c <MCI_GetValphabeta>
 8004206:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800420a:	8023      	strh	r3, [r4, #0]
              break;
 800420c:	e52a      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 800420e:	4838      	ldr	r0, [pc, #224]	@ (80042f0 <RI_GetRegisterMotor1+0x7c0>)
 8004210:	f7fd fa34 	bl	800167c <MCI_GetValphabeta>
 8004214:	8020      	strh	r0, [r4, #0]
              break;
 8004216:	e525      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 8004218:	4836      	ldr	r0, [pc, #216]	@ (80042f4 <RI_GetRegisterMotor1+0x7c4>)
 800421a:	f003 fb65 	bl	80078e8 <PID_GetKPDivisorPOW2>
 800421e:	8020      	strh	r0, [r4, #0]
              break;
 8004220:	e520      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8004222:	4835      	ldr	r0, [pc, #212]	@ (80042f8 <RI_GetRegisterMotor1+0x7c8>)
 8004224:	f003 fb38 	bl	8007898 <NTC_GetAvTemp_C>
 8004228:	8020      	strh	r0, [r4, #0]
              break;
 800422a:	e51b      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 800422c:	482d      	ldr	r0, [pc, #180]	@ (80042e4 <RI_GetRegisterMotor1+0x7b4>)
 800422e:	f003 fb51 	bl	80078d4 <PID_GetKP>
 8004232:	8020      	strh	r0, [r4, #0]
              break;
 8004234:	e516      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
          switch (regID)
 8004236:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 800423a:	f43f ad13 	beq.w	8003c64 <RI_GetRegisterMotor1+0x134>
 800423e:	2005      	movs	r0, #5
 8004240:	e511      	b.n	8003c66 <RI_GetRegisterMotor1+0x136>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 8004242:	4828      	ldr	r0, [pc, #160]	@ (80042e4 <RI_GetRegisterMotor1+0x7b4>)
 8004244:	f003 fb74 	bl	8007930 <PID_GetKD>
 8004248:	8020      	strh	r0, [r4, #0]
              break;
 800424a:	e50b      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 800424c:	4829      	ldr	r0, [pc, #164]	@ (80042f4 <RI_GetRegisterMotor1+0x7c4>)
 800424e:	f003 fb73 	bl	8007938 <PID_GetKDDivisorPOW2>
 8004252:	8020      	strh	r0, [r4, #0]
              break;
 8004254:	e506      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 8004256:	4824      	ldr	r0, [pc, #144]	@ (80042e8 <RI_GetRegisterMotor1+0x7b8>)
 8004258:	f003 fb46 	bl	80078e8 <PID_GetKPDivisorPOW2>
 800425c:	8020      	strh	r0, [r4, #0]
              break;
 800425e:	e501      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)&STO_PLL_M1);
 8004260:	4826      	ldr	r0, [pc, #152]	@ (80042fc <RI_GetRegisterMotor1+0x7cc>)
 8004262:	f004 fd05 	bl	8008c70 <SPD_GetS16Speed>
 8004266:	8020      	strh	r0, [r4, #0]
              break;
 8004268:	e4fc      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 800426a:	4822      	ldr	r0, [pc, #136]	@ (80042f4 <RI_GetRegisterMotor1+0x7c4>)
 800426c:	f003 fb32 	bl	80078d4 <PID_GetKP>
 8004270:	8020      	strh	r0, [r4, #0]
              break;
 8004272:	e4f7      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 8004274:	481f      	ldr	r0, [pc, #124]	@ (80042f4 <RI_GetRegisterMotor1+0x7c4>)
 8004276:	f003 fb5b 	bl	8007930 <PID_GetKD>
 800427a:	8020      	strh	r0, [r4, #0]
              break;
 800427c:	e4f2      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIab(pMCIN).a;
 800427e:	481c      	ldr	r0, [pc, #112]	@ (80042f0 <RI_GetRegisterMotor1+0x7c0>)
 8004280:	f7fd f9ca 	bl	8001618 <MCI_GetIab>
 8004284:	8020      	strh	r0, [r4, #0]
              break;
 8004286:	e4ed      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8004288:	4819      	ldr	r0, [pc, #100]	@ (80042f0 <RI_GetRegisterMotor1+0x7c0>)
 800428a:	f7fd f9ed 	bl	8001668 <MCI_GetVqd>
 800428e:	8020      	strh	r0, [r4, #0]
              break;
 8004290:	e4e8      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKP (&(&STO_PLL_M1)->PIRegulator);
 8004292:	4816      	ldr	r0, [pc, #88]	@ (80042ec <RI_GetRegisterMotor1+0x7bc>)
 8004294:	f003 fb1e 	bl	80078d4 <PID_GetKP>
 8004298:	8020      	strh	r0, [r4, #0]
              break;
 800429a:	e4e3      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = PID_GetKI (&(&STO_PLL_M1)->PIRegulator);
 800429c:	4813      	ldr	r0, [pc, #76]	@ (80042ec <RI_GetRegisterMotor1+0x7bc>)
 800429e:	f003 fb1d 	bl	80078dc <PID_GetKI>
 80042a2:	8020      	strh	r0, [r4, #0]
              break;
 80042a4:	e4de      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 80042a6:	4812      	ldr	r0, [pc, #72]	@ (80042f0 <RI_GetRegisterMotor1+0x7c0>)
 80042a8:	f7fd f9d4 	bl	8001654 <MCI_GetIqdref>
 80042ac:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80042b0:	8023      	strh	r3, [r4, #0]
              break;
 80042b2:	e4d7      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 80042b4:	480e      	ldr	r0, [pc, #56]	@ (80042f0 <RI_GetRegisterMotor1+0x7c0>)
 80042b6:	f7fd f9b9 	bl	800162c <MCI_GetIalphabeta>
 80042ba:	8020      	strh	r0, [r4, #0]
              break;
 80042bc:	e4d2      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = STO_PLL_GetEstimatedCurrent(&STO_PLL_M1).alpha;
 80042be:	480f      	ldr	r0, [pc, #60]	@ (80042fc <RI_GetRegisterMotor1+0x7cc>)
 80042c0:	f004 ff6e 	bl	80091a0 <STO_PLL_GetEstimatedCurrent>
 80042c4:	8020      	strh	r0, [r4, #0]
              break;
 80042c6:	e4cd      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              *regdata16 = STO_PLL_GetEstimatedBemf(&STO_PLL_M1).alpha;
 80042c8:	480c      	ldr	r0, [pc, #48]	@ (80042fc <RI_GetRegisterMotor1+0x7cc>)
 80042ca:	f004 ff65 	bl	8009198 <STO_PLL_GetEstimatedBemf>
 80042ce:	8020      	strh	r0, [r4, #0]
              break;
 80042d0:	e4c8      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
              STO_PLL_GetObserverGains(&STO_PLL_M1, &hC1, &hC2);
 80042d2:	480a      	ldr	r0, [pc, #40]	@ (80042fc <RI_GetRegisterMotor1+0x7cc>)
 80042d4:	aa13      	add	r2, sp, #76	@ 0x4c
 80042d6:	a912      	add	r1, sp, #72	@ 0x48
 80042d8:	f004 ff74 	bl	80091c4 <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 80042dc:	f8bd 3048 	ldrh.w	r3, [sp, #72]	@ 0x48
 80042e0:	8023      	strh	r3, [r4, #0]
              break;
 80042e2:	e4bf      	b.n	8003c64 <RI_GetRegisterMotor1+0x134>
 80042e4:	2000030c 	.word	0x2000030c
 80042e8:	20000338 	.word	0x20000338
 80042ec:	2000009c 	.word	0x2000009c
 80042f0:	20000000 	.word	0x20000000
 80042f4:	200002e0 	.word	0x200002e0
 80042f8:	20000398 	.word	0x20000398
 80042fc:	20000068 	.word	0x20000068

08004300 <UASPEP_INIT>:
  * @brief  Initialization of the Hardware used for data transmission and reception.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_INIT(void *pHWHandle)
{
 8004300:	b430      	push	{r4, r5}
#endif
    /* DMA interrupt not used for all families */
    /* Enable DMA end of transfer on UART RX channel completion */
    /* LL_DMA_EnableIT_TC(pHandle->rxDMA, pHandle->rxChannel) */
    /* Enable Error interrupt (EIE) to unmask Overrun interrupt */
    LL_USART_EnableIT_ERROR(pHandle->USARTx);
 8004302:	6802      	ldr	r2, [r0, #0]
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
 8004304:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004308:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800430c:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004310:	e841 3400 	strex	r4, r3, [r1]
 8004314:	2c00      	cmp	r4, #0
 8004316:	d1f7      	bne.n	8004308 <UASPEP_INIT+0x8>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8004318:	68c1      	ldr	r1, [r0, #12]
 800431a:	4d19      	ldr	r5, [pc, #100]	@ (8004380 <UASPEP_INIT+0x80>)
 800431c:	6843      	ldr	r3, [r0, #4]
 800431e:	5c6c      	ldrb	r4, [r5, r1]
 8004320:	4423      	add	r3, r4

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8004322:	f102 0124 	add.w	r1, r2, #36	@ 0x24
 8004326:	6099      	str	r1, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004328:	2340      	movs	r3, #64	@ 0x40
 800432a:	6213      	str	r3, [r2, #32]
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
 800432c:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004330:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004338:	e841 3400 	strex	r4, r3, [r1]
 800433c:	2c00      	cmp	r4, #0
 800433e:	d1f7      	bne.n	8004330 <UASPEP_INIT+0x30>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004340:	2340      	movs	r3, #64	@ 0x40
 8004342:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004344:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8004348:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434c:	e842 3100 	strex	r1, r3, [r2]
 8004350:	2900      	cmp	r1, #0
 8004352:	d1f7      	bne.n	8004344 <UASPEP_INIT+0x44>
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
 8004354:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004358:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800435c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004360:	e841 3400 	strex	r4, r3, [r1]
 8004364:	2c00      	cmp	r4, #0
 8004366:	d1f7      	bne.n	8004358 <UASPEP_INIT+0x58>
 8004368:	6901      	ldr	r1, [r0, #16]
 800436a:	6883      	ldr	r3, [r0, #8]
 800436c:	5c69      	ldrb	r1, [r5, r1]
 800436e:	440b      	add	r3, r1
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8004370:	f102 0028 	add.w	r0, r2, #40	@ 0x28
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004374:	2140      	movs	r1, #64	@ 0x40
 8004376:	6098      	str	r0, [r3, #8]
}
 8004378:	bc30      	pop	{r4, r5}
 800437a:	6211      	str	r1, [r2, #32]
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	08009770 	.word	0x08009770

08004384 <UASPEP_CFG_TRANSMISSION>:
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004384:	6903      	ldr	r3, [r0, #16]
 8004386:	6880      	ldr	r0, [r0, #8]
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 8004388:	b410      	push	{r4}
 800438a:	4c0b      	ldr	r4, [pc, #44]	@ (80043b8 <UASPEP_CFG_TRANSMISSION+0x34>)
 800438c:	5ce3      	ldrb	r3, [r4, r3]
 800438e:	58c4      	ldr	r4, [r0, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8004390:	07e4      	lsls	r4, r4, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004392:	eb00 0c03 	add.w	ip, r0, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8004396:	d40c      	bmi.n	80043b2 <UASPEP_CFG_TRANSMISSION+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8004398:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800439c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80043a0:	f36f 010f 	bfc	r1, #0, #16
 80043a4:	430a      	orrs	r2, r1
 80043a6:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80043aa:	58c2      	ldr	r2, [r0, r3]
 80043ac:	f042 0201 	orr.w	r2, r2, #1
 80043b0:	50c2      	str	r2, [r0, r3]
  }
  else
  {
    /* Nothing to do */
  }
}
 80043b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043b6:	4770      	bx	lr
 80043b8:	08009770 	.word	0x08009770

080043bc <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 80043bc:	b410      	push	{r4}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80043be:	68c3      	ldr	r3, [r0, #12]
 80043c0:	4c0c      	ldr	r4, [pc, #48]	@ (80043f4 <UASPEP_CFG_RECEPTION+0x38>)
 80043c2:	6840      	ldr	r0, [r0, #4]
 80043c4:	5ce3      	ldrb	r3, [r4, r3]
 80043c6:	58c4      	ldr	r4, [r0, r3]
 80043c8:	eb00 0c03 	add.w	ip, r0, r3
 80043cc:	f024 0401 	bic.w	r4, r4, #1
 80043d0:	50c4      	str	r4, [r0, r3]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80043d2:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80043d6:	f8dc 1004 	ldr.w	r1, [ip, #4]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 80043da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043de:	f36f 010f 	bfc	r1, #0, #16
 80043e2:	4311      	orrs	r1, r2
 80043e4:	f8cc 1004 	str.w	r1, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80043e8:	58c2      	ldr	r2, [r0, r3]
 80043ea:	f042 0201 	orr.w	r2, r2, #1
 80043ee:	50c2      	str	r2, [r0, r3]
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	08009770 	.word	0x08009770

080043f8 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 80043f8:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80043fa:	2310      	movs	r3, #16
 80043fc:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fe:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004402:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004406:	e842 3100 	strex	r1, r3, [r2]
 800440a:	2900      	cmp	r1, #0
 800440c:	d1f7      	bne.n	80043fe <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 800440e:	4770      	bx	lr

08004410 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004410:	4a03      	ldr	r2, [pc, #12]	@ (8004420 <SystemInit+0x10>)
 8004412:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004416:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800441a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800441e:	4770      	bx	lr
 8004420:	e000ed00 	.word	0xe000ed00

08004424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004424:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004426:	4b0f      	ldr	r3, [pc, #60]	@ (8004464 <HAL_InitTick+0x40>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	b90b      	cbnz	r3, 8004430 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 800442c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800442e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004430:	490d      	ldr	r1, [pc, #52]	@ (8004468 <HAL_InitTick+0x44>)
 8004432:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004436:	4605      	mov	r5, r0
 8004438:	fbb2 f3f3 	udiv	r3, r2, r3
 800443c:	6808      	ldr	r0, [r1, #0]
 800443e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004442:	f001 f82d 	bl	80054a0 <HAL_SYSTICK_Config>
 8004446:	4604      	mov	r4, r0
 8004448:	2800      	cmp	r0, #0
 800444a:	d1ef      	bne.n	800442c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800444c:	2d0f      	cmp	r5, #15
 800444e:	d8ed      	bhi.n	800442c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004450:	4602      	mov	r2, r0
 8004452:	4629      	mov	r1, r5
 8004454:	f04f 30ff 	mov.w	r0, #4294967295
 8004458:	f000 ffc6 	bl	80053e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800445c:	4b03      	ldr	r3, [pc, #12]	@ (800446c <HAL_InitTick+0x48>)
 800445e:	4620      	mov	r0, r4
 8004460:	601d      	str	r5, [r3, #0]
}
 8004462:	bd38      	pop	{r3, r4, r5, pc}
 8004464:	200004e4 	.word	0x200004e4
 8004468:	200004e0 	.word	0x200004e0
 800446c:	200004e8 	.word	0x200004e8

08004470 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004470:	4a0a      	ldr	r2, [pc, #40]	@ (800449c <HAL_Init+0x2c>)
 8004472:	6813      	ldr	r3, [r2, #0]
 8004474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
{
 8004478:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800447a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800447c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800447e:	f000 ffa1 	bl	80053c4 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004482:	2004      	movs	r0, #4
 8004484:	f7ff ffce 	bl	8004424 <HAL_InitTick>
 8004488:	b110      	cbz	r0, 8004490 <HAL_Init+0x20>
    status = HAL_ERROR;
 800448a:	2401      	movs	r4, #1
}
 800448c:	4620      	mov	r0, r4
 800448e:	bd10      	pop	{r4, pc}
 8004490:	4604      	mov	r4, r0
    HAL_MspInit();
 8004492:	f7fe fc51 	bl	8002d38 <HAL_MspInit>
}
 8004496:	4620      	mov	r0, r4
 8004498:	bd10      	pop	{r4, pc}
 800449a:	bf00      	nop
 800449c:	40022000 	.word	0x40022000

080044a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80044a0:	4a03      	ldr	r2, [pc, #12]	@ (80044b0 <HAL_IncTick+0x10>)
 80044a2:	4904      	ldr	r1, [pc, #16]	@ (80044b4 <HAL_IncTick+0x14>)
 80044a4:	6813      	ldr	r3, [r2, #0]
 80044a6:	6809      	ldr	r1, [r1, #0]
 80044a8:	440b      	add	r3, r1
 80044aa:	6013      	str	r3, [r2, #0]
}
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	20001bbc 	.word	0x20001bbc
 80044b4:	200004e4 	.word	0x200004e4

080044b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80044b8:	4b01      	ldr	r3, [pc, #4]	@ (80044c0 <HAL_GetTick+0x8>)
 80044ba:	6818      	ldr	r0, [r3, #0]
}
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	20001bbc 	.word	0x20001bbc

080044c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80044c4:	b530      	push	{r4, r5, lr}
 80044c6:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80044c8:	2300      	movs	r3, #0
 80044ca:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80044cc:	2800      	cmp	r0, #0
 80044ce:	f000 80aa 	beq.w	8004626 <HAL_ADC_Init+0x162>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80044d2:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 80044d4:	4604      	mov	r4, r0
 80044d6:	2d00      	cmp	r5, #0
 80044d8:	f000 80aa 	beq.w	8004630 <HAL_ADC_Init+0x16c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80044dc:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80044de:	6893      	ldr	r3, [r2, #8]
 80044e0:	009d      	lsls	r5, r3, #2
 80044e2:	d505      	bpl.n	80044f0 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80044e4:	6893      	ldr	r3, [r2, #8]
 80044e6:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80044ea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044ee:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044f0:	6893      	ldr	r3, [r2, #8]
 80044f2:	00d8      	lsls	r0, r3, #3
 80044f4:	d419      	bmi.n	800452a <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044f6:	4b68      	ldr	r3, [pc, #416]	@ (8004698 <HAL_ADC_Init+0x1d4>)
 80044f8:	4868      	ldr	r0, [pc, #416]	@ (800469c <HAL_ADC_Init+0x1d8>)
 80044fa:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80044fc:	6891      	ldr	r1, [r2, #8]
 80044fe:	099b      	lsrs	r3, r3, #6
 8004500:	fba0 0303 	umull	r0, r3, r0, r3
 8004504:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8004508:	099b      	lsrs	r3, r3, #6
 800450a:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 800450e:	3301      	adds	r3, #1
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8004516:	6091      	str	r1, [r2, #8]
 8004518:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800451a:	9b01      	ldr	r3, [sp, #4]
 800451c:	b12b      	cbz	r3, 800452a <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 800451e:	9b01      	ldr	r3, [sp, #4]
 8004520:	3b01      	subs	r3, #1
 8004522:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004524:	9b01      	ldr	r3, [sp, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1f9      	bne.n	800451e <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800452a:	6893      	ldr	r3, [r2, #8]
 800452c:	00d9      	lsls	r1, r3, #3
 800452e:	d47d      	bmi.n	800462c <HAL_ADC_Init+0x168>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004530:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004532:	f043 0310 	orr.w	r3, r3, #16
 8004536:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004538:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800453a:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800453c:	4303      	orrs	r3, r0
 800453e:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004540:	6893      	ldr	r3, [r2, #8]
 8004542:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004546:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004548:	d169      	bne.n	800461e <HAL_ADC_Init+0x15a>
 800454a:	06db      	lsls	r3, r3, #27
 800454c:	d467      	bmi.n	800461e <HAL_ADC_Init+0x15a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800454e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004550:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004554:	f043 0302 	orr.w	r3, r3, #2
 8004558:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800455a:	6893      	ldr	r3, [r2, #8]
 800455c:	07dd      	lsls	r5, r3, #31
 800455e:	d409      	bmi.n	8004574 <HAL_ADC_Init+0xb0>
 8004560:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f013 0f01 	tst.w	r3, #1
 800456a:	4b4d      	ldr	r3, [pc, #308]	@ (80046a0 <HAL_ADC_Init+0x1dc>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	d101      	bne.n	8004574 <HAL_ADC_Init+0xb0>
 8004570:	07d9      	lsls	r1, r3, #31
 8004572:	d57a      	bpl.n	800466a <HAL_ADC_Init+0x1a6>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8004574:	68e5      	ldr	r5, [r4, #12]
 8004576:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004578:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 800457c:	432b      	orrs	r3, r5
 800457e:	68a5      	ldr	r5, [r4, #8]
 8004580:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004582:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004584:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8004586:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800458a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800458e:	d055      	beq.n	800463c <HAL_ADC_Init+0x178>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004590:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004592:	b121      	cbz	r1, 800459e <HAL_ADC_Init+0xda>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8004594:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004596:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800459a:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800459c:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800459e:	68d5      	ldr	r5, [r2, #12]
 80045a0:	4940      	ldr	r1, [pc, #256]	@ (80046a4 <HAL_ADC_Init+0x1e0>)
 80045a2:	4029      	ands	r1, r5
 80045a4:	4319      	orrs	r1, r3
 80045a6:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80045a8:	6913      	ldr	r3, [r2, #16]
 80045aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80045ac:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80045b0:	430b      	orrs	r3, r1
 80045b2:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80045b4:	6893      	ldr	r3, [r2, #8]
 80045b6:	071b      	lsls	r3, r3, #28
 80045b8:	d422      	bmi.n	8004600 <HAL_ADC_Init+0x13c>
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80045ba:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80045bc:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80045c0:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80045c2:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80045c6:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80045c8:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80045cc:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80045d0:	430b      	orrs	r3, r1

      if (hadc->Init.GainCompensation != 0UL)
 80045d2:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80045d4:	60d3      	str	r3, [r2, #12]
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80045d6:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80045d8:	2900      	cmp	r1, #0
 80045da:	d03c      	beq.n	8004656 <HAL_ADC_Init+0x192>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80045dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045e0:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80045e2:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80045e6:	f36f 030d 	bfc	r3, #0, #14
 80045ea:	430b      	orrs	r3, r1
 80045ec:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80045f0:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d040      	beq.n	800467a <HAL_ADC_Init+0x1b6>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80045f8:	6913      	ldr	r3, [r2, #16]
 80045fa:	f023 0301 	bic.w	r3, r3, #1
 80045fe:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004600:	6963      	ldr	r3, [r4, #20]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d01f      	beq.n	8004646 <HAL_ADC_Init+0x182>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004606:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004608:	f023 030f 	bic.w	r3, r3, #15
 800460c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800460e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004610:	f023 0303 	bic.w	r3, r3, #3
 8004614:	f043 0301 	orr.w	r3, r3, #1
 8004618:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800461a:	b003      	add	sp, #12
 800461c:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800461e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004620:	f043 0310 	orr.w	r3, r3, #16
 8004624:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8004626:	2001      	movs	r0, #1
}
 8004628:	b003      	add	sp, #12
 800462a:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800462c:	2000      	movs	r0, #0
 800462e:	e787      	b.n	8004540 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 8004630:	f7fe fba2 	bl	8002d78 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004634:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8004636:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 800463a:	e74f      	b.n	80044dc <HAL_ADC_Init+0x18>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800463c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800463e:	3901      	subs	r1, #1
 8004640:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8004644:	e7a4      	b.n	8004590 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004646:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004648:	6a23      	ldr	r3, [r4, #32]
 800464a:	f021 010f 	bic.w	r1, r1, #15
 800464e:	3b01      	subs	r3, #1
 8004650:	430b      	orrs	r3, r1
 8004652:	6313      	str	r3, [r2, #48]	@ 0x30
 8004654:	e7db      	b.n	800460e <HAL_ADC_Init+0x14a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004656:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800465a:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800465c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004660:	f36f 030d 	bfc	r3, #0, #14
 8004664:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004668:	e7c2      	b.n	80045f0 <HAL_ADC_Init+0x12c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800466a:	490f      	ldr	r1, [pc, #60]	@ (80046a8 <HAL_ADC_Init+0x1e4>)
 800466c:	6865      	ldr	r5, [r4, #4]
 800466e:	688b      	ldr	r3, [r1, #8]
 8004670:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8004674:	432b      	orrs	r3, r5
 8004676:	608b      	str	r3, [r1, #8]
}
 8004678:	e77c      	b.n	8004574 <HAL_ADC_Init+0xb0>
        MODIFY_REG(hadc->Instance->CFGR2,
 800467a:	6911      	ldr	r1, [r2, #16]
 800467c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800467e:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8004680:	f36f 018a 	bfc	r1, #2, #9
 8004684:	432b      	orrs	r3, r5
 8004686:	430b      	orrs	r3, r1
 8004688:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800468a:	430b      	orrs	r3, r1
 800468c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800468e:	430b      	orrs	r3, r1
 8004690:	f043 0301 	orr.w	r3, r3, #1
 8004694:	6113      	str	r3, [r2, #16]
 8004696:	e7b3      	b.n	8004600 <HAL_ADC_Init+0x13c>
 8004698:	200004e0 	.word	0x200004e0
 800469c:	053e2d63 	.word	0x053e2d63
 80046a0:	50000100 	.word	0x50000100
 80046a4:	fff04007 	.word	0xfff04007
 80046a8:	50000300 	.word	0x50000300

080046ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80046ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80046b0:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 80046b4:	b082      	sub	sp, #8
 80046b6:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80046b8:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80046ba:	f04f 0000 	mov.w	r0, #0
 80046be:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80046c0:	f000 812d 	beq.w	800491e <HAL_ADC_ConfigChannel+0x272>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80046c4:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80046c6:	2001      	movs	r0, #1
 80046c8:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046cc:	6894      	ldr	r4, [r2, #8]
 80046ce:	0764      	lsls	r4, r4, #29
 80046d0:	d455      	bmi.n	800477e <HAL_ADC_ConfigChannel+0xd2>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80046d2:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80046d4:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 80046d8:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80046dc:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 80046e0:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80046e2:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 80046e6:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80046ea:	f854 500e 	ldr.w	r5, [r4, lr]
 80046ee:	261f      	movs	r6, #31
 80046f0:	fa00 f00c 	lsl.w	r0, r0, ip
 80046f4:	fa06 fc0c 	lsl.w	ip, r6, ip
 80046f8:	ea25 0c0c 	bic.w	ip, r5, ip
 80046fc:	ea40 000c 	orr.w	r0, r0, ip
 8004700:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004704:	6890      	ldr	r0, [r2, #8]
 8004706:	0747      	lsls	r7, r0, #29
 8004708:	d543      	bpl.n	8004792 <HAL_ADC_ConfigChannel+0xe6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800470a:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800470c:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800470e:	6894      	ldr	r4, [r2, #8]
 8004710:	07e5      	lsls	r5, r4, #31
 8004712:	d412      	bmi.n	800473a <HAL_ADC_ConfigChannel+0x8e>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004714:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004716:	4cb0      	ldr	r4, [pc, #704]	@ (80049d8 <HAL_ADC_ConfigChannel+0x32c>)
 8004718:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 800471c:	f006 0718 	and.w	r7, r6, #24
 8004720:	40fc      	lsrs	r4, r7
 8004722:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8004726:	4004      	ands	r4, r0
 8004728:	ea25 0507 	bic.w	r5, r5, r7
 800472c:	432c      	orrs	r4, r5
 800472e:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004732:	4caa      	ldr	r4, [pc, #680]	@ (80049dc <HAL_ADC_ConfigChannel+0x330>)
 8004734:	42a6      	cmp	r6, r4
 8004736:	f000 80a2 	beq.w	800487e <HAL_ADC_ConfigChannel+0x1d2>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800473a:	49a9      	ldr	r1, [pc, #676]	@ (80049e0 <HAL_ADC_ConfigChannel+0x334>)
 800473c:	4208      	tst	r0, r1
 800473e:	d01c      	beq.n	800477a <HAL_ADC_ConfigChannel+0xce>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004740:	4ca8      	ldr	r4, [pc, #672]	@ (80049e4 <HAL_ADC_ConfigChannel+0x338>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004742:	4da9      	ldr	r5, [pc, #676]	@ (80049e8 <HAL_ADC_ConfigChannel+0x33c>)
 8004744:	68a1      	ldr	r1, [r4, #8]
 8004746:	42a8      	cmp	r0, r5
 8004748:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 800474c:	d074      	beq.n	8004838 <HAL_ADC_ConfigChannel+0x18c>
 800474e:	4da7      	ldr	r5, [pc, #668]	@ (80049ec <HAL_ADC_ConfigChannel+0x340>)
 8004750:	42a8      	cmp	r0, r5
 8004752:	d071      	beq.n	8004838 <HAL_ADC_ConfigChannel+0x18c>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004754:	4da6      	ldr	r5, [pc, #664]	@ (80049f0 <HAL_ADC_ConfigChannel+0x344>)
 8004756:	42a8      	cmp	r0, r5
 8004758:	f000 80e5 	beq.w	8004926 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800475c:	4da5      	ldr	r5, [pc, #660]	@ (80049f4 <HAL_ADC_ConfigChannel+0x348>)
 800475e:	42a8      	cmp	r0, r5
 8004760:	d10b      	bne.n	800477a <HAL_ADC_ConfigChannel+0xce>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004762:	0249      	lsls	r1, r1, #9
 8004764:	d409      	bmi.n	800477a <HAL_ADC_ConfigChannel+0xce>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004766:	49a4      	ldr	r1, [pc, #656]	@ (80049f8 <HAL_ADC_ConfigChannel+0x34c>)
 8004768:	428a      	cmp	r2, r1
 800476a:	d006      	beq.n	800477a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800476c:	68a2      	ldr	r2, [r4, #8]
 800476e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8004772:	4332      	orrs	r2, r6
 8004774:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8004778:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800477a:	2000      	movs	r0, #0
 800477c:	e003      	b.n	8004786 <HAL_ADC_ConfigChannel+0xda>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800477e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004780:	f042 0220 	orr.w	r2, r2, #32
 8004784:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004786:	2200      	movs	r2, #0
 8004788:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800478c:	b002      	add	sp, #8
 800478e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004792:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004794:	6808      	ldr	r0, [r1, #0]
 8004796:	0726      	lsls	r6, r4, #28
 8004798:	d4b9      	bmi.n	800470e <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800479a:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 800479c:	f3c0 5604 	ubfx	r6, r0, #20, #5
 80047a0:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80047a2:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 80047a4:	40b4      	lsls	r4, r6
 80047a6:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80047aa:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 80047ae:	ea6f 0404 	mvn.w	r4, r4
 80047b2:	f000 8107 	beq.w	80049c4 <HAL_ADC_ConfigChannel+0x318>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80047b6:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 80047ba:	40b5      	lsls	r5, r6
 80047bc:	583e      	ldr	r6, [r7, r0]
 80047be:	4034      	ands	r4, r6
 80047c0:	432c      	orrs	r4, r5
 80047c2:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80047c4:	6950      	ldr	r0, [r2, #20]
 80047c6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80047ca:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80047cc:	e9d1 6404 	ldrd	r6, r4, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80047d0:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80047d2:	68d5      	ldr	r5, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80047d4:	2e04      	cmp	r6, #4
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80047d6:	4607      	mov	r7, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80047d8:	f000 80c8 	beq.w	800496c <HAL_ADC_ConfigChannel+0x2c0>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80047dc:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 80047e0:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 80047e2:	f000 47f8 	and.w	r7, r0, #2080374784	@ 0x7c000000
 80047e6:	fa04 f005 	lsl.w	r0, r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047ea:	f102 0460 	add.w	r4, r2, #96	@ 0x60
  MODIFY_REG(*preg,
 80047ee:	4d83      	ldr	r5, [pc, #524]	@ (80049fc <HAL_ADC_ConfigChannel+0x350>)
 80047f0:	f854 c026 	ldr.w	ip, [r4, r6, lsl #2]
 80047f4:	ea0c 0505 	and.w	r5, ip, r5
 80047f8:	433d      	orrs	r5, r7
 80047fa:	4328      	orrs	r0, r5
 80047fc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8004800:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004804:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8004806:	698e      	ldr	r6, [r1, #24]
 8004808:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 800480c:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 8004810:	4330      	orrs	r0, r6
 8004812:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004816:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004818:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 800481a:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800481e:	f1a5 0501 	sub.w	r5, r5, #1
 8004822:	fab5 f585 	clz	r5, r5
 8004826:	096d      	lsrs	r5, r5, #5
 8004828:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 800482c:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8004830:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004834:	6808      	ldr	r0, [r1, #0]
}
 8004836:	e76a      	b.n	800470e <HAL_ADC_ConfigChannel+0x62>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004838:	020c      	lsls	r4, r1, #8
 800483a:	d49e      	bmi.n	800477a <HAL_ADC_ConfigChannel+0xce>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800483c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004840:	d19b      	bne.n	800477a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004842:	4968      	ldr	r1, [pc, #416]	@ (80049e4 <HAL_ADC_ConfigChannel+0x338>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004844:	486e      	ldr	r0, [pc, #440]	@ (8004a00 <HAL_ADC_ConfigChannel+0x354>)
 8004846:	688a      	ldr	r2, [r1, #8]
 8004848:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800484c:	4332      	orrs	r2, r6
 800484e:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8004852:	608a      	str	r2, [r1, #8]
 8004854:	6802      	ldr	r2, [r0, #0]
 8004856:	496b      	ldr	r1, [pc, #428]	@ (8004a04 <HAL_ADC_ConfigChannel+0x358>)
 8004858:	0992      	lsrs	r2, r2, #6
 800485a:	fba1 1202 	umull	r1, r2, r1, r2
 800485e:	0992      	lsrs	r2, r2, #6
 8004860:	3201      	adds	r2, #1
 8004862:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004866:	0092      	lsls	r2, r2, #2
 8004868:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800486a:	9a01      	ldr	r2, [sp, #4]
 800486c:	2a00      	cmp	r2, #0
 800486e:	d084      	beq.n	800477a <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8004870:	9a01      	ldr	r2, [sp, #4]
 8004872:	3a01      	subs	r2, #1
 8004874:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004876:	9a01      	ldr	r2, [sp, #4]
 8004878:	2a00      	cmp	r2, #0
 800487a:	d1f9      	bne.n	8004870 <HAL_ADC_ConfigChannel+0x1c4>
 800487c:	e77d      	b.n	800477a <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800487e:	2f00      	cmp	r7, #0
 8004880:	d060      	beq.n	8004944 <HAL_ADC_ConfigChannel+0x298>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004882:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004886:	2c00      	cmp	r4, #0
 8004888:	f000 80be 	beq.w	8004a08 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 800488c:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004890:	3401      	adds	r4, #1
 8004892:	f004 041f 	and.w	r4, r4, #31
 8004896:	2c09      	cmp	r4, #9
 8004898:	f240 80b6 	bls.w	8004a08 <HAL_ADC_ConfigChannel+0x35c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489c:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80048a0:	2c00      	cmp	r4, #0
 80048a2:	f000 8157 	beq.w	8004b54 <HAL_ADC_ConfigChannel+0x4a8>
  return __builtin_clz(value);
 80048a6:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80048aa:	3401      	adds	r4, #1
 80048ac:	06a4      	lsls	r4, r4, #26
 80048ae:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80048b6:	2d00      	cmp	r5, #0
 80048b8:	f000 8156 	beq.w	8004b68 <HAL_ADC_ConfigChannel+0x4bc>
  return __builtin_clz(value);
 80048bc:	fab5 f585 	clz	r5, r5
 80048c0:	3501      	adds	r5, #1
 80048c2:	f005 051f 	and.w	r5, r5, #31
 80048c6:	2601      	movs	r6, #1
 80048c8:	fa06 f505 	lsl.w	r5, r6, r5
 80048cc:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ce:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80048d2:	2800      	cmp	r0, #0
 80048d4:	f000 8146 	beq.w	8004b64 <HAL_ADC_ConfigChannel+0x4b8>
  return __builtin_clz(value);
 80048d8:	fab0 f080 	clz	r0, r0
 80048dc:	1c45      	adds	r5, r0, #1
 80048de:	f005 051f 	and.w	r5, r5, #31
 80048e2:	2003      	movs	r0, #3
 80048e4:	f06f 061d 	mvn.w	r6, #29
 80048e8:	fb10 6005 	smlabb	r0, r0, r5, r6
 80048ec:	0500      	lsls	r0, r0, #20
 80048ee:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048f2:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80048f4:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80048f6:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80048f8:	f005 0504 	and.w	r5, r5, #4
 80048fc:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8004900:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8004904:	fa04 f700 	lsl.w	r7, r4, r0
 8004908:	f04f 0c07 	mov.w	ip, #7
 800490c:	5974      	ldr	r4, [r6, r5]
 800490e:	fa0c f000 	lsl.w	r0, ip, r0
 8004912:	ea24 0000 	bic.w	r0, r4, r0
 8004916:	4338      	orrs	r0, r7
 8004918:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800491a:	6808      	ldr	r0, [r1, #0]
}
 800491c:	e70d      	b.n	800473a <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 800491e:	2002      	movs	r0, #2
}
 8004920:	b002      	add	sp, #8
 8004922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004926:	01c8      	lsls	r0, r1, #7
 8004928:	f53f af27 	bmi.w	800477a <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800492c:	4932      	ldr	r1, [pc, #200]	@ (80049f8 <HAL_ADC_ConfigChannel+0x34c>)
 800492e:	428a      	cmp	r2, r1
 8004930:	f43f af23 	beq.w	800477a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004934:	68a2      	ldr	r2, [r4, #8]
 8004936:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800493a:	4332      	orrs	r2, r6
 800493c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8004940:	60a2      	str	r2, [r4, #8]
}
 8004942:	e71a      	b.n	800477a <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004944:	0e80      	lsrs	r0, r0, #26
 8004946:	3001      	adds	r0, #1
 8004948:	f000 051f 	and.w	r5, r0, #31
 800494c:	2401      	movs	r4, #1
 800494e:	0680      	lsls	r0, r0, #26
 8004950:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8004954:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004956:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004958:	ea44 0400 	orr.w	r4, r4, r0
 800495c:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004960:	d977      	bls.n	8004a52 <HAL_ADC_ConfigChannel+0x3a6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004962:	381e      	subs	r0, #30
 8004964:	0500      	lsls	r0, r0, #20
 8004966:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 800496a:	e7c2      	b.n	80048f2 <HAL_ADC_ConfigChannel+0x246>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800496c:	6e14      	ldr	r4, [r2, #96]	@ 0x60
 800496e:	6e14      	ldr	r4, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004970:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004974:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004978:	2d00      	cmp	r5, #0
 800497a:	d16c      	bne.n	8004a56 <HAL_ADC_ConfigChannel+0x3aa>
 800497c:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004980:	4284      	cmp	r4, r0
 8004982:	f000 80a0 	beq.w	8004ac6 <HAL_ADC_ConfigChannel+0x41a>
 8004986:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 8004988:	6e55      	ldr	r5, [r2, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800498a:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800498e:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8004992:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
 8004996:	4285      	cmp	r5, r0
 8004998:	f000 80c0 	beq.w	8004b1c <HAL_ADC_ConfigChannel+0x470>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800499c:	68a5      	ldr	r5, [r4, #8]
 800499e:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049a0:	f104 0c08 	add.w	ip, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80049a4:	f3c5 6584 	ubfx	r5, r5, #26, #5
 80049a8:	4285      	cmp	r5, r0
 80049aa:	f000 80a1 	beq.w	8004af0 <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049ae:	68e5      	ldr	r5, [r4, #12]
 80049b0:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049b2:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80049b6:	f3c5 6484 	ubfx	r4, r5, #26, #5
 80049ba:	42a0      	cmp	r0, r4
 80049bc:	f000 80c4 	beq.w	8004b48 <HAL_ADC_ConfigChannel+0x49c>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80049c0:	4638      	mov	r0, r7
 80049c2:	e6a4      	b.n	800470e <HAL_ADC_ConfigChannel+0x62>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80049c4:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80049c8:	5835      	ldr	r5, [r6, r0]
 80049ca:	402c      	ands	r4, r5
 80049cc:	5034      	str	r4, [r6, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80049ce:	6950      	ldr	r0, [r2, #20]
 80049d0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80049d4:	6150      	str	r0, [r2, #20]
}
 80049d6:	e6f9      	b.n	80047cc <HAL_ADC_ConfigChannel+0x120>
 80049d8:	0007ffff 	.word	0x0007ffff
 80049dc:	407f0000 	.word	0x407f0000
 80049e0:	80080000 	.word	0x80080000
 80049e4:	50000300 	.word	0x50000300
 80049e8:	c3210000 	.word	0xc3210000
 80049ec:	90c00010 	.word	0x90c00010
 80049f0:	c7520000 	.word	0xc7520000
 80049f4:	cb840000 	.word	0xcb840000
 80049f8:	50000100 	.word	0x50000100
 80049fc:	03fff000 	.word	0x03fff000
 8004a00:	200004e0 	.word	0x200004e0
 8004a04:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a08:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004a0c:	2c00      	cmp	r4, #0
 8004a0e:	f000 80b7 	beq.w	8004b80 <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 8004a12:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004a16:	3401      	adds	r4, #1
 8004a18:	06a4      	lsls	r4, r4, #26
 8004a1a:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1e:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004a22:	2d00      	cmp	r5, #0
 8004a24:	f000 80aa 	beq.w	8004b7c <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8004a28:	fab5 f585 	clz	r5, r5
 8004a2c:	3501      	adds	r5, #1
 8004a2e:	f005 051f 	and.w	r5, r5, #31
 8004a32:	2601      	movs	r6, #1
 8004a34:	fa06 f505 	lsl.w	r5, r6, r5
 8004a38:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a3a:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	f000 8099 	beq.w	8004b76 <HAL_ADC_ConfigChannel+0x4ca>
  return __builtin_clz(value);
 8004a44:	fab0 f080 	clz	r0, r0
 8004a48:	3001      	adds	r0, #1
 8004a4a:	f000 001f 	and.w	r0, r0, #31
 8004a4e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004a52:	0500      	lsls	r0, r0, #20
 8004a54:	e74d      	b.n	80048f2 <HAL_ADC_ConfigChannel+0x246>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a56:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004a5a:	b11d      	cbz	r5, 8004a64 <HAL_ADC_ConfigChannel+0x3b8>
  return __builtin_clz(value);
 8004a5c:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a60:	42ac      	cmp	r4, r5
 8004a62:	d030      	beq.n	8004ac6 <HAL_ADC_ConfigChannel+0x41a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a64:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 8004a66:	6e55      	ldr	r5, [r2, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a68:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a6c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8004a70:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a74:	fa97 f6a7 	rbit	r6, r7
 8004a78:	f104 0c08 	add.w	ip, r4, #8
 8004a7c:	46e0      	mov	r8, ip
  if (value == 0U)
 8004a7e:	2e00      	cmp	r6, #0
 8004a80:	d074      	beq.n	8004b6c <HAL_ADC_ConfigChannel+0x4c0>
  return __builtin_clz(value);
 8004a82:	fab6 f686 	clz	r6, r6
 8004a86:	42ae      	cmp	r6, r5
 8004a88:	d04a      	beq.n	8004b20 <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004a8a:	f8dc 5000 	ldr.w	r5, [ip]
 8004a8e:	f8dc 5000 	ldr.w	r5, [ip]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a92:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a96:	fa97 fea7 	rbit	lr, r7
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004a9a:	f104 060c 	add.w	r6, r4, #12
 8004a9e:	46b0      	mov	r8, r6
  if (value == 0U)
 8004aa0:	f1be 0f00 	cmp.w	lr, #0
 8004aa4:	d059      	beq.n	8004b5a <HAL_ADC_ConfigChannel+0x4ae>
  return __builtin_clz(value);
 8004aa6:	fabe fe8e 	clz	lr, lr
 8004aaa:	45ae      	cmp	lr, r5
 8004aac:	d022      	beq.n	8004af4 <HAL_ADC_ConfigChannel+0x448>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004aae:	6834      	ldr	r4, [r6, #0]
 8004ab0:	6834      	ldr	r4, [r6, #0]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ab2:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab6:	fa97 f5a7 	rbit	r5, r7
  if (value == 0U)
 8004aba:	2d00      	cmp	r5, #0
 8004abc:	f43f ae27 	beq.w	800470e <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 8004ac0:	fab5 f085 	clz	r0, r5
 8004ac4:	e779      	b.n	80049ba <HAL_ADC_ConfigChannel+0x30e>
  MODIFY_REG(*preg,
 8004ac6:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8004ac8:	4614      	mov	r4, r2
 8004aca:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004ace:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ad2:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ad4:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8004ad6:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004ad8:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004adc:	f102 0e64 	add.w	lr, r2, #100	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ae0:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ae4:	4638      	mov	r0, r7
 8004ae6:	2e00      	cmp	r6, #0
 8004ae8:	d1c4      	bne.n	8004a74 <HAL_ADC_ConfigChannel+0x3c8>
 8004aea:	f3c7 6084 	ubfx	r0, r7, #26, #5
 8004aee:	e752      	b.n	8004996 <HAL_ADC_ConfigChannel+0x2ea>
 8004af0:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8004af4:	f8dc 0000 	ldr.w	r0, [ip]
 8004af8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004afc:	f8cc 0000 	str.w	r0, [ip]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b00:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b02:	68e0      	ldr	r0, [r4, #12]
 8004b04:	68e4      	ldr	r4, [r4, #12]
 8004b06:	f3c7 0512 	ubfx	r5, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b0a:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b0c:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b10:	4638      	mov	r0, r7
 8004b12:	2d00      	cmp	r5, #0
 8004b14:	d1cf      	bne.n	8004ab6 <HAL_ADC_ConfigChannel+0x40a>
 8004b16:	f3c7 6084 	ubfx	r0, r7, #26, #5
 8004b1a:	e74e      	b.n	80049ba <HAL_ADC_ConfigChannel+0x30e>
 8004b1c:	f104 0808 	add.w	r8, r4, #8
  MODIFY_REG(*preg,
 8004b20:	f8de 0000 	ldr.w	r0, [lr]
 8004b24:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004b28:	f8ce 0000 	str.w	r0, [lr]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b2c:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b2e:	68a0      	ldr	r0, [r4, #8]
 8004b30:	68a5      	ldr	r5, [r4, #8]
 8004b32:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b36:	46c4      	mov	ip, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b38:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b3c:	4638      	mov	r0, r7
 8004b3e:	2e00      	cmp	r6, #0
 8004b40:	d1a9      	bne.n	8004a96 <HAL_ADC_ConfigChannel+0x3ea>
 8004b42:	f3c7 6084 	ubfx	r0, r7, #26, #5
 8004b46:	e72f      	b.n	80049a8 <HAL_ADC_ConfigChannel+0x2fc>
  MODIFY_REG(*preg,
 8004b48:	6830      	ldr	r0, [r6, #0]
 8004b4a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004b4e:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004b50:	6808      	ldr	r0, [r1, #0]
}
 8004b52:	e5dc      	b.n	800470e <HAL_ADC_ConfigChannel+0x62>
 8004b54:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004b58:	e6ab      	b.n	80048b2 <HAL_ADC_ConfigChannel+0x206>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b5a:	68e5      	ldr	r5, [r4, #12]
 8004b5c:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b5e:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8004b62:	e7a8      	b.n	8004ab6 <HAL_ADC_ConfigChannel+0x40a>
 8004b64:	4808      	ldr	r0, [pc, #32]	@ (8004b88 <HAL_ADC_ConfigChannel+0x4dc>)
 8004b66:	e6c4      	b.n	80048f2 <HAL_ADC_ConfigChannel+0x246>
 8004b68:	2502      	movs	r5, #2
 8004b6a:	e6af      	b.n	80048cc <HAL_ADC_ConfigChannel+0x220>
 8004b6c:	68a5      	ldr	r5, [r4, #8]
 8004b6e:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b70:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8004b74:	e78f      	b.n	8004a96 <HAL_ADC_ConfigChannel+0x3ea>
 8004b76:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8004b7a:	e6ba      	b.n	80048f2 <HAL_ADC_ConfigChannel+0x246>
 8004b7c:	2502      	movs	r5, #2
 8004b7e:	e75b      	b.n	8004a38 <HAL_ADC_ConfigChannel+0x38c>
 8004b80:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8004b84:	e74b      	b.n	8004a1e <HAL_ADC_ConfigChannel+0x372>
 8004b86:	bf00      	nop
 8004b88:	fe500000 	.word	0xfe500000

08004b8c <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8004b8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b90:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8004b94:	b083      	sub	sp, #12
 8004b96:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8004b98:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 8004b9a:	f04f 0000 	mov.w	r0, #0
 8004b9e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004ba0:	f000 8175 	beq.w	8004e8e <HAL_ADCEx_InjectedConfigChannel+0x302>
 8004ba4:	2301      	movs	r3, #1
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004ba6:	6955      	ldr	r5, [r2, #20]
  __HAL_LOCK(hadc);
 8004ba8:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004bac:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004bb0:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004bb2:	2d00      	cmp	r5, #0
 8004bb4:	d072      	beq.n	8004c9c <HAL_ADCEx_InjectedConfigChannel+0x110>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8004bb6:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004bb8:	2d01      	cmp	r5, #1
 8004bba:	d06f      	beq.n	8004c9c <HAL_ADCEx_InjectedConfigChannel+0x110>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004bbc:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004bbe:	f000 001f 	and.w	r0, r0, #31
 8004bc2:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8004bc6:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004bc8:	2f00      	cmp	r7, #0
 8004bca:	f040 811a 	bne.w	8004e02 <HAL_ADCEx_InjectedConfigChannel+0x276>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004bce:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004bd0:	3d01      	subs	r5, #1
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	f000 821e 	beq.w	8005014 <HAL_ADCEx_InjectedConfigChannel+0x488>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004bd8:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004bda:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 8004bde:	4328      	orrs	r0, r5
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004be0:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004be2:	4330      	orrs	r0, r6
 8004be4:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004be8:	6898      	ldr	r0, [r3, #8]
 8004bea:	0700      	lsls	r0, r0, #28
 8004bec:	d410      	bmi.n	8004c10 <HAL_ADCEx_InjectedConfigChannel+0x84>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004bee:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004bf2:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 8004bf6:	0540      	lsls	r0, r0, #21
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004bf8:	2d00      	cmp	r5, #0
 8004bfa:	f040 80f7 	bne.w	8004dec <HAL_ADCEx_InjectedConfigChannel+0x260>
      MODIFY_REG(hadc->Instance->CFGR,
 8004bfe:	68dd      	ldr	r5, [r3, #12]
 8004c00:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 8004c04:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004c08:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 8004c0c:	4328      	orrs	r0, r5
 8004c0e:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c10:	6898      	ldr	r0, [r3, #8]
 8004c12:	f010 0004 	ands.w	r0, r0, #4
 8004c16:	d057      	beq.n	8004cc8 <HAL_ADCEx_InjectedConfigChannel+0x13c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c18:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c1a:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c1c:	689d      	ldr	r5, [r3, #8]
 8004c1e:	07ee      	lsls	r6, r5, #31
 8004c20:	d414      	bmi.n	8004c4c <HAL_ADCEx_InjectedConfigChannel+0xc0>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004c22:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004c24:	4da3      	ldr	r5, [pc, #652]	@ (8004eb4 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8004c26:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 8004c2a:	f007 0c18 	and.w	ip, r7, #24
 8004c2e:	fa25 f50c 	lsr.w	r5, r5, ip
 8004c32:	f3c4 0e12 	ubfx	lr, r4, #0, #19
 8004c36:	4025      	ands	r5, r4
 8004c38:	ea26 0c0e 	bic.w	ip, r6, lr
 8004c3c:	ea45 050c 	orr.w	r5, r5, ip
 8004c40:	f8c3 50b0 	str.w	r5, [r3, #176]	@ 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004c44:	4d9c      	ldr	r5, [pc, #624]	@ (8004eb8 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8004c46:	42af      	cmp	r7, r5
 8004c48:	f000 80f6 	beq.w	8004e38 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004c4c:	499b      	ldr	r1, [pc, #620]	@ (8004ebc <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8004c4e:	420c      	tst	r4, r1
 8004c50:	d01e      	beq.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004c52:	4e9b      	ldr	r6, [pc, #620]	@ (8004ec0 <HAL_ADCEx_InjectedConfigChannel+0x334>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004c54:	4d9b      	ldr	r5, [pc, #620]	@ (8004ec4 <HAL_ADCEx_InjectedConfigChannel+0x338>)
 8004c56:	68b1      	ldr	r1, [r6, #8]
 8004c58:	42ac      	cmp	r4, r5
 8004c5a:	f001 77e0 	and.w	r7, r1, #29360128	@ 0x1c00000
 8004c5e:	f000 809f 	beq.w	8004da0 <HAL_ADCEx_InjectedConfigChannel+0x214>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004c62:	4d99      	ldr	r5, [pc, #612]	@ (8004ec8 <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 8004c64:	42ac      	cmp	r4, r5
 8004c66:	f000 809b 	beq.w	8004da0 <HAL_ADCEx_InjectedConfigChannel+0x214>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004c6a:	4d98      	ldr	r5, [pc, #608]	@ (8004ecc <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8004c6c:	42ac      	cmp	r4, r5
 8004c6e:	f000 8112 	beq.w	8004e96 <HAL_ADCEx_InjectedConfigChannel+0x30a>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004c72:	4d97      	ldr	r5, [pc, #604]	@ (8004ed0 <HAL_ADCEx_InjectedConfigChannel+0x344>)
 8004c74:	42ac      	cmp	r4, r5
 8004c76:	d10b      	bne.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004c78:	0249      	lsls	r1, r1, #9
 8004c7a:	d409      	bmi.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8004c7c:	4995      	ldr	r1, [pc, #596]	@ (8004ed4 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004c7e:	428b      	cmp	r3, r1
 8004c80:	d006      	beq.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004c82:	68b3      	ldr	r3, [r6, #8]
 8004c84:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004c88:	433b      	orrs	r3, r7
 8004c8a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c8e:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c90:	2300      	movs	r3, #0
 8004c92:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004c96:	b003      	add	sp, #12
 8004c98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004c9c:	2809      	cmp	r0, #9
 8004c9e:	d1a3      	bne.n	8004be8 <HAL_ADCEx_InjectedConfigChannel+0x5c>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004ca0:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004ca2:	0c65      	lsrs	r5, r4, #17
 8004ca4:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004ca8:	b120      	cbz	r0, 8004cb4 <HAL_ADCEx_InjectedConfigChannel+0x128>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004caa:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004cac:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004cb0:	4330      	orrs	r0, r6
 8004cb2:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004cb4:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004cb6:	4e88      	ldr	r6, [pc, #544]	@ (8004ed8 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8004cb8:	4030      	ands	r0, r6
 8004cba:	4328      	orrs	r0, r5
 8004cbc:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004cbe:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004cc0:	6655      	str	r5, [r2, #100]	@ 0x64
 8004cc2:	0700      	lsls	r0, r0, #28
 8004cc4:	d4a4      	bmi.n	8004c10 <HAL_ADCEx_InjectedConfigChannel+0x84>
 8004cc6:	e792      	b.n	8004bee <HAL_ADCEx_InjectedConfigChannel+0x62>
 8004cc8:	689d      	ldr	r5, [r3, #8]
 8004cca:	072f      	lsls	r7, r5, #28
 8004ccc:	d4a6      	bmi.n	8004c1c <HAL_ADCEx_InjectedConfigChannel+0x90>
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004cce:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004cd0:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004cd4:	2d00      	cmp	r5, #0
 8004cd6:	f040 80a6 	bne.w	8004e26 <HAL_ADCEx_InjectedConfigChannel+0x29a>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004cda:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004cdc:	68d8      	ldr	r0, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004cde:	f000 819b 	beq.w	8005018 <HAL_ADCEx_InjectedConfigChannel+0x48c>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004ce2:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8004ce6:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ce8:	2000      	movs	r0, #0
    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004cea:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 8004cee:	2d01      	cmp	r5, #1
 8004cf0:	f000 8185 	beq.w	8004ffe <HAL_ADCEx_InjectedConfigChannel+0x472>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004cf4:	691d      	ldr	r5, [r3, #16]
 8004cf6:	f025 0502 	bic.w	r5, r5, #2
 8004cfa:	611d      	str	r5, [r3, #16]
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004cfc:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 8004cfe:	f3c4 5704 	ubfx	r7, r4, #20, #5
 8004d02:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d04:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 8004d06:	40bd      	lsls	r5, r7
 8004d08:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d0c:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 8004d10:	ea6f 0505 	mvn.w	r5, r5
 8004d14:	f000 8169 	beq.w	8004fea <HAL_ADCEx_InjectedConfigChannel+0x45e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004d18:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8004d1c:	40be      	lsls	r6, r7
 8004d1e:	f85c 7004 	ldr.w	r7, [ip, r4]
 8004d22:	403d      	ands	r5, r7
 8004d24:	4335      	orrs	r5, r6
 8004d26:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004d2a:	695c      	ldr	r4, [r3, #20]
 8004d2c:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004d30:	615c      	str	r4, [r3, #20]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004d32:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004d34:	680c      	ldr	r4, [r1, #0]
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004d36:	694d      	ldr	r5, [r1, #20]
 8004d38:	68de      	ldr	r6, [r3, #12]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004d3a:	2f04      	cmp	r7, #4
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004d3c:	46a4      	mov	ip, r4
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004d3e:	f000 810c 	beq.w	8004f5a <HAL_ADCEx_InjectedConfigChannel+0x3ce>
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004d42:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8004d46:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8004d48:	f004 4cf8 	and.w	ip, r4, #2080374784	@ 0x7c000000
 8004d4c:	fa05 f406 	lsl.w	r4, r5, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d50:	f103 0560 	add.w	r5, r3, #96	@ 0x60
  MODIFY_REG(*preg,
 8004d54:	4e61      	ldr	r6, [pc, #388]	@ (8004edc <HAL_ADCEx_InjectedConfigChannel+0x350>)
 8004d56:	f855 e027 	ldr.w	lr, [r5, r7, lsl #2]
 8004d5a:	ea0e 0606 	and.w	r6, lr, r6
 8004d5e:	ea46 060c 	orr.w	r6, r6, ip
 8004d62:	4334      	orrs	r4, r6
 8004d64:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004d68:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d6c:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8004d6e:	698e      	ldr	r6, [r1, #24]
 8004d70:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8004d74:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8004d78:	4334      	orrs	r4, r6
 8004d7a:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d7e:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004d80:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8004d82:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8004d86:	f1a6 0601 	sub.w	r6, r6, #1
 8004d8a:	fab6 f686 	clz	r6, r6
 8004d8e:	0976      	lsrs	r6, r6, #5
 8004d90:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 8004d94:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8004d98:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004d9c:	680c      	ldr	r4, [r1, #0]
}
 8004d9e:	e73d      	b.n	8004c1c <HAL_ADCEx_InjectedConfigChannel+0x90>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004da0:	020d      	lsls	r5, r1, #8
 8004da2:	f53f af75 	bmi.w	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004daa:	f47f af71 	bne.w	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004dae:	4944      	ldr	r1, [pc, #272]	@ (8004ec0 <HAL_ADCEx_InjectedConfigChannel+0x334>)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004db0:	4c4b      	ldr	r4, [pc, #300]	@ (8004ee0 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8004db2:	688b      	ldr	r3, [r1, #8]
 8004db4:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004db8:	433b      	orrs	r3, r7
 8004dba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004dbe:	608b      	str	r3, [r1, #8]
 8004dc0:	6823      	ldr	r3, [r4, #0]
 8004dc2:	4948      	ldr	r1, [pc, #288]	@ (8004ee4 <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8004dc4:	099b      	lsrs	r3, r3, #6
 8004dc6:	fba1 1303 	umull	r1, r3, r1, r3
 8004dca:	099b      	lsrs	r3, r3, #6
 8004dcc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004dd4:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004dd6:	9b01      	ldr	r3, [sp, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f43f af59 	beq.w	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
          wait_loop_index--;
 8004dde:	9b01      	ldr	r3, [sp, #4]
 8004de0:	3b01      	subs	r3, #1
 8004de2:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004de4:	9b01      	ldr	r3, [sp, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1f9      	bne.n	8004dde <HAL_ADCEx_InjectedConfigChannel+0x252>
 8004dea:	e751      	b.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
      MODIFY_REG(hadc->Instance->CFGR,
 8004dec:	68dd      	ldr	r5, [r3, #12]
 8004dee:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004df2:	4328      	orrs	r0, r5
 8004df4:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004df6:	6898      	ldr	r0, [r3, #8]
 8004df8:	f010 0004 	ands.w	r0, r0, #4
 8004dfc:	f43f af64 	beq.w	8004cc8 <HAL_ADCEx_InjectedConfigChannel+0x13c>
 8004e00:	e70a      	b.n	8004c18 <HAL_ADCEx_InjectedConfigChannel+0x8c>
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004e02:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 8004e04:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004e06:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 8004e08:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004e0a:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004e0c:	2f00      	cmp	r7, #0
 8004e0e:	f47f aeeb 	bne.w	8004be8 <HAL_ADCEx_InjectedConfigChannel+0x5c>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004e12:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004e14:	4e30      	ldr	r6, [pc, #192]	@ (8004ed8 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8004e16:	4030      	ands	r0, r6
 8004e18:	4328      	orrs	r0, r5
 8004e1a:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004e1c:	6898      	ldr	r0, [r3, #8]
 8004e1e:	0700      	lsls	r0, r0, #28
 8004e20:	f53f aef6 	bmi.w	8004c10 <HAL_ADCEx_InjectedConfigChannel+0x84>
 8004e24:	e6e3      	b.n	8004bee <HAL_ADCEx_InjectedConfigChannel+0x62>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004e26:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8004e28:	2d00      	cmp	r5, #0
 8004e2a:	f43f af56 	beq.w	8004cda <HAL_ADCEx_InjectedConfigChannel+0x14e>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004e2e:	2801      	cmp	r0, #1
 8004e30:	f000 8118 	beq.w	8005064 <HAL_ADCEx_InjectedConfigChannel+0x4d8>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004e34:	68d8      	ldr	r0, [r3, #12]
 8004e36:	e754      	b.n	8004ce2 <HAL_ADCEx_InjectedConfigChannel+0x156>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e38:	f1be 0f00 	cmp.w	lr, #0
 8004e3c:	d154      	bne.n	8004ee8 <HAL_ADCEx_InjectedConfigChannel+0x35c>
 8004e3e:	0ea4      	lsrs	r4, r4, #26
 8004e40:	3401      	adds	r4, #1
 8004e42:	f004 061f 	and.w	r6, r4, #31
 8004e46:	2501      	movs	r5, #1
 8004e48:	06a4      	lsls	r4, r4, #26
 8004e4a:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 8004e4e:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e50:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e52:	ea45 0504 	orr.w	r5, r5, r4
 8004e56:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e5a:	f200 80fe 	bhi.w	800505a <HAL_ADCEx_InjectedConfigChannel+0x4ce>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e5e:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e60:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004e62:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 8004e64:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004e66:	f006 0604 	and.w	r6, r6, #4
 8004e6a:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004e6e:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8004e72:	fa05 fc04 	lsl.w	ip, r5, r4
 8004e76:	f04f 0e07 	mov.w	lr, #7
 8004e7a:	59bd      	ldr	r5, [r7, r6]
 8004e7c:	fa0e f404 	lsl.w	r4, lr, r4
 8004e80:	ea25 0404 	bic.w	r4, r5, r4
 8004e84:	ea44 040c 	orr.w	r4, r4, ip
 8004e88:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004e8a:	680c      	ldr	r4, [r1, #0]
}
 8004e8c:	e6de      	b.n	8004c4c <HAL_ADCEx_InjectedConfigChannel+0xc0>
  __HAL_LOCK(hadc);
 8004e8e:	2002      	movs	r0, #2
}
 8004e90:	b003      	add	sp, #12
 8004e92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004e96:	01cc      	lsls	r4, r1, #7
 8004e98:	f53f aefa 	bmi.w	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e9c:	490d      	ldr	r1, [pc, #52]	@ (8004ed4 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004e9e:	428b      	cmp	r3, r1
 8004ea0:	f43f aef6 	beq.w	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004ea4:	68b3      	ldr	r3, [r6, #8]
 8004ea6:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004eaa:	433b      	orrs	r3, r7
 8004eac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004eb0:	60b3      	str	r3, [r6, #8]
}
 8004eb2:	e6ed      	b.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x104>
 8004eb4:	0007ffff 	.word	0x0007ffff
 8004eb8:	407f0000 	.word	0x407f0000
 8004ebc:	80080000 	.word	0x80080000
 8004ec0:	50000300 	.word	0x50000300
 8004ec4:	c3210000 	.word	0xc3210000
 8004ec8:	90c00010 	.word	0x90c00010
 8004ecc:	c7520000 	.word	0xc7520000
 8004ed0:	cb840000 	.word	0xcb840000
 8004ed4:	50000100 	.word	0x50000100
 8004ed8:	04104000 	.word	0x04104000
 8004edc:	03fff000 	.word	0x03fff000
 8004ee0:	200004e0 	.word	0x200004e0
 8004ee4:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee8:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004eec:	2d00      	cmp	r5, #0
 8004eee:	f000 80be 	beq.w	800506e <HAL_ADCEx_InjectedConfigChannel+0x4e2>
  return __builtin_clz(value);
 8004ef2:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ef6:	3501      	adds	r5, #1
 8004ef8:	f005 051f 	and.w	r5, r5, #31
 8004efc:	2d09      	cmp	r5, #9
 8004efe:	f240 80b6 	bls.w	800506e <HAL_ADCEx_InjectedConfigChannel+0x4e2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f02:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004f06:	2d00      	cmp	r5, #0
 8004f08:	f000 812b 	beq.w	8005162 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 8004f0c:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f10:	3501      	adds	r5, #1
 8004f12:	06ad      	lsls	r5, r5, #26
 8004f14:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f18:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004f1c:	2e00      	cmp	r6, #0
 8004f1e:	f000 811e 	beq.w	800515e <HAL_ADCEx_InjectedConfigChannel+0x5d2>
  return __builtin_clz(value);
 8004f22:	fab6 f686 	clz	r6, r6
 8004f26:	3601      	adds	r6, #1
 8004f28:	f006 061f 	and.w	r6, r6, #31
 8004f2c:	2701      	movs	r7, #1
 8004f2e:	fa07 f606 	lsl.w	r6, r7, r6
 8004f32:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f34:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004f38:	2c00      	cmp	r4, #0
 8004f3a:	f000 8109 	beq.w	8005150 <HAL_ADCEx_InjectedConfigChannel+0x5c4>
  return __builtin_clz(value);
 8004f3e:	fab4 f484 	clz	r4, r4
 8004f42:	1c66      	adds	r6, r4, #1
 8004f44:	f006 061f 	and.w	r6, r6, #31
 8004f48:	2403      	movs	r4, #3
 8004f4a:	f06f 071d 	mvn.w	r7, #29
 8004f4e:	fb14 7406 	smlabb	r4, r4, r6, r7
 8004f52:	0524      	lsls	r4, r4, #20
 8004f54:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8004f58:	e782      	b.n	8004e60 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004f5a:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 8004f5c:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004f5e:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004f62:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004f66:	2e00      	cmp	r6, #0
 8004f68:	d05a      	beq.n	8005020 <HAL_ADCEx_InjectedConfigChannel+0x494>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6a:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004f6e:	b126      	cbz	r6, 8004f7a <HAL_ADCEx_InjectedConfigChannel+0x3ee>
  return __builtin_clz(value);
 8004f70:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004f74:	42b5      	cmp	r5, r6
 8004f76:	f000 80ce 	beq.w	8005116 <HAL_ADCEx_InjectedConfigChannel+0x58a>
 8004f7a:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 8004f7c:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f7e:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f82:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004f86:	f103 0864 	add.w	r8, r3, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f8a:	fa9c f7ac 	rbit	r7, ip
 8004f8e:	f105 0e08 	add.w	lr, r5, #8
 8004f92:	46f1      	mov	r9, lr
  if (value == 0U)
 8004f94:	2f00      	cmp	r7, #0
 8004f96:	f000 80dd 	beq.w	8005154 <HAL_ADCEx_InjectedConfigChannel+0x5c8>
  return __builtin_clz(value);
 8004f9a:	fab7 f787 	clz	r7, r7
 8004f9e:	42b7      	cmp	r7, r6
 8004fa0:	f000 80a3 	beq.w	80050ea <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004fa4:	f8de 6000 	ldr.w	r6, [lr]
 8004fa8:	f8de 6000 	ldr.w	r6, [lr]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fac:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb0:	fa9c f8ac 	rbit	r8, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fb4:	f105 070c 	add.w	r7, r5, #12
 8004fb8:	46b9      	mov	r9, r7
  if (value == 0U)
 8004fba:	f1b8 0f00 	cmp.w	r8, #0
 8004fbe:	f000 80d3 	beq.w	8005168 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
  return __builtin_clz(value);
 8004fc2:	fab8 f888 	clz	r8, r8
 8004fc6:	45b0      	cmp	r8, r6
 8004fc8:	d077      	beq.n	80050ba <HAL_ADCEx_InjectedConfigChannel+0x52e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004fca:	683d      	ldr	r5, [r7, #0]
 8004fcc:	683d      	ldr	r5, [r7, #0]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004fce:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd2:	fa9c f6ac 	rbit	r6, ip
  if (value == 0U)
 8004fd6:	2e00      	cmp	r6, #0
 8004fd8:	f43f ae20 	beq.w	8004c1c <HAL_ADCEx_InjectedConfigChannel+0x90>
  return __builtin_clz(value);
 8004fdc:	fab6 f486 	clz	r4, r6
 8004fe0:	42ac      	cmp	r4, r5
 8004fe2:	f000 80af 	beq.w	8005144 <HAL_ADCEx_InjectedConfigChannel+0x5b8>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004fe6:	4664      	mov	r4, ip
 8004fe8:	e618      	b.n	8004c1c <HAL_ADCEx_InjectedConfigChannel+0x90>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004fea:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004fee:	593e      	ldr	r6, [r7, r4]
 8004ff0:	4035      	ands	r5, r6
 8004ff2:	513d      	str	r5, [r7, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004ff4:	695c      	ldr	r4, [r3, #20]
 8004ff6:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004ffa:	615c      	str	r4, [r3, #20]
}
 8004ffc:	e699      	b.n	8004d32 <HAL_ADCEx_InjectedConfigChannel+0x1a6>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004ffe:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 8005002:	691e      	ldr	r6, [r3, #16]
 8005004:	433d      	orrs	r5, r7
 8005006:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 800500a:	4335      	orrs	r5, r6
 800500c:	f045 0502 	orr.w	r5, r5, #2
 8005010:	611d      	str	r5, [r3, #16]
 8005012:	e673      	b.n	8004cfc <HAL_ADCEx_InjectedConfigChannel+0x170>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8005014:	4628      	mov	r0, r5
 8005016:	e5e4      	b.n	8004be2 <HAL_ADCEx_InjectedConfigChannel+0x56>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005018:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 800501c:	60d8      	str	r0, [r3, #12]
 800501e:	e663      	b.n	8004ce8 <HAL_ADCEx_InjectedConfigChannel+0x15c>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005020:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005024:	42a5      	cmp	r5, r4
 8005026:	d076      	beq.n	8005116 <HAL_ADCEx_InjectedConfigChannel+0x58a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005028:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
 800502a:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800502c:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005030:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005034:	f103 0864 	add.w	r8, r3, #100	@ 0x64
 8005038:	42a6      	cmp	r6, r4
 800503a:	d054      	beq.n	80050e6 <HAL_ADCEx_InjectedConfigChannel+0x55a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800503c:	68ae      	ldr	r6, [r5, #8]
 800503e:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005040:	f105 0e08 	add.w	lr, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005044:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005048:	42a6      	cmp	r6, r4
 800504a:	d034      	beq.n	80050b6 <HAL_ADCEx_InjectedConfigChannel+0x52a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800504c:	68ee      	ldr	r6, [r5, #12]
 800504e:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005050:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005054:	f3c6 6584 	ubfx	r5, r6, #26, #5
 8005058:	e7c2      	b.n	8004fe0 <HAL_ADCEx_InjectedConfigChannel+0x454>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800505a:	3c1e      	subs	r4, #30
 800505c:	0524      	lsls	r4, r4, #20
 800505e:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8005062:	e6fd      	b.n	8004e60 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005064:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 8005066:	f045 0520 	orr.w	r5, r5, #32
 800506a:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 800506c:	e63d      	b.n	8004cea <HAL_ADCEx_InjectedConfigChannel+0x15e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800506e:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8005072:	2d00      	cmp	r5, #0
 8005074:	f000 8082 	beq.w	800517c <HAL_ADCEx_InjectedConfigChannel+0x5f0>
  return __builtin_clz(value);
 8005078:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800507c:	3501      	adds	r5, #1
 800507e:	06ad      	lsls	r5, r5, #26
 8005080:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005084:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005088:	2e00      	cmp	r6, #0
 800508a:	d075      	beq.n	8005178 <HAL_ADCEx_InjectedConfigChannel+0x5ec>
  return __builtin_clz(value);
 800508c:	fab6 f686 	clz	r6, r6
 8005090:	3601      	adds	r6, #1
 8005092:	f006 061f 	and.w	r6, r6, #31
 8005096:	2701      	movs	r7, #1
 8005098:	fa07 f606 	lsl.w	r6, r7, r6
 800509c:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509e:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80050a2:	2c00      	cmp	r4, #0
 80050a4:	d065      	beq.n	8005172 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
  return __builtin_clz(value);
 80050a6:	fab4 f484 	clz	r4, r4
 80050aa:	3401      	adds	r4, #1
 80050ac:	f004 041f 	and.w	r4, r4, #31
 80050b0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80050b4:	e6d3      	b.n	8004e5e <HAL_ADCEx_InjectedConfigChannel+0x2d2>
 80050b6:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 80050ba:	f8de 4000 	ldr.w	r4, [lr]
 80050be:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80050c2:	f8ce 4000 	str.w	r4, [lr]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80050c6:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80050ca:	68ec      	ldr	r4, [r5, #12]
 80050cc:	68ed      	ldr	r5, [r5, #12]
 80050ce:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050d2:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80050d4:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80050d8:	4664      	mov	r4, ip
 80050da:	2e00      	cmp	r6, #0
 80050dc:	f47f af79 	bne.w	8004fd2 <HAL_ADCEx_InjectedConfigChannel+0x446>
 80050e0:	f3cc 6484 	ubfx	r4, ip, #26, #5
 80050e4:	e77c      	b.n	8004fe0 <HAL_ADCEx_InjectedConfigChannel+0x454>
 80050e6:	f105 0908 	add.w	r9, r5, #8
  MODIFY_REG(*preg,
 80050ea:	f8d8 4000 	ldr.w	r4, [r8]
 80050ee:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80050f2:	f8c8 4000 	str.w	r4, [r8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80050f6:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80050fa:	68ac      	ldr	r4, [r5, #8]
 80050fc:	68ae      	ldr	r6, [r5, #8]
 80050fe:	f3cc 0712 	ubfx	r7, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005102:	46ce      	mov	lr, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005104:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005108:	4664      	mov	r4, ip
 800510a:	2f00      	cmp	r7, #0
 800510c:	f47f af50 	bne.w	8004fb0 <HAL_ADCEx_InjectedConfigChannel+0x424>
 8005110:	f3cc 6484 	ubfx	r4, ip, #26, #5
 8005114:	e798      	b.n	8005048 <HAL_ADCEx_InjectedConfigChannel+0x4bc>
  MODIFY_REG(*preg,
 8005116:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8005118:	461d      	mov	r5, r3
 800511a:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800511e:	f845 4f60 	str.w	r4, [r5, #96]!
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005122:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005126:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 8005128:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 800512a:	f3cc 0712 	ubfx	r7, ip, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800512e:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005132:	f103 0864 	add.w	r8, r3, #100	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005136:	4664      	mov	r4, ip
 8005138:	2f00      	cmp	r7, #0
 800513a:	f47f af26 	bne.w	8004f8a <HAL_ADCEx_InjectedConfigChannel+0x3fe>
 800513e:	f3cc 6484 	ubfx	r4, ip, #26, #5
 8005142:	e779      	b.n	8005038 <HAL_ADCEx_InjectedConfigChannel+0x4ac>
  MODIFY_REG(*preg,
 8005144:	683c      	ldr	r4, [r7, #0]
 8005146:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800514a:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 800514c:	680c      	ldr	r4, [r1, #0]
}
 800514e:	e565      	b.n	8004c1c <HAL_ADCEx_InjectedConfigChannel+0x90>
 8005150:	4c0c      	ldr	r4, [pc, #48]	@ (8005184 <HAL_ADCEx_InjectedConfigChannel+0x5f8>)
 8005152:	e685      	b.n	8004e60 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005154:	68ae      	ldr	r6, [r5, #8]
 8005156:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005158:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800515c:	e728      	b.n	8004fb0 <HAL_ADCEx_InjectedConfigChannel+0x424>
 800515e:	2602      	movs	r6, #2
 8005160:	e6e7      	b.n	8004f32 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
 8005162:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8005166:	e6d7      	b.n	8004f18 <HAL_ADCEx_InjectedConfigChannel+0x38c>
 8005168:	68ee      	ldr	r6, [r5, #12]
 800516a:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800516c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8005170:	e72f      	b.n	8004fd2 <HAL_ADCEx_InjectedConfigChannel+0x446>
 8005172:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 8005176:	e673      	b.n	8004e60 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
 8005178:	2602      	movs	r6, #2
 800517a:	e78f      	b.n	800509c <HAL_ADCEx_InjectedConfigChannel+0x510>
 800517c:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8005180:	e780      	b.n	8005084 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
 8005182:	bf00      	nop
 8005184:	fe500000 	.word	0xfe500000

08005188 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005188:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 800518c:	2a01      	cmp	r2, #1
 800518e:	d045      	beq.n	800521c <HAL_ADCEx_MultiModeConfigChannel+0x94>
{
 8005190:	b4f0      	push	{r4, r5, r6, r7}

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005192:	6804      	ldr	r4, [r0, #0]
{
 8005194:	b09c      	sub	sp, #112	@ 0x70
 8005196:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005198:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800519a:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800519c:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80051a0:	9218      	str	r2, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 80051a2:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80051a6:	9219      	str	r2, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80051a8:	d008      	beq.n	80051bc <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051aa:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80051ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051b0:	f041 0120 	orr.w	r1, r1, #32
 80051b4:	65d9      	str	r1, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80051b6:	b01c      	add	sp, #112	@ 0x70
 80051b8:	bcf0      	pop	{r4, r5, r6, r7}
 80051ba:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80051bc:	4a22      	ldr	r2, [pc, #136]	@ (8005248 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80051be:	6890      	ldr	r0, [r2, #8]
 80051c0:	0740      	lsls	r0, r0, #29
 80051c2:	d50b      	bpl.n	80051dc <HAL_ADCEx_MultiModeConfigChannel+0x54>
 80051c4:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80051c8:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 80051cc:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 80051d6:	b01c      	add	sp, #112	@ 0x70
 80051d8:	bcf0      	pop	{r4, r5, r6, r7}
 80051da:	4770      	bx	lr
 80051dc:	68a0      	ldr	r0, [r4, #8]
 80051de:	0745      	lsls	r5, r0, #29
 80051e0:	d4f1      	bmi.n	80051c6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80051e2:	680d      	ldr	r5, [r1, #0]
 80051e4:	b1e5      	cbz	r5, 8005220 <HAL_ADCEx_MultiModeConfigChannel+0x98>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80051e6:	4e19      	ldr	r6, [pc, #100]	@ (800524c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 80051e8:	684f      	ldr	r7, [r1, #4]
 80051ea:	68b0      	ldr	r0, [r6, #8]
 80051ec:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 80051f0:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 80051f4:	4338      	orrs	r0, r7
 80051f6:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 80051fa:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051fc:	68a0      	ldr	r0, [r4, #8]
 80051fe:	6892      	ldr	r2, [r2, #8]
 8005200:	07c0      	lsls	r0, r0, #31
 8005202:	d41e      	bmi.n	8005242 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8005204:	07d7      	lsls	r7, r2, #31
 8005206:	d41c      	bmi.n	8005242 <HAL_ADCEx_MultiModeConfigChannel+0xba>
        MODIFY_REG(tmpADC_Common->CCR,
 8005208:	68b2      	ldr	r2, [r6, #8]
 800520a:	6889      	ldr	r1, [r1, #8]
 800520c:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8005210:	430d      	orrs	r5, r1
 8005212:	f022 020f 	bic.w	r2, r2, #15
 8005216:	4315      	orrs	r5, r2
 8005218:	60b5      	str	r5, [r6, #8]
 800521a:	e012      	b.n	8005242 <HAL_ADCEx_MultiModeConfigChannel+0xba>
  __HAL_LOCK(hadc);
 800521c:	2002      	movs	r0, #2
}
 800521e:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005220:	480a      	ldr	r0, [pc, #40]	@ (800524c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8005222:	6881      	ldr	r1, [r0, #8]
 8005224:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005228:	6081      	str	r1, [r0, #8]
 800522a:	68a1      	ldr	r1, [r4, #8]
 800522c:	6892      	ldr	r2, [r2, #8]
 800522e:	07cd      	lsls	r5, r1, #31
 8005230:	d407      	bmi.n	8005242 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8005232:	07d4      	lsls	r4, r2, #31
 8005234:	d405      	bmi.n	8005242 <HAL_ADCEx_MultiModeConfigChannel+0xba>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005236:	6882      	ldr	r2, [r0, #8]
 8005238:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 800523c:	f022 020f 	bic.w	r2, r2, #15
 8005240:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005242:	2000      	movs	r0, #0
 8005244:	e7c4      	b.n	80051d0 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 8005246:	bf00      	nop
 8005248:	50000100 	.word	0x50000100
 800524c:	50000300 	.word	0x50000300

08005250 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8005250:	b530      	push	{r4, r5, lr}
 8005252:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005254:	2300      	movs	r3, #0
 8005256:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8005258:	2800      	cmp	r0, #0
 800525a:	d051      	beq.n	8005300 <HAL_COMP_Init+0xb0>
  {
    status = HAL_ERROR;
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 800525c:	6802      	ldr	r2, [r0, #0]
 800525e:	6813      	ldr	r3, [r2, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	4604      	mov	r4, r0
 8005264:	db4c      	blt.n	8005300 <HAL_COMP_Init+0xb0>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005266:	7f43      	ldrb	r3, [r0, #29]
 8005268:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 800526c:	2b00      	cmp	r3, #0
 800526e:	d073      	beq.n	8005358 <HAL_COMP_Init+0x108>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 8005270:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
               | hcomp->Init.BlankingSrce
 8005274:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8005276:	6815      	ldr	r5, [r2, #0]
               | hcomp->Init.InputPlus
 8005278:	4303      	orrs	r3, r0
               | hcomp->Init.BlankingSrce
 800527a:	430b      	orrs	r3, r1
               | hcomp->Init.Hysteresis
 800527c:	68e1      	ldr	r1, [r4, #12]
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800527e:	6810      	ldr	r0, [r2, #0]
               | hcomp->Init.Hysteresis
 8005280:	430b      	orrs	r3, r1
    tmp_csr = (hcomp->Init.InputMinus
 8005282:	6921      	ldr	r1, [r4, #16]
 8005284:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CSR,
 8005286:	493c      	ldr	r1, [pc, #240]	@ (8005378 <HAL_COMP_Init+0x128>)
 8005288:	4001      	ands	r1, r0
 800528a:	430b      	orrs	r3, r1
 800528c:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800528e:	6813      	ldr	r3, [r2, #0]
 8005290:	021b      	lsls	r3, r3, #8
 8005292:	d501      	bpl.n	8005298 <HAL_COMP_Init+0x48>
 8005294:	022d      	lsls	r5, r5, #8
 8005296:	d549      	bpl.n	800532c <HAL_COMP_Init+0xdc>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005298:	4b38      	ldr	r3, [pc, #224]	@ (800537c <HAL_COMP_Init+0x12c>)
 800529a:	429a      	cmp	r2, r3
 800529c:	d062      	beq.n	8005364 <HAL_COMP_Init+0x114>
 800529e:	4b38      	ldr	r3, [pc, #224]	@ (8005380 <HAL_COMP_Init+0x130>)
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d064      	beq.n	800536e <HAL_COMP_Init+0x11e>
 80052a4:	3304      	adds	r3, #4
 80052a6:	429a      	cmp	r2, r3
 80052a8:	bf15      	itete	ne
 80052aa:	f06f 4280 	mvnne.w	r2, #1073741824	@ 0x40000000
 80052ae:	f06f 5200 	mvneq.w	r2, #536870912	@ 0x20000000
 80052b2:	f04f 4180 	movne.w	r1, #1073741824	@ 0x40000000
 80052b6:	f04f 5100 	moveq.w	r1, #536870912	@ 0x20000000

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80052ba:	69a3      	ldr	r3, [r4, #24]
 80052bc:	0798      	lsls	r0, r3, #30
 80052be:	d022      	beq.n	8005306 <HAL_COMP_Init+0xb6>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80052c0:	4d30      	ldr	r5, [pc, #192]	@ (8005384 <HAL_COMP_Init+0x134>)
 80052c2:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80052c4:	f013 0f10 	tst.w	r3, #16
 80052c8:	bf14      	ite	ne
 80052ca:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80052cc:	4010      	andeq	r0, r2
 80052ce:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80052d0:	4d2c      	ldr	r5, [pc, #176]	@ (8005384 <HAL_COMP_Init+0x134>)
 80052d2:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80052d4:	f013 0f20 	tst.w	r3, #32
 80052d8:	bf14      	ite	ne
 80052da:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80052dc:	4010      	andeq	r0, r2
 80052de:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80052e0:	4828      	ldr	r0, [pc, #160]	@ (8005384 <HAL_COMP_Init+0x134>)
 80052e2:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80052e4:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80052e6:	f013 0f02 	tst.w	r3, #2
 80052ea:	bf14      	ite	ne
 80052ec:	430d      	orrne	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80052ee:	4015      	andeq	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80052f0:	07db      	lsls	r3, r3, #31
 80052f2:	6045      	str	r5, [r0, #4]
 80052f4:	d515      	bpl.n	8005322 <HAL_COMP_Init+0xd2>
  SET_BIT(EXTI->IMR1, ExtiLine);
 80052f6:	4b23      	ldr	r3, [pc, #140]	@ (8005384 <HAL_COMP_Init+0x134>)
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	4311      	orrs	r1, r2
 80052fc:	6019      	str	r1, [r3, #0]
}
 80052fe:	e009      	b.n	8005314 <HAL_COMP_Init+0xc4>
    status = HAL_ERROR;
 8005300:	2001      	movs	r0, #1
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 8005302:	b003      	add	sp, #12
 8005304:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005306:	4b1f      	ldr	r3, [pc, #124]	@ (8005384 <HAL_COMP_Init+0x134>)
 8005308:	6859      	ldr	r1, [r3, #4]
 800530a:	4011      	ands	r1, r2
 800530c:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800530e:	6819      	ldr	r1, [r3, #0]
 8005310:	400a      	ands	r2, r1
 8005312:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005314:	7f63      	ldrb	r3, [r4, #29]
 8005316:	b90b      	cbnz	r3, 800531c <HAL_COMP_Init+0xcc>
      hcomp->State = HAL_COMP_STATE_READY;
 8005318:	2301      	movs	r3, #1
 800531a:	7763      	strb	r3, [r4, #29]
  HAL_StatusTypeDef status = HAL_OK;
 800531c:	2000      	movs	r0, #0
}
 800531e:	b003      	add	sp, #12
 8005320:	bd30      	pop	{r4, r5, pc}
 8005322:	4918      	ldr	r1, [pc, #96]	@ (8005384 <HAL_COMP_Init+0x134>)
 8005324:	680b      	ldr	r3, [r1, #0]
 8005326:	4013      	ands	r3, r2
 8005328:	600b      	str	r3, [r1, #0]
}
 800532a:	e7f3      	b.n	8005314 <HAL_COMP_Init+0xc4>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800532c:	4b16      	ldr	r3, [pc, #88]	@ (8005388 <HAL_COMP_Init+0x138>)
 800532e:	4917      	ldr	r1, [pc, #92]	@ (800538c <HAL_COMP_Init+0x13c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	099b      	lsrs	r3, r3, #6
 8005334:	fba1 1303 	umull	r1, r3, r1, r3
 8005338:	099b      	lsrs	r3, r3, #6
 800533a:	3301      	adds	r3, #1
 800533c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8005344:	9b01      	ldr	r3, [sp, #4]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d0a6      	beq.n	8005298 <HAL_COMP_Init+0x48>
        wait_loop_index--;
 800534a:	9b01      	ldr	r3, [sp, #4]
 800534c:	3b01      	subs	r3, #1
 800534e:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8005350:	9b01      	ldr	r3, [sp, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1f9      	bne.n	800534a <HAL_COMP_Init+0xfa>
 8005356:	e79f      	b.n	8005298 <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 8005358:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 800535a:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 800535c:	f7fd fdac 	bl	8002eb8 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8005360:	6822      	ldr	r2, [r4, #0]
 8005362:	e785      	b.n	8005270 <HAL_COMP_Init+0x20>
 8005364:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005368:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800536c:	e7a5      	b.n	80052ba <HAL_COMP_Init+0x6a>
 800536e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005372:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005376:	e7a0      	b.n	80052ba <HAL_COMP_Init+0x6a>
 8005378:	ff007e0f 	.word	0xff007e0f
 800537c:	40010200 	.word	0x40010200
 8005380:	40010204 	.word	0x40010204
 8005384:	40010400 	.word	0x40010400
 8005388:	200004e0 	.word	0x200004e0
 800538c:	053e2d63 	.word	0x053e2d63

08005390 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8005390:	b1b0      	cbz	r0, 80053c0 <HAL_CORDIC_Init+0x30>
{
 8005392:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8005394:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8005398:	4604      	mov	r4, r0
 800539a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800539e:	b153      	cbz	r3, 80053b6 <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80053a0:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 80053a2:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80053a4:	6260      	str	r0, [r4, #36]	@ 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 80053a6:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  hcordic->pInBuff = NULL;
 80053aa:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToOrder = 0U;
 80053ae:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 80053b2:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 80053b4:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 80053b6:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 80053ba:	f7fd fdf1 	bl	8002fa0 <HAL_CORDIC_MspInit>
 80053be:	e7ef      	b.n	80053a0 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 80053c0:	2001      	movs	r0, #1
}
 80053c2:	4770      	bx	lr

080053c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053c4:	4907      	ldr	r1, [pc, #28]	@ (80053e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80053c6:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80053c8:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053ca:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80053ce:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053d2:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80053d4:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80053d6:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80053da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80053de:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	e000ed00 	.word	0xe000ed00

080053e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005458 <HAL_NVIC_SetPriority+0x70>)
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053f0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80053f2:	f1c3 0e07 	rsb	lr, r3, #7
 80053f6:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80053fa:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80053fe:	bf28      	it	cs
 8005400:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005404:	f1bc 0f06 	cmp.w	ip, #6
 8005408:	d91c      	bls.n	8005444 <HAL_NVIC_SetPriority+0x5c>
 800540a:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800540e:	f04f 33ff 	mov.w	r3, #4294967295
 8005412:	fa03 f30c 	lsl.w	r3, r3, ip
 8005416:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800541a:	f04f 33ff 	mov.w	r3, #4294967295
 800541e:	fa03 f30e 	lsl.w	r3, r3, lr
 8005422:	ea21 0303 	bic.w	r3, r1, r3
 8005426:	fa03 f30c 	lsl.w	r3, r3, ip
 800542a:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800542c:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 800542e:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005430:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8005432:	db0a      	blt.n	800544a <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005434:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8005438:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800543c:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005440:	f85d fb04 	ldr.w	pc, [sp], #4
 8005444:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005446:	4694      	mov	ip, r2
 8005448:	e7e7      	b.n	800541a <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800544a:	4a04      	ldr	r2, [pc, #16]	@ (800545c <HAL_NVIC_SetPriority+0x74>)
 800544c:	f000 000f 	and.w	r0, r0, #15
 8005450:	4402      	add	r2, r0
 8005452:	7613      	strb	r3, [r2, #24]
 8005454:	f85d fb04 	ldr.w	pc, [sp], #4
 8005458:	e000ed00 	.word	0xe000ed00
 800545c:	e000ecfc 	.word	0xe000ecfc

08005460 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005460:	2800      	cmp	r0, #0
 8005462:	db07      	blt.n	8005474 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005464:	4a04      	ldr	r2, [pc, #16]	@ (8005478 <HAL_NVIC_EnableIRQ+0x18>)
 8005466:	0941      	lsrs	r1, r0, #5
 8005468:	2301      	movs	r3, #1
 800546a:	f000 001f 	and.w	r0, r0, #31
 800546e:	4083      	lsls	r3, r0
 8005470:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	e000e100 	.word	0xe000e100

0800547c <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 800547c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005480:	4905      	ldr	r1, [pc, #20]	@ (8005498 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005482:	4b06      	ldr	r3, [pc, #24]	@ (800549c <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005484:	68ca      	ldr	r2, [r1, #12]
 8005486:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800548a:	4313      	orrs	r3, r2
 800548c:	60cb      	str	r3, [r1, #12]
 800548e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005492:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8005494:	e7fd      	b.n	8005492 <HAL_NVIC_SystemReset+0x16>
 8005496:	bf00      	nop
 8005498:	e000ed00 	.word	0xe000ed00
 800549c:	05fa0004 	.word	0x05fa0004

080054a0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80054a0:	3801      	subs	r0, #1
 80054a2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80054a6:	d301      	bcc.n	80054ac <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80054a8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80054aa:	4770      	bx	lr
{
 80054ac:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80054ae:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054b2:	4c07      	ldr	r4, [pc, #28]	@ (80054d0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80054b4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054b6:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 80054ba:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80054be:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054c0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80054c2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80054c4:	619a      	str	r2, [r3, #24]
}
 80054c6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054ca:	6119      	str	r1, [r3, #16]
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	e000ed00 	.word	0xe000ed00

080054d4 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop

080054d8 <HAL_SYSTICK_IRQHandler>:
{
 80054d8:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80054da:	f7ff fffb 	bl	80054d4 <HAL_SYSTICK_Callback>
}
 80054de:	bd08      	pop	{r3, pc}

080054e0 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80054e0:	b188      	cbz	r0, 8005506 <HAL_DAC_Init+0x26>
{
 80054e2:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80054e4:	7903      	ldrb	r3, [r0, #4]
 80054e6:	4604      	mov	r4, r0
 80054e8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80054ec:	b13b      	cbz	r3, 80054fe <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80054ee:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80054f0:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80054f2:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80054f4:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80054f6:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80054f8:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80054fa:	4618      	mov	r0, r3
}
 80054fc:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80054fe:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005500:	f7fd fd64 	bl	8002fcc <HAL_DAC_MspInit>
 8005504:	e7f3      	b.n	80054ee <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8005506:	2001      	movs	r0, #1
}
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop

0800550c <HAL_DAC_ConfigChannel>:
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800550c:	2800      	cmp	r0, #0
 800550e:	f000 80c2 	beq.w	8005696 <HAL_DAC_ConfigChannel+0x18a>
{
 8005512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005516:	460f      	mov	r7, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8005518:	2900      	cmp	r1, #0
 800551a:	f000 80be 	beq.w	800569a <HAL_DAC_ConfigChannel+0x18e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800551e:	7943      	ldrb	r3, [r0, #5]
 8005520:	2b01      	cmp	r3, #1
 8005522:	4605      	mov	r5, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005524:	6888      	ldr	r0, [r1, #8]
  __HAL_LOCK(hdac);
 8005526:	f000 80c7 	beq.w	80056b8 <HAL_DAC_ConfigChannel+0x1ac>
 800552a:	2301      	movs	r3, #1
 800552c:	716b      	strb	r3, [r5, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800552e:	2804      	cmp	r0, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 8005530:	f04f 0302 	mov.w	r3, #2
 8005534:	4616      	mov	r6, r2
 8005536:	712b      	strb	r3, [r5, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005538:	d06f      	beq.n	800561a <HAL_DAC_ConfigChannel+0x10e>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800553a:	682b      	ldr	r3, [r5, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800553c:	f002 0610 	and.w	r6, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005540:	69fa      	ldr	r2, [r7, #28]
 8005542:	2a01      	cmp	r2, #1
 8005544:	d108      	bne.n	8005558 <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 = hdac->Instance->CCR;
 8005546:	6b99      	ldr	r1, [r3, #56]	@ 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005548:	6a3a      	ldr	r2, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800554a:	241f      	movs	r4, #31
 800554c:	40b4      	lsls	r4, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800554e:	40b2      	lsls	r2, r6
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005550:	ea21 0104 	bic.w	r1, r1, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005554:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005556:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005558:	69b9      	ldr	r1, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 800555a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800555c:	f8d7 e014 	ldr.w	lr, [r7, #20]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005560:	2901      	cmp	r1, #1
 8005562:	f000 8095 	beq.w	8005690 <HAL_DAC_ConfigChannel+0x184>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005566:	2902      	cmp	r1, #2
 8005568:	f000 809a 	beq.w	80056a0 <HAL_DAC_ConfigChannel+0x194>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800556c:	fabe fc8e 	clz	ip, lr
 8005570:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005574:	793c      	ldrb	r4, [r7, #4]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005576:	7979      	ldrb	r1, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005578:	f1a4 0401 	sub.w	r4, r4, #1
 800557c:	fab4 f484 	clz	r4, r4
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005580:	f1a1 0101 	sub.w	r1, r1, #1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005584:	0964      	lsrs	r4, r4, #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005586:	fab1 f181 	clz	r1, r1
 800558a:	0949      	lsrs	r1, r1, #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800558c:	0224      	lsls	r4, r4, #8
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800558e:	ea44 2441 	orr.w	r4, r4, r1, lsl #9
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005592:	f240 3107 	movw	r1, #775	@ 0x307
 8005596:	40b1      	lsls	r1, r6
 8005598:	ea22 0801 	bic.w	r8, r2, r1
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800559c:	683a      	ldr	r2, [r7, #0]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800559e:	ea44 040e 	orr.w	r4, r4, lr
 80055a2:	4304      	orrs	r4, r0
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80055a4:	2a02      	cmp	r2, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80055a6:	ea44 040c 	orr.w	r4, r4, ip
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80055aa:	f428 4840 	bic.w	r8, r8, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80055ae:	d07a      	beq.n	80056a6 <HAL_DAC_ConfigChannel+0x19a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80055b0:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80055b4:	40b4      	lsls	r4, r6
 80055b6:	ea44 0408 	orr.w	r4, r4, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80055ba:	63dc      	str	r4, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80055c2:	40b1      	lsls	r1, r6
 80055c4:	ea22 0201 	bic.w	r2, r2, r1
 80055c8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80055ca:	e9d7 1203 	ldrd	r1, r2, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 80055ce:	681c      	ldr	r4, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80055d0:	f640 70fe 	movw	r0, #4094	@ 0xffe
 80055d4:	40b0      	lsls	r0, r6
 80055d6:	ea24 0400 	bic.w	r4, r4, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80055da:	fa01 f006 	lsl.w	r0, r1, r6
 80055de:	4320      	orrs	r0, r4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80055e0:	0192      	lsls	r2, r2, #6
  hdac->Instance->CR = tmpreg1;
 80055e2:	6018      	str	r0, [r3, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80055e4:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80055e8:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 80055ec:	430a      	orrs	r2, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80055ee:	24c0      	movs	r4, #192	@ 0xc0
 80055f0:	6819      	ldr	r1, [r3, #0]
 80055f2:	40b4      	lsls	r4, r6
 80055f4:	ea21 0104 	bic.w	r1, r1, r4
 80055f8:	6019      	str	r1, [r3, #0]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80055fa:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 80055fc:	f640 700f 	movw	r0, #3855	@ 0xf0f
 8005600:	40b0      	lsls	r0, r6
 8005602:	ea21 0100 	bic.w	r1, r1, r0
 8005606:	40b2      	lsls	r2, r6
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005608:	2400      	movs	r4, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800560a:	430a      	orrs	r2, r1
  hdac->State = HAL_DAC_STATE_READY;
 800560c:	2101      	movs	r1, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800560e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Return function status */
  return status;
 8005610:	4620      	mov	r0, r4
  hdac->State = HAL_DAC_STATE_READY;
 8005612:	7129      	strb	r1, [r5, #4]
  __HAL_UNLOCK(hdac);
 8005614:	716c      	strb	r4, [r5, #5]
}
 8005616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 800561a:	f7fe ff4d 	bl	80044b8 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800561e:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005620:	4604      	mov	r4, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005622:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    if (Channel == DAC_CHANNEL_1)
 8005624:	b156      	cbz	r6, 800563c <HAL_DAC_ConfigChannel+0x130>
 8005626:	e018      	b.n	800565a <HAL_DAC_ConfigChannel+0x14e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005628:	f7fe ff46 	bl	80044b8 <HAL_GetTick>
 800562c:	1b00      	subs	r0, r0, r4
 800562e:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005630:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005632:	d902      	bls.n	800563a <HAL_DAC_ConfigChannel+0x12e>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005634:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005636:	0411      	lsls	r1, r2, #16
 8005638:	d448      	bmi.n	80056cc <HAL_DAC_ConfigChannel+0x1c0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800563a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800563c:	0412      	lsls	r2, r2, #16
 800563e:	d4f3      	bmi.n	8005628 <HAL_DAC_ConfigChannel+0x11c>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005642:	641a      	str	r2, [r3, #64]	@ 0x40
 8005644:	e00d      	b.n	8005662 <HAL_DAC_ConfigChannel+0x156>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005646:	f7fe ff37 	bl	80044b8 <HAL_GetTick>
 800564a:	1b00      	subs	r0, r0, r4
 800564c:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800564e:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005650:	d902      	bls.n	8005658 <HAL_DAC_ConfigChannel+0x14c>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005652:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005654:	2a00      	cmp	r2, #0
 8005656:	db39      	blt.n	80056cc <HAL_DAC_ConfigChannel+0x1c0>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005658:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800565a:	2a00      	cmp	r2, #0
 800565c:	dbf3      	blt.n	8005646 <HAL_DAC_ConfigChannel+0x13a>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800565e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005660:	645a      	str	r2, [r3, #68]	@ 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005662:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005664:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005666:	f006 0610 	and.w	r6, r6, #16
 800566a:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 800566e:	40b0      	lsls	r0, r6
 8005670:	40b1      	lsls	r1, r6
 8005672:	ea22 0200 	bic.w	r2, r2, r0
 8005676:	430a      	orrs	r2, r1
 8005678:	649a      	str	r2, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800567a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800567c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800567e:	20ff      	movs	r0, #255	@ 0xff
 8005680:	40b0      	lsls	r0, r6
 8005682:	ea22 0200 	bic.w	r2, r2, r0
 8005686:	40b1      	lsls	r1, r6
 8005688:	430a      	orrs	r2, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800568a:	68b8      	ldr	r0, [r7, #8]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800568c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800568e:	e757      	b.n	8005540 <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 8005690:	f04f 0c00 	mov.w	ip, #0
 8005694:	e76e      	b.n	8005574 <HAL_DAC_ConfigChannel+0x68>
    return HAL_ERROR;
 8005696:	2001      	movs	r0, #1
}
 8005698:	4770      	bx	lr
    return HAL_ERROR;
 800569a:	2001      	movs	r0, #1
}
 800569c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 80056a0:	f04f 0c01 	mov.w	ip, #1
 80056a4:	e766      	b.n	8005574 <HAL_DAC_ConfigChannel+0x68>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80056a6:	f000 fee1 	bl	800646c <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80056aa:	4b0c      	ldr	r3, [pc, #48]	@ (80056dc <HAL_DAC_ConfigChannel+0x1d0>)
 80056ac:	4298      	cmp	r0, r3
 80056ae:	d905      	bls.n	80056bc <HAL_DAC_ConfigChannel+0x1b0>
  hdac->Instance->MCR = tmpreg1;
 80056b0:	682b      	ldr	r3, [r5, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80056b2:	f448 4800 	orr.w	r8, r8, #32768	@ 0x8000
 80056b6:	e77d      	b.n	80055b4 <HAL_DAC_ConfigChannel+0xa8>
  __HAL_LOCK(hdac);
 80056b8:	2002      	movs	r0, #2
 80056ba:	e7ac      	b.n	8005616 <HAL_DAC_ConfigChannel+0x10a>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80056bc:	4a08      	ldr	r2, [pc, #32]	@ (80056e0 <HAL_DAC_ConfigChannel+0x1d4>)
  hdac->Instance->MCR = tmpreg1;
 80056be:	682b      	ldr	r3, [r5, #0]
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80056c0:	4290      	cmp	r0, r2
 80056c2:	f67f af77 	bls.w	80055b4 <HAL_DAC_ConfigChannel+0xa8>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80056c6:	f448 4880 	orr.w	r8, r8, #16384	@ 0x4000
 80056ca:	e773      	b.n	80055b4 <HAL_DAC_ConfigChannel+0xa8>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80056cc:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80056ce:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80056d0:	f043 0308 	orr.w	r3, r3, #8
 80056d4:	612b      	str	r3, [r5, #16]
            return HAL_TIMEOUT;
 80056d6:	2003      	movs	r0, #3
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80056d8:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 80056da:	e79c      	b.n	8005616 <HAL_DAC_ConfigChannel+0x10a>
 80056dc:	09896800 	.word	0x09896800
 80056e0:	04c4b400 	.word	0x04c4b400

080056e4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80056e4:	2800      	cmp	r0, #0
 80056e6:	d076      	beq.n	80057d6 <HAL_DMA_Init+0xf2>
{
 80056e8:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80056ea:	4a3c      	ldr	r2, [pc, #240]	@ (80057dc <HAL_DMA_Init+0xf8>)
 80056ec:	6804      	ldr	r4, [r0, #0]
 80056ee:	4294      	cmp	r4, r2
 80056f0:	4603      	mov	r3, r0
 80056f2:	d95c      	bls.n	80057ae <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80056f4:	493a      	ldr	r1, [pc, #232]	@ (80057e0 <HAL_DMA_Init+0xfc>)
 80056f6:	4a3b      	ldr	r2, [pc, #236]	@ (80057e4 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 80056f8:	483b      	ldr	r0, [pc, #236]	@ (80057e8 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80056fa:	4421      	add	r1, r4
 80056fc:	fba2 2101 	umull	r2, r1, r2, r1
 8005700:	0909      	lsrs	r1, r1, #4
 8005702:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005704:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005706:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8005708:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 800570c:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800570e:	4e35      	ldr	r6, [pc, #212]	@ (80057e4 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005710:	4f36      	ldr	r7, [pc, #216]	@ (80057ec <HAL_DMA_Init+0x108>)
 8005712:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005716:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8005718:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800571a:	4302      	orrs	r2, r0
 800571c:	6958      	ldr	r0, [r3, #20]
 800571e:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005720:	6998      	ldr	r0, [r3, #24]
 8005722:	4302      	orrs	r2, r0
 8005724:	69d8      	ldr	r0, [r3, #28]
 8005726:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005728:	b2e0      	uxtb	r0, r4
 800572a:	3808      	subs	r0, #8
 800572c:	fba6 6000 	umull	r6, r0, r6, r0
  tmp = hdma->Instance->CCR;
 8005730:	6826      	ldr	r6, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005732:	f426 4cff 	bic.w	ip, r6, #32640	@ 0x7f80
          hdma->Init.Mode                | hdma->Init.Priority;
 8005736:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005738:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 800573c:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 800573e:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8005742:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005744:	4e25      	ldr	r6, [pc, #148]	@ (80057dc <HAL_DMA_Init+0xf8>)
 8005746:	4a2a      	ldr	r2, [pc, #168]	@ (80057f0 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005748:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800574c:	42b4      	cmp	r4, r6
 800574e:	bf98      	it	ls
 8005750:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005752:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005756:	2401      	movs	r4, #1
 8005758:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800575c:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800575e:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005762:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005766:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005768:	649e      	str	r6, [r3, #72]	@ 0x48
 800576a:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800576e:	d027      	beq.n	80057c0 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005770:	685e      	ldr	r6, [r3, #4]
 8005772:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005774:	3e01      	subs	r6, #1
 8005776:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005778:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800577c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005780:	d824      	bhi.n	80057cc <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005782:	4a1c      	ldr	r2, [pc, #112]	@ (80057f4 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005784:	481c      	ldr	r0, [pc, #112]	@ (80057f8 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005786:	442a      	add	r2, r5
 8005788:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800578a:	3d01      	subs	r5, #1
 800578c:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800578e:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005790:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005794:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005796:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005798:	4a18      	ldr	r2, [pc, #96]	@ (80057fc <HAL_DMA_Init+0x118>)
 800579a:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800579c:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 800579e:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057a0:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80057a2:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80057a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 80057aa:	bcf0      	pop	{r4, r5, r6, r7}
 80057ac:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80057ae:	4914      	ldr	r1, [pc, #80]	@ (8005800 <HAL_DMA_Init+0x11c>)
 80057b0:	4a0c      	ldr	r2, [pc, #48]	@ (80057e4 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 80057b2:	4814      	ldr	r0, [pc, #80]	@ (8005804 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80057b4:	4421      	add	r1, r4
 80057b6:	fba2 2101 	umull	r2, r1, r2, r1
 80057ba:	0909      	lsrs	r1, r1, #4
 80057bc:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 80057be:	e7a1      	b.n	8005704 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80057c0:	2400      	movs	r4, #0
 80057c2:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80057c4:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80057c8:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 80057cc:	2200      	movs	r2, #0
 80057ce:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80057d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80057d4:	e7e2      	b.n	800579c <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 80057d6:	2001      	movs	r0, #1
}
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	40020407 	.word	0x40020407
 80057e0:	bffdfbf8 	.word	0xbffdfbf8
 80057e4:	cccccccd 	.word	0xcccccccd
 80057e8:	40020400 	.word	0x40020400
 80057ec:	40020800 	.word	0x40020800
 80057f0:	40020820 	.word	0x40020820
 80057f4:	1000823f 	.word	0x1000823f
 80057f8:	40020940 	.word	0x40020940
 80057fc:	40020900 	.word	0x40020900
 8005800:	bffdfff8 	.word	0xbffdfff8
 8005804:	40020000 	.word	0x40020000

08005808 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005808:	680b      	ldr	r3, [r1, #0]
 800580a:	2b00      	cmp	r3, #0
 800580c:	f000 8198 	beq.w	8005b40 <HAL_GPIO_Init+0x338>
{
 8005810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005814:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8005818:	b085      	sub	sp, #20
  uint32_t position = 0x00U;
 800581a:	f04f 0200 	mov.w	r2, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800581e:	f04f 0b01 	mov.w	fp, #1
 8005822:	f000 810d 	beq.w	8005a40 <HAL_GPIO_Init+0x238>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005826:	f8df e34c 	ldr.w	lr, [pc, #844]	@ 8005b74 <HAL_GPIO_Init+0x36c>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800582a:	9300      	str	r3, [sp, #0]
    if (iocurrent != 0x00u)
 800582c:	9b00      	ldr	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800582e:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00u)
 8005832:	ea1c 0a03 	ands.w	sl, ip, r3
 8005836:	d077      	beq.n	8005928 <HAL_GPIO_Init+0x120>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005838:	684d      	ldr	r5, [r1, #4]
 800583a:	f005 0703 	and.w	r7, r5, #3
 800583e:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005840:	2303      	movs	r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005842:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005846:	fa03 f604 	lsl.w	r6, r3, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800584a:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800584e:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005852:	f240 8119 	bls.w	8005a88 <HAL_GPIO_Init+0x280>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005856:	2f03      	cmp	r7, #3
 8005858:	f040 8179 	bne.w	8005b4e <HAL_GPIO_Init+0x346>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800585c:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 8005860:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005862:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005864:	4334      	orrs	r4, r6
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005866:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 800586a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800586c:	d05c      	beq.n	8005928 <HAL_GPIO_Init+0x120>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800586e:	4ebe      	ldr	r6, [pc, #760]	@ (8005b68 <HAL_GPIO_Init+0x360>)
 8005870:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 8005872:	f044 0401 	orr.w	r4, r4, #1
 8005876:	6634      	str	r4, [r6, #96]	@ 0x60
 8005878:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 800587a:	f004 0401 	and.w	r4, r4, #1
 800587e:	9403      	str	r4, [sp, #12]
 8005880:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005882:	f022 0403 	bic.w	r4, r2, #3
 8005886:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800588a:	f002 0703 	and.w	r7, r2, #3
 800588e:	230f      	movs	r3, #15
 8005890:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
 8005894:	00bf      	lsls	r7, r7, #2
 8005896:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800589a:	4bb4      	ldr	r3, [pc, #720]	@ (8005b6c <HAL_GPIO_Init+0x364>)
        temp = SYSCFG->EXTICR[position >> 2U];
 800589c:	68a6      	ldr	r6, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800589e:	4298      	cmp	r0, r3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80058a0:	ea26 060c 	bic.w	r6, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80058a4:	f000 8140 	beq.w	8005b28 <HAL_GPIO_Init+0x320>
 80058a8:	4bb1      	ldr	r3, [pc, #708]	@ (8005b70 <HAL_GPIO_Init+0x368>)
 80058aa:	4298      	cmp	r0, r3
 80058ac:	f000 812d 	beq.w	8005b0a <HAL_GPIO_Init+0x302>
 80058b0:	f8df c2c4 	ldr.w	ip, [pc, #708]	@ 8005b78 <HAL_GPIO_Init+0x370>
 80058b4:	4560      	cmp	r0, ip
 80058b6:	f000 813d 	beq.w	8005b34 <HAL_GPIO_Init+0x32c>
 80058ba:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8005b7c <HAL_GPIO_Init+0x374>
 80058be:	4560      	cmp	r0, ip
 80058c0:	f000 813f 	beq.w	8005b42 <HAL_GPIO_Init+0x33a>
 80058c4:	f8df c2b8 	ldr.w	ip, [pc, #696]	@ 8005b80 <HAL_GPIO_Init+0x378>
 80058c8:	4560      	cmp	r0, ip
 80058ca:	bf0c      	ite	eq
 80058cc:	f04f 0c05 	moveq.w	ip, #5
 80058d0:	f04f 0c06 	movne.w	ip, #6
 80058d4:	fa0c f707 	lsl.w	r7, ip, r7
 80058d8:	433e      	orrs	r6, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058da:	60a6      	str	r6, [r4, #8]
        temp = EXTI->RTSR1;
 80058dc:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
 80058e0:	ea6f 060a 	mvn.w	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80058e4:	02ef      	lsls	r7, r5, #11
        temp &= ~(iocurrent);
 80058e6:	bf54      	ite	pl
 80058e8:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80058ea:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->RTSR1 = temp;
 80058ee:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 80058f2:	f8de 400c 	ldr.w	r4, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80058f6:	02ab      	lsls	r3, r5, #10
        temp &= ~(iocurrent);
 80058f8:	bf54      	ite	pl
 80058fa:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80058fc:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->FTSR1 = temp;
 8005900:	f8ce 400c 	str.w	r4, [lr, #12]

        temp = EXTI->EMR1;
 8005904:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005908:	03af      	lsls	r7, r5, #14
        temp &= ~(iocurrent);
 800590a:	bf54      	ite	pl
 800590c:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800590e:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->EMR1 = temp;
 8005912:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005916:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800591a:	03eb      	lsls	r3, r5, #15
        temp &= ~(iocurrent);
 800591c:	bf54      	ite	pl
 800591e:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8005920:	ea4a 0404 	orrmi.w	r4, sl, r4
        }
        EXTI->IMR1 = temp;
 8005924:	f8ce 4000 	str.w	r4, [lr]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005928:	9b00      	ldr	r3, [sp, #0]
      }
    }

    position++;
 800592a:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800592c:	fa33 f402 	lsrs.w	r4, r3, r2
 8005930:	f47f af7c 	bne.w	800582c <HAL_GPIO_Init+0x24>
  }
}
 8005934:	b005      	add	sp, #20
 8005936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800593a:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800593e:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005940:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005944:	fa06 f807 	lsl.w	r8, r6, r7
 8005948:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 800594c:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8005950:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005954:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005958:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 800595c:	fa0e fe02 	lsl.w	lr, lr, r2
 8005960:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8005964:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8005968:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800596c:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800596e:	ea0a 0808 	and.w	r8, sl, r8
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005972:	fa06 fe07 	lsl.w	lr, r6, r7
 8005976:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800597a:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 800597c:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005980:	d119      	bne.n	80059b6 <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->AFR[position >> 3U];
 8005982:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005986:	690e      	ldr	r6, [r1, #16]
 8005988:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800598c:	f002 0807 	and.w	r8, r2, #7
 8005990:	f10e 4e90 	add.w	lr, lr, #1207959552	@ 0x48000000
 8005994:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005998:	fa06 f608 	lsl.w	r6, r6, r8
        temp = GPIOx->AFR[position >> 3U];
 800599c:	f8de 9020 	ldr.w	r9, [lr, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80059a0:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80059a2:	260f      	movs	r6, #15
 80059a4:	fa06 f808 	lsl.w	r8, r6, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80059a8:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80059aa:	ea29 0908 	bic.w	r9, r9, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80059ae:	ea46 0809 	orr.w	r8, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 80059b2:	f8ce 8020 	str.w	r8, [lr, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059b6:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 80059b8:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80059ba:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059be:	433c      	orrs	r4, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059c0:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80059c4:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059c6:	d036      	beq.n	8005a36 <HAL_GPIO_Init+0x22e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059c8:	4f67      	ldr	r7, [pc, #412]	@ (8005b68 <HAL_GPIO_Init+0x360>)
 80059ca:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 80059cc:	f044 0401 	orr.w	r4, r4, #1
 80059d0:	663c      	str	r4, [r7, #96]	@ 0x60
 80059d2:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 80059d4:	f004 0401 	and.w	r4, r4, #1
 80059d8:	9403      	str	r4, [sp, #12]
 80059da:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80059dc:	f022 0403 	bic.w	r4, r2, #3
 80059e0:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 80059e4:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80059e8:	f002 0703 	and.w	r7, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80059ec:	f8d4 e008 	ldr.w	lr, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80059f0:	260f      	movs	r6, #15
 80059f2:	00bf      	lsls	r7, r7, #2
 80059f4:	fa06 f707 	lsl.w	r7, r6, r7
 80059f8:	ea2e 0707 	bic.w	r7, lr, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059fc:	60a7      	str	r7, [r4, #8]
        temp = EXTI->RTSR1;
 80059fe:	4c5d      	ldr	r4, [pc, #372]	@ (8005b74 <HAL_GPIO_Init+0x36c>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a00:	02ee      	lsls	r6, r5, #11
        temp = EXTI->RTSR1;
 8005a02:	68a4      	ldr	r4, [r4, #8]
        temp &= ~(iocurrent);
 8005a04:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a08:	d47c      	bmi.n	8005b04 <HAL_GPIO_Init+0x2fc>
        temp &= ~(iocurrent);
 8005a0a:	403c      	ands	r4, r7
        EXTI->RTSR1 = temp;
 8005a0c:	4e59      	ldr	r6, [pc, #356]	@ (8005b74 <HAL_GPIO_Init+0x36c>)
 8005a0e:	60b4      	str	r4, [r6, #8]
        temp = EXTI->FTSR1;
 8005a10:	68f4      	ldr	r4, [r6, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a12:	02ae      	lsls	r6, r5, #10
 8005a14:	f100 8085 	bmi.w	8005b22 <HAL_GPIO_Init+0x31a>
        temp &= ~(iocurrent);
 8005a18:	403c      	ands	r4, r7
        EXTI->FTSR1 = temp;
 8005a1a:	4e56      	ldr	r6, [pc, #344]	@ (8005b74 <HAL_GPIO_Init+0x36c>)
 8005a1c:	60f4      	str	r4, [r6, #12]
        temp = EXTI->EMR1;
 8005a1e:	6874      	ldr	r4, [r6, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a20:	03ae      	lsls	r6, r5, #14
 8005a22:	d47b      	bmi.n	8005b1c <HAL_GPIO_Init+0x314>
        temp &= ~(iocurrent);
 8005a24:	403c      	ands	r4, r7
        EXTI->EMR1 = temp;
 8005a26:	4e53      	ldr	r6, [pc, #332]	@ (8005b74 <HAL_GPIO_Init+0x36c>)
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a28:	03ed      	lsls	r5, r5, #15
        EXTI->EMR1 = temp;
 8005a2a:	6074      	str	r4, [r6, #4]
        temp = EXTI->IMR1;
 8005a2c:	6834      	ldr	r4, [r6, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a2e:	d472      	bmi.n	8005b16 <HAL_GPIO_Init+0x30e>
        temp &= ~(iocurrent);
 8005a30:	403c      	ands	r4, r7
        EXTI->IMR1 = temp;
 8005a32:	4d50      	ldr	r5, [pc, #320]	@ (8005b74 <HAL_GPIO_Init+0x36c>)
 8005a34:	602c      	str	r4, [r5, #0]
    position++;
 8005a36:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005a38:	fa33 f402 	lsrs.w	r4, r3, r2
 8005a3c:	f43f af7a 	beq.w	8005934 <HAL_GPIO_Init+0x12c>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005a40:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00u)
 8005a44:	ea13 0c0e 	ands.w	ip, r3, lr
 8005a48:	d0f5      	beq.n	8005a36 <HAL_GPIO_Init+0x22e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a4a:	684d      	ldr	r5, [r1, #4]
 8005a4c:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005a4e:	2603      	movs	r6, #3
 8005a50:	fa06 f807 	lsl.w	r8, r6, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a54:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005a58:	ea6f 0a08 	mvn.w	sl, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005a5c:	f104 38ff 	add.w	r8, r4, #4294967295
 8005a60:	f1b8 0f01 	cmp.w	r8, #1
 8005a64:	f67f af69 	bls.w	800593a <HAL_GPIO_Init+0x132>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a68:	2c03      	cmp	r4, #3
 8005a6a:	d0a4      	beq.n	80059b6 <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->PUPDR;
 8005a6c:	f04f 4890 	mov.w	r8, #1207959552	@ 0x48000000
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a70:	688e      	ldr	r6, [r1, #8]
        temp = GPIOx->PUPDR;
 8005a72:	f8d8 900c 	ldr.w	r9, [r8, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a76:	fa06 fe07 	lsl.w	lr, r6, r7
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a7a:	ea0a 0909 	and.w	r9, sl, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a7e:	ea4e 0e09 	orr.w	lr, lr, r9
        GPIOx->PUPDR = temp;
 8005a82:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a86:	e796      	b.n	80059b6 <HAL_GPIO_Init+0x1ae>
        temp = GPIOx->OSPEEDR;
 8005a88:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a8c:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005a8e:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a92:	fa03 f804 	lsl.w	r8, r3, r4
 8005a96:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8005a9a:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8005a9e:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005aa2:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005aa4:	ea28 080c 	bic.w	r8, r8, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005aa8:	f3c5 1c00 	ubfx	ip, r5, #4, #1
 8005aac:	fa0c fc02 	lsl.w	ip, ip, r2
 8005ab0:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->OTYPER = temp;
 8005ab4:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 8005ab8:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005abc:	fa03 fc04 	lsl.w	ip, r3, r4
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005ac0:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ac4:	ea4c 0c08 	orr.w	ip, ip, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ac8:	2f02      	cmp	r7, #2
        GPIOx->PUPDR = temp;
 8005aca:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ace:	f47f aec5 	bne.w	800585c <HAL_GPIO_Init+0x54>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ad2:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8005ad4:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005ad8:	f002 0c07 	and.w	ip, r2, #7
 8005adc:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8005ae0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ae4:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 8005ae8:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005aec:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005aee:	230f      	movs	r3, #15
 8005af0:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005af4:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005af6:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005afa:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 8005afe:	f8c8 c020 	str.w	ip, [r8, #32]
 8005b02:	e6ab      	b.n	800585c <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 8005b04:	ea44 040c 	orr.w	r4, r4, ip
 8005b08:	e780      	b.n	8005a0c <HAL_GPIO_Init+0x204>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b0a:	f04f 0c02 	mov.w	ip, #2
 8005b0e:	fa0c f707 	lsl.w	r7, ip, r7
 8005b12:	433e      	orrs	r6, r7
 8005b14:	e6e1      	b.n	80058da <HAL_GPIO_Init+0xd2>
          temp |= iocurrent;
 8005b16:	ea4c 0404 	orr.w	r4, ip, r4
 8005b1a:	e78a      	b.n	8005a32 <HAL_GPIO_Init+0x22a>
          temp |= iocurrent;
 8005b1c:	ea44 040c 	orr.w	r4, r4, ip
 8005b20:	e781      	b.n	8005a26 <HAL_GPIO_Init+0x21e>
          temp |= iocurrent;
 8005b22:	ea4c 0404 	orr.w	r4, ip, r4
 8005b26:	e778      	b.n	8005a1a <HAL_GPIO_Init+0x212>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b28:	f04f 0c01 	mov.w	ip, #1
 8005b2c:	fa0c f707 	lsl.w	r7, ip, r7
 8005b30:	433e      	orrs	r6, r7
 8005b32:	e6d2      	b.n	80058da <HAL_GPIO_Init+0xd2>
 8005b34:	f04f 0c03 	mov.w	ip, #3
 8005b38:	fa0c f707 	lsl.w	r7, ip, r7
 8005b3c:	433e      	orrs	r6, r7
 8005b3e:	e6cc      	b.n	80058da <HAL_GPIO_Init+0xd2>
 8005b40:	4770      	bx	lr
 8005b42:	f04f 0c04 	mov.w	ip, #4
 8005b46:	fa0c f707 	lsl.w	r7, ip, r7
 8005b4a:	433e      	orrs	r6, r7
 8005b4c:	e6c5      	b.n	80058da <HAL_GPIO_Init+0xd2>
        temp = GPIOx->PUPDR;
 8005b4e:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b52:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b54:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b58:	fa03 fc04 	lsl.w	ip, r3, r4
 8005b5c:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->PUPDR = temp;
 8005b60:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b64:	e67a      	b.n	800585c <HAL_GPIO_Init+0x54>
 8005b66:	bf00      	nop
 8005b68:	40021000 	.word	0x40021000
 8005b6c:	48000400 	.word	0x48000400
 8005b70:	48000800 	.word	0x48000800
 8005b74:	40010400 	.word	0x40010400
 8005b78:	48000c00 	.word	0x48000c00
 8005b7c:	48001000 	.word	0x48001000
 8005b80:	48001400 	.word	0x48001400

08005b84 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8005b84:	2800      	cmp	r0, #0
 8005b86:	d06f      	beq.n	8005c68 <HAL_OPAMP_Init+0xe4>
{
 8005b88:	b530      	push	{r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005b8a:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8005b8e:	2b05      	cmp	r3, #5
{
 8005b90:	b083      	sub	sp, #12
 8005b92:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005b94:	d056      	beq.n	8005c44 <HAL_OPAMP_Init+0xc0>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8005b96:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d052      	beq.n	8005c44 <HAL_OPAMP_Init+0xc0>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b9e:	4b33      	ldr	r3, [pc, #204]	@ (8005c6c <HAL_OPAMP_Init+0xe8>)
 8005ba0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005ba2:	f042 0201 	orr.w	r2, r2, #1
 8005ba6:	661a      	str	r2, [r3, #96]	@ 0x60
 8005ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	9301      	str	r3, [sp, #4]
 8005bb0:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005bb2:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8005bb6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005bba:	b90b      	cbnz	r3, 8005bc0 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8005bbc:	f880 2039 	strb.w	r2, [r0, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8005bc0:	4620      	mov	r0, r4
 8005bc2:	f7fd fa1d 	bl	8003000 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005bc6:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005bc8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005bca:	f023 0220 	bic.w	r2, r3, #32
 8005bce:	2a40      	cmp	r2, #64	@ 0x40
      MODIFY_REG(hopamp->Instance->CSR,
 8005bd0:	6822      	ldr	r2, [r4, #0]
 8005bd2:	6811      	ldr	r1, [r2, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005bd4:	d039      	beq.n	8005c4a <HAL_OPAMP_Init+0xc6>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8005bd6:	6865      	ldr	r5, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8005bd8:	f021 0110 	bic.w	r1, r1, #16
 8005bdc:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8005bde:	68e0      	ldr	r0, [r4, #12]
      MODIFY_REG(hopamp->Instance->CSR,
 8005be0:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005be2:	432b      	orrs	r3, r5
 8005be4:	4303      	orrs	r3, r0
 8005be6:	6920      	ldr	r0, [r4, #16]
 8005be8:	6811      	ldr	r1, [r2, #0]
 8005bea:	4303      	orrs	r3, r0
 8005bec:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005bee:	4303      	orrs	r3, r0
 8005bf0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8005bf2:	4303      	orrs	r3, r0
 8005bf4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005bf6:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8005bfa:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8005bfc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005c00:	481b      	ldr	r0, [pc, #108]	@ (8005c70 <HAL_OPAMP_Init+0xec>)
 8005c02:	4008      	ands	r0, r1
 8005c04:	7d21      	ldrb	r1, [r4, #20]
 8005c06:	f1a1 0101 	sub.w	r1, r1, #1
 8005c0a:	fab1 f181 	clz	r1, r1
 8005c0e:	4303      	orrs	r3, r0
 8005c10:	0949      	lsrs	r1, r1, #5
 8005c12:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005c16:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8005c18:	6993      	ldr	r3, [r2, #24]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	db09      	blt.n	8005c32 <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8005c1e:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 8005c22:	6991      	ldr	r1, [r2, #24]
 8005c24:	4303      	orrs	r3, r0
 8005c26:	6a20      	ldr	r0, [r4, #32]
 8005c28:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8005c2c:	4303      	orrs	r3, r0
 8005c2e:	430b      	orrs	r3, r1
 8005c30:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005c32:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8005c36:	b913      	cbnz	r3, 8005c3e <HAL_OPAMP_Init+0xba>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8005c3e:	2000      	movs	r0, #0
  }
}
 8005c40:	b003      	add	sp, #12
 8005c42:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005c44:	2001      	movs	r0, #1
}
 8005c46:	b003      	add	sp, #12
 8005c48:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8005c4a:	f021 0110 	bic.w	r1, r1, #16
 8005c4e:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8005c50:	6860      	ldr	r0, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8005c52:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005c54:	4303      	orrs	r3, r0
 8005c56:	6920      	ldr	r0, [r4, #16]
 8005c58:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005c5a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8005c5c:	4303      	orrs	r3, r0
 8005c5e:	430b      	orrs	r3, r1
 8005c60:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005c62:	6811      	ldr	r1, [r2, #0]
 8005c64:	432b      	orrs	r3, r5
 8005c66:	e7c6      	b.n	8005bf6 <HAL_OPAMP_Init+0x72>
    return HAL_ERROR;
 8005c68:	2001      	movs	r0, #1
}
 8005c6a:	4770      	bx	lr
 8005c6c:	40021000 	.word	0x40021000
 8005c70:	e0003e11 	.word	0xe0003e11

08005c74 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c74:	4a35      	ldr	r2, [pc, #212]	@ (8005d4c <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8005c76:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005c78:	b960      	cbnz	r0, 8005c94 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005c7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c82:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c86:	d01b      	beq.n	8005cc0 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005c90:	2000      	movs	r0, #0
}
 8005c92:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c94:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8005c98:	d006      	beq.n	8005ca8 <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005c9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005c9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ca2:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005ca4:	2000      	movs	r0, #0
}
 8005ca6:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ca8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005cac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005cb0:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005cb4:	d029      	beq.n	8005d0a <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cba:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005cbe:	e7f1      	b.n	8005ca4 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005cc8:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005cca:	4821      	ldr	r0, [pc, #132]	@ (8005d50 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005ccc:	4921      	ldr	r1, [pc, #132]	@ (8005d54 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005cce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005cd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005cd6:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005cd8:	6803      	ldr	r3, [r0, #0]
 8005cda:	2032      	movs	r0, #50	@ 0x32
 8005cdc:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ce0:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ce2:	fba1 1303 	umull	r1, r3, r1, r3
 8005ce6:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ce8:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005cea:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005cee:	d506      	bpl.n	8005cfe <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005cf0:	e000      	b.n	8005cf4 <HAL_PWREx_ControlVoltageScaling+0x80>
 8005cf2:	b123      	cbz	r3, 8005cfe <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005cf4:	6951      	ldr	r1, [r2, #20]
 8005cf6:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005cf8:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005cfc:	d4f9      	bmi.n	8005cf2 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005cfe:	4b13      	ldr	r3, [pc, #76]	@ (8005d4c <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	055b      	lsls	r3, r3, #21
 8005d04:	d5ce      	bpl.n	8005ca4 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8005d06:	2003      	movs	r0, #3
 8005d08:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005d0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d0e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d12:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d14:	480e      	ldr	r0, [pc, #56]	@ (8005d50 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005d16:	490f      	ldr	r1, [pc, #60]	@ (8005d54 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005d1c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005d20:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d22:	6803      	ldr	r3, [r0, #0]
 8005d24:	2032      	movs	r0, #50	@ 0x32
 8005d26:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d2a:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d2c:	fba1 1303 	umull	r1, r3, r1, r3
 8005d30:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d32:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d34:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d38:	d5e1      	bpl.n	8005cfe <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005d3a:	e001      	b.n	8005d40 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d0de      	beq.n	8005cfe <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005d40:	6951      	ldr	r1, [r2, #20]
 8005d42:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005d44:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d48:	d5d9      	bpl.n	8005cfe <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005d4a:	e7f7      	b.n	8005d3c <HAL_PWREx_ControlVoltageScaling+0xc8>
 8005d4c:	40007000 	.word	0x40007000
 8005d50:	200004e0 	.word	0x200004e0
 8005d54:	431bde83 	.word	0x431bde83

08005d58 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005d58:	4a02      	ldr	r2, [pc, #8]	@ (8005d64 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005d5a:	6893      	ldr	r3, [r2, #8]
 8005d5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d60:	6093      	str	r3, [r2, #8]
}
 8005d62:	4770      	bx	lr
 8005d64:	40007000 	.word	0x40007000

08005d68 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	f000 81bd 	beq.w	80060e8 <HAL_RCC_OscConfig+0x380>
{
 8005d6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d72:	6803      	ldr	r3, [r0, #0]
 8005d74:	07d9      	lsls	r1, r3, #31
{
 8005d76:	b082      	sub	sp, #8
 8005d78:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d7a:	d512      	bpl.n	8005da2 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d7c:	49a6      	ldr	r1, [pc, #664]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005d7e:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d80:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d82:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005d86:	2a0c      	cmp	r2, #12
 8005d88:	f000 80d0 	beq.w	8005f2c <HAL_RCC_OscConfig+0x1c4>
 8005d8c:	2a08      	cmp	r2, #8
 8005d8e:	f040 80d2 	bne.w	8005f36 <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d92:	4aa1      	ldr	r2, [pc, #644]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	0392      	lsls	r2, r2, #14
 8005d98:	d503      	bpl.n	8005da2 <HAL_RCC_OscConfig+0x3a>
 8005d9a:	6862      	ldr	r2, [r4, #4]
 8005d9c:	2a00      	cmp	r2, #0
 8005d9e:	f000 8137 	beq.w	8006010 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005da2:	079a      	lsls	r2, r3, #30
 8005da4:	d522      	bpl.n	8005dec <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005da6:	4a9c      	ldr	r2, [pc, #624]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005da8:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005daa:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dac:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005db0:	2b0c      	cmp	r3, #12
 8005db2:	f000 80f8 	beq.w	8005fa6 <HAL_RCC_OscConfig+0x23e>
 8005db6:	2b04      	cmp	r3, #4
 8005db8:	f040 80fa 	bne.w	8005fb0 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005dbc:	4b96      	ldr	r3, [pc, #600]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	055b      	lsls	r3, r3, #21
 8005dc2:	d503      	bpl.n	8005dcc <HAL_RCC_OscConfig+0x64>
 8005dc4:	68e3      	ldr	r3, [r4, #12]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	f000 8122 	beq.w	8006010 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dcc:	4a92      	ldr	r2, [pc, #584]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005dce:	6920      	ldr	r0, [r4, #16]
 8005dd0:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005dd2:	4992      	ldr	r1, [pc, #584]	@ (800601c <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dd4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005dd8:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005ddc:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005dde:	6808      	ldr	r0, [r1, #0]
 8005de0:	f7fe fb20 	bl	8004424 <HAL_InitTick>
 8005de4:	2800      	cmp	r0, #0
 8005de6:	f040 8113 	bne.w	8006010 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	071a      	lsls	r2, r3, #28
 8005dee:	d519      	bpl.n	8005e24 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005df0:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005df2:	4d89      	ldr	r5, [pc, #548]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f000 80c2 	beq.w	8005f7e <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 8005dfa:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005dfe:	f043 0301 	orr.w	r3, r3, #1
 8005e02:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e06:	f7fe fb57 	bl	80044b8 <HAL_GetTick>
 8005e0a:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e0c:	e005      	b.n	8005e1a <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e0e:	f7fe fb53 	bl	80044b8 <HAL_GetTick>
 8005e12:	1b80      	subs	r0, r0, r6
 8005e14:	2802      	cmp	r0, #2
 8005e16:	f200 8117 	bhi.w	8006048 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e1a:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005e1e:	079b      	lsls	r3, r3, #30
 8005e20:	d5f5      	bpl.n	8005e0e <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	075d      	lsls	r5, r3, #29
 8005e26:	d541      	bpl.n	8005eac <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005e28:	4b7b      	ldr	r3, [pc, #492]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005e2a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005e2c:	00d0      	lsls	r0, r2, #3
 8005e2e:	f100 810f 	bmi.w	8006050 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e32:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005e34:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005e38:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e40:	9301      	str	r3, [sp, #4]
 8005e42:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005e44:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e46:	4e76      	ldr	r6, [pc, #472]	@ (8006020 <HAL_RCC_OscConfig+0x2b8>)
 8005e48:	6833      	ldr	r3, [r6, #0]
 8005e4a:	05d9      	lsls	r1, r3, #23
 8005e4c:	f140 812e 	bpl.w	80060ac <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e50:	68a3      	ldr	r3, [r4, #8]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	f000 80fe 	beq.w	8006054 <HAL_RCC_OscConfig+0x2ec>
 8005e58:	2b05      	cmp	r3, #5
 8005e5a:	f000 8184 	beq.w	8006166 <HAL_RCC_OscConfig+0x3fe>
 8005e5e:	4e6e      	ldr	r6, [pc, #440]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005e60:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005e64:	f022 0201 	bic.w	r2, r2, #1
 8005e68:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8005e6c:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8005e70:	f022 0204 	bic.w	r2, r2, #4
 8005e74:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f040 80f2 	bne.w	8006062 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e7e:	f7fe fb1b 	bl	80044b8 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e82:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8005e86:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e88:	e005      	b.n	8005e96 <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e8a:	f7fe fb15 	bl	80044b8 <HAL_GetTick>
 8005e8e:	1bc0      	subs	r0, r0, r7
 8005e90:	4540      	cmp	r0, r8
 8005e92:	f200 80d9 	bhi.w	8006048 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e96:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8005e9a:	0799      	lsls	r1, r3, #30
 8005e9c:	d4f5      	bmi.n	8005e8a <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e9e:	b125      	cbz	r5, 8005eaa <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ea0:	4a5d      	ldr	r2, [pc, #372]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005ea2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005ea4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ea8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	069a      	lsls	r2, r3, #26
 8005eae:	d518      	bpl.n	8005ee2 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005eb0:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005eb2:	4d59      	ldr	r5, [pc, #356]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f000 80e5 	beq.w	8006084 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 8005eba:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005ebe:	f043 0301 	orr.w	r3, r3, #1
 8005ec2:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ec6:	f7fe faf7 	bl	80044b8 <HAL_GetTick>
 8005eca:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ecc:	e005      	b.n	8005eda <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ece:	f7fe faf3 	bl	80044b8 <HAL_GetTick>
 8005ed2:	1b80      	subs	r0, r0, r6
 8005ed4:	2802      	cmp	r0, #2
 8005ed6:	f200 80b7 	bhi.w	8006048 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005eda:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8005ede:	079b      	lsls	r3, r3, #30
 8005ee0:	d5f5      	bpl.n	8005ece <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ee2:	69e3      	ldr	r3, [r4, #28]
 8005ee4:	b1f3      	cbz	r3, 8005f24 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ee6:	4d4c      	ldr	r5, [pc, #304]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005ee8:	68aa      	ldr	r2, [r5, #8]
 8005eea:	f002 020c 	and.w	r2, r2, #12
 8005eee:	2a0c      	cmp	r2, #12
 8005ef0:	f000 8147 	beq.w	8006182 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005ef4:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ef6:	682b      	ldr	r3, [r5, #0]
 8005ef8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005efc:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005efe:	f000 80f5 	beq.w	80060ec <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f02:	f7fe fad9 	bl	80044b8 <HAL_GetTick>
 8005f06:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f08:	e005      	b.n	8005f16 <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f0a:	f7fe fad5 	bl	80044b8 <HAL_GetTick>
 8005f0e:	1b00      	subs	r0, r0, r4
 8005f10:	2802      	cmp	r0, #2
 8005f12:	f200 8099 	bhi.w	8006048 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f16:	682b      	ldr	r3, [r5, #0]
 8005f18:	019b      	lsls	r3, r3, #6
 8005f1a:	d4f6      	bmi.n	8005f0a <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005f1c:	68ea      	ldr	r2, [r5, #12]
 8005f1e:	4b41      	ldr	r3, [pc, #260]	@ (8006024 <HAL_RCC_OscConfig+0x2bc>)
 8005f20:	4013      	ands	r3, r2
 8005f22:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8005f24:	2000      	movs	r0, #0
}
 8005f26:	b002      	add	sp, #8
 8005f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f2c:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005f30:	2903      	cmp	r1, #3
 8005f32:	f43f af2e 	beq.w	8005d92 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f36:	6863      	ldr	r3, [r4, #4]
 8005f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f3c:	d055      	beq.n	8005fea <HAL_RCC_OscConfig+0x282>
 8005f3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f42:	f000 80c4 	beq.w	80060ce <HAL_RCC_OscConfig+0x366>
 8005f46:	4d34      	ldr	r5, [pc, #208]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005f48:	682a      	ldr	r2, [r5, #0]
 8005f4a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005f4e:	602a      	str	r2, [r5, #0]
 8005f50:	682a      	ldr	r2, [r5, #0]
 8005f52:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f56:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d14b      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8005f5c:	f7fe faac 	bl	80044b8 <HAL_GetTick>
 8005f60:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f62:	e004      	b.n	8005f6e <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f64:	f7fe faa8 	bl	80044b8 <HAL_GetTick>
 8005f68:	1b80      	subs	r0, r0, r6
 8005f6a:	2864      	cmp	r0, #100	@ 0x64
 8005f6c:	d86c      	bhi.n	8006048 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f6e:	682b      	ldr	r3, [r5, #0]
 8005f70:	0399      	lsls	r1, r3, #14
 8005f72:	d4f7      	bmi.n	8005f64 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	079a      	lsls	r2, r3, #30
 8005f78:	f57f af38 	bpl.w	8005dec <HAL_RCC_OscConfig+0x84>
 8005f7c:	e713      	b.n	8005da6 <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8005f7e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005f82:	f023 0301 	bic.w	r3, r3, #1
 8005f86:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8005f8a:	f7fe fa95 	bl	80044b8 <HAL_GetTick>
 8005f8e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f90:	e004      	b.n	8005f9c <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f92:	f7fe fa91 	bl	80044b8 <HAL_GetTick>
 8005f96:	1b80      	subs	r0, r0, r6
 8005f98:	2802      	cmp	r0, #2
 8005f9a:	d855      	bhi.n	8006048 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f9c:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005fa0:	079f      	lsls	r7, r3, #30
 8005fa2:	d4f6      	bmi.n	8005f92 <HAL_RCC_OscConfig+0x22a>
 8005fa4:	e73d      	b.n	8005e22 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fa6:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005faa:	2a02      	cmp	r2, #2
 8005fac:	f43f af06 	beq.w	8005dbc <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005fb0:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8005fb2:	4d19      	ldr	r5, [pc, #100]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d037      	beq.n	8006028 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 8005fb8:	682b      	ldr	r3, [r5, #0]
 8005fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fbe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005fc0:	f7fe fa7a 	bl	80044b8 <HAL_GetTick>
 8005fc4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fc6:	e004      	b.n	8005fd2 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fc8:	f7fe fa76 	bl	80044b8 <HAL_GetTick>
 8005fcc:	1b80      	subs	r0, r0, r6
 8005fce:	2802      	cmp	r0, #2
 8005fd0:	d83a      	bhi.n	8006048 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fd2:	682b      	ldr	r3, [r5, #0]
 8005fd4:	055f      	lsls	r7, r3, #21
 8005fd6:	d5f7      	bpl.n	8005fc8 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fd8:	686b      	ldr	r3, [r5, #4]
 8005fda:	6922      	ldr	r2, [r4, #16]
 8005fdc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005fe0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005fe4:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fe6:	6823      	ldr	r3, [r4, #0]
 8005fe8:	e700      	b.n	8005dec <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fea:	4a0b      	ldr	r2, [pc, #44]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
 8005fec:	6813      	ldr	r3, [r2, #0]
 8005fee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ff2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005ff4:	f7fe fa60 	bl	80044b8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ff8:	4e07      	ldr	r6, [pc, #28]	@ (8006018 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8005ffa:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ffc:	e004      	b.n	8006008 <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ffe:	f7fe fa5b 	bl	80044b8 <HAL_GetTick>
 8006002:	1b40      	subs	r0, r0, r5
 8006004:	2864      	cmp	r0, #100	@ 0x64
 8006006:	d81f      	bhi.n	8006048 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006008:	6833      	ldr	r3, [r6, #0]
 800600a:	039f      	lsls	r7, r3, #14
 800600c:	d5f7      	bpl.n	8005ffe <HAL_RCC_OscConfig+0x296>
 800600e:	e7b1      	b.n	8005f74 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 8006010:	2001      	movs	r0, #1
}
 8006012:	b002      	add	sp, #8
 8006014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006018:	40021000 	.word	0x40021000
 800601c:	200004e8 	.word	0x200004e8
 8006020:	40007000 	.word	0x40007000
 8006024:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 8006028:	682b      	ldr	r3, [r5, #0]
 800602a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800602e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006030:	f7fe fa42 	bl	80044b8 <HAL_GetTick>
 8006034:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006036:	682b      	ldr	r3, [r5, #0]
 8006038:	0559      	lsls	r1, r3, #21
 800603a:	f57f aed6 	bpl.w	8005dea <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800603e:	f7fe fa3b 	bl	80044b8 <HAL_GetTick>
 8006042:	1b80      	subs	r0, r0, r6
 8006044:	2802      	cmp	r0, #2
 8006046:	d9f6      	bls.n	8006036 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8006048:	2003      	movs	r0, #3
}
 800604a:	b002      	add	sp, #8
 800604c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006050:	2500      	movs	r5, #0
 8006052:	e6f8      	b.n	8005e46 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006054:	4a65      	ldr	r2, [pc, #404]	@ (80061ec <HAL_RCC_OscConfig+0x484>)
 8006056:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800605a:	f043 0301 	orr.w	r3, r3, #1
 800605e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8006062:	f7fe fa29 	bl	80044b8 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006066:	4f61      	ldr	r7, [pc, #388]	@ (80061ec <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 8006068:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800606a:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800606e:	e004      	b.n	800607a <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006070:	f7fe fa22 	bl	80044b8 <HAL_GetTick>
 8006074:	1b80      	subs	r0, r0, r6
 8006076:	4540      	cmp	r0, r8
 8006078:	d8e6      	bhi.n	8006048 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800607a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800607e:	079b      	lsls	r3, r3, #30
 8006080:	d5f6      	bpl.n	8006070 <HAL_RCC_OscConfig+0x308>
 8006082:	e70c      	b.n	8005e9e <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8006084:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8006088:	f023 0301 	bic.w	r3, r3, #1
 800608c:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8006090:	f7fe fa12 	bl	80044b8 <HAL_GetTick>
 8006094:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006096:	e004      	b.n	80060a2 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006098:	f7fe fa0e 	bl	80044b8 <HAL_GetTick>
 800609c:	1b80      	subs	r0, r0, r6
 800609e:	2802      	cmp	r0, #2
 80060a0:	d8d2      	bhi.n	8006048 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80060a2:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80060a6:	079f      	lsls	r7, r3, #30
 80060a8:	d4f6      	bmi.n	8006098 <HAL_RCC_OscConfig+0x330>
 80060aa:	e71a      	b.n	8005ee2 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060ac:	6833      	ldr	r3, [r6, #0]
 80060ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060b2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80060b4:	f7fe fa00 	bl	80044b8 <HAL_GetTick>
 80060b8:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060ba:	6833      	ldr	r3, [r6, #0]
 80060bc:	05da      	lsls	r2, r3, #23
 80060be:	f53f aec7 	bmi.w	8005e50 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060c2:	f7fe f9f9 	bl	80044b8 <HAL_GetTick>
 80060c6:	1bc0      	subs	r0, r0, r7
 80060c8:	2802      	cmp	r0, #2
 80060ca:	d9f6      	bls.n	80060ba <HAL_RCC_OscConfig+0x352>
 80060cc:	e7bc      	b.n	8006048 <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060ce:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80060d2:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80060dc:	601a      	str	r2, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80060e4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060e6:	e785      	b.n	8005ff4 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 80060e8:	2001      	movs	r0, #1
}
 80060ea:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80060ec:	f7fe f9e4 	bl	80044b8 <HAL_GetTick>
 80060f0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060f2:	e004      	b.n	80060fe <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060f4:	f7fe f9e0 	bl	80044b8 <HAL_GetTick>
 80060f8:	1b80      	subs	r0, r0, r6
 80060fa:	2802      	cmp	r0, #2
 80060fc:	d8a4      	bhi.n	8006048 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060fe:	682b      	ldr	r3, [r5, #0]
 8006100:	0199      	lsls	r1, r3, #6
 8006102:	d4f7      	bmi.n	80060f4 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006104:	68e9      	ldr	r1, [r5, #12]
 8006106:	4b3a      	ldr	r3, [pc, #232]	@ (80061f0 <HAL_RCC_OscConfig+0x488>)
 8006108:	6a22      	ldr	r2, [r4, #32]
 800610a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800610c:	400b      	ands	r3, r1
 800610e:	4313      	orrs	r3, r2
 8006110:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 8006114:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006118:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 800611c:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8006120:	3801      	subs	r0, #1
 8006122:	0849      	lsrs	r1, r1, #1
 8006124:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8006128:	3901      	subs	r1, #1
 800612a:	0852      	lsrs	r2, r2, #1
 800612c:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8006130:	3a01      	subs	r2, #1
 8006132:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006136:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8006138:	682b      	ldr	r3, [r5, #0]
 800613a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800613e:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006140:	68eb      	ldr	r3, [r5, #12]
 8006142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006146:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8006148:	f7fe f9b6 	bl	80044b8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800614c:	4d27      	ldr	r5, [pc, #156]	@ (80061ec <HAL_RCC_OscConfig+0x484>)
        tickstart = HAL_GetTick();
 800614e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006150:	e005      	b.n	800615e <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006152:	f7fe f9b1 	bl	80044b8 <HAL_GetTick>
 8006156:	1b00      	subs	r0, r0, r4
 8006158:	2802      	cmp	r0, #2
 800615a:	f63f af75 	bhi.w	8006048 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800615e:	682b      	ldr	r3, [r5, #0]
 8006160:	019a      	lsls	r2, r3, #6
 8006162:	d5f6      	bpl.n	8006152 <HAL_RCC_OscConfig+0x3ea>
 8006164:	e6de      	b.n	8005f24 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006166:	4b21      	ldr	r3, [pc, #132]	@ (80061ec <HAL_RCC_OscConfig+0x484>)
 8006168:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800616c:	f042 0204 	orr.w	r2, r2, #4
 8006170:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8006174:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006178:	f042 0201 	orr.w	r2, r2, #1
 800617c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006180:	e76f      	b.n	8006062 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006182:	2b01      	cmp	r3, #1
 8006184:	f43f af44 	beq.w	8006010 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 8006188:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800618a:	6a22      	ldr	r2, [r4, #32]
 800618c:	f003 0103 	and.w	r1, r3, #3
 8006190:	4291      	cmp	r1, r2
 8006192:	f47f af3d 	bne.w	8006010 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006196:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006198:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800619c:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800619e:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80061a2:	f47f af35 	bne.w	8006010 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80061a6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80061a8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80061ac:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80061b0:	f47f af2e 	bne.w	8006010 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061b4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80061b6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80061ba:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80061be:	f47f af27 	bne.w	8006010 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061c2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80061c4:	0852      	lsrs	r2, r2, #1
 80061c6:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80061ca:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061cc:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80061d0:	f47f af1e 	bne.w	8006010 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80061d4:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80061d6:	0852      	lsrs	r2, r2, #1
 80061d8:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80061dc:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061de:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80061e2:	bf14      	ite	ne
 80061e4:	2001      	movne	r0, #1
 80061e6:	2000      	moveq	r0, #0
 80061e8:	e69d      	b.n	8005f26 <HAL_RCC_OscConfig+0x1be>
 80061ea:	bf00      	nop
 80061ec:	40021000 	.word	0x40021000
 80061f0:	019f800c 	.word	0x019f800c

080061f4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80061f4:	4b18      	ldr	r3, [pc, #96]	@ (8006258 <HAL_RCC_GetSysClockFreq+0x64>)
 80061f6:	689a      	ldr	r2, [r3, #8]
 80061f8:	f002 020c 	and.w	r2, r2, #12
 80061fc:	2a04      	cmp	r2, #4
 80061fe:	d026      	beq.n	800624e <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006200:	689a      	ldr	r2, [r3, #8]
 8006202:	f002 020c 	and.w	r2, r2, #12
 8006206:	2a08      	cmp	r2, #8
 8006208:	d023      	beq.n	8006252 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800620a:	689a      	ldr	r2, [r3, #8]
 800620c:	f002 020c 	and.w	r2, r2, #12
 8006210:	2a0c      	cmp	r2, #12
 8006212:	d001      	beq.n	8006218 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8006214:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8006216:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006218:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800621a:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800621c:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800621e:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8006222:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006224:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006228:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800622c:	bf0c      	ite	eq
 800622e:	4b0b      	ldreq	r3, [pc, #44]	@ (800625c <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006230:	4b0b      	ldrne	r3, [pc, #44]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006232:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006234:	fbb3 f3f2 	udiv	r3, r3, r2
 8006238:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800623c:	4b06      	ldr	r3, [pc, #24]	@ (8006258 <HAL_RCC_GetSysClockFreq+0x64>)
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8006244:	3301      	adds	r3, #1
 8006246:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8006248:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800624c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800624e:	4804      	ldr	r0, [pc, #16]	@ (8006260 <HAL_RCC_GetSysClockFreq+0x6c>)
 8006250:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006252:	4802      	ldr	r0, [pc, #8]	@ (800625c <HAL_RCC_GetSysClockFreq+0x68>)
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	40021000 	.word	0x40021000
 800625c:	007a1200 	.word	0x007a1200
 8006260:	00f42400 	.word	0x00f42400

08006264 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006264:	2800      	cmp	r0, #0
 8006266:	f000 80ee 	beq.w	8006446 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800626a:	4a78      	ldr	r2, [pc, #480]	@ (800644c <HAL_RCC_ClockConfig+0x1e8>)
{
 800626c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006270:	6813      	ldr	r3, [r2, #0]
 8006272:	f003 030f 	and.w	r3, r3, #15
 8006276:	428b      	cmp	r3, r1
 8006278:	460d      	mov	r5, r1
 800627a:	4604      	mov	r4, r0
 800627c:	d20c      	bcs.n	8006298 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800627e:	6813      	ldr	r3, [r2, #0]
 8006280:	f023 030f 	bic.w	r3, r3, #15
 8006284:	430b      	orrs	r3, r1
 8006286:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006288:	6813      	ldr	r3, [r2, #0]
 800628a:	f003 030f 	and.w	r3, r3, #15
 800628e:	428b      	cmp	r3, r1
 8006290:	d002      	beq.n	8006298 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8006292:	2001      	movs	r0, #1
}
 8006294:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006298:	6823      	ldr	r3, [r4, #0]
 800629a:	07df      	lsls	r7, r3, #31
 800629c:	d569      	bpl.n	8006372 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800629e:	6867      	ldr	r7, [r4, #4]
 80062a0:	2f03      	cmp	r7, #3
 80062a2:	f000 80a0 	beq.w	80063e6 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062a6:	4b6a      	ldr	r3, [pc, #424]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062a8:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80062aa:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062ac:	f000 8097 	beq.w	80063de <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062b0:	055b      	lsls	r3, r3, #21
 80062b2:	d5ee      	bpl.n	8006292 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80062b4:	f7ff ff9e 	bl	80061f4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80062b8:	4b66      	ldr	r3, [pc, #408]	@ (8006454 <HAL_RCC_ClockConfig+0x1f0>)
 80062ba:	4298      	cmp	r0, r3
 80062bc:	f240 80c0 	bls.w	8006440 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80062c0:	4a63      	ldr	r2, [pc, #396]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 80062c2:	6893      	ldr	r3, [r2, #8]
 80062c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062cc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80062ce:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80062d2:	4e5f      	ldr	r6, [pc, #380]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 80062d4:	68b3      	ldr	r3, [r6, #8]
 80062d6:	f023 0303 	bic.w	r3, r3, #3
 80062da:	433b      	orrs	r3, r7
 80062dc:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80062de:	f7fe f8eb 	bl	80044b8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062e2:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80062e6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062e8:	e004      	b.n	80062f4 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062ea:	f7fe f8e5 	bl	80044b8 <HAL_GetTick>
 80062ee:	1bc0      	subs	r0, r0, r7
 80062f0:	4540      	cmp	r0, r8
 80062f2:	d871      	bhi.n	80063d8 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062f4:	68b3      	ldr	r3, [r6, #8]
 80062f6:	6862      	ldr	r2, [r4, #4]
 80062f8:	f003 030c 	and.w	r3, r3, #12
 80062fc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8006300:	d1f3      	bne.n	80062ea <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	079f      	lsls	r7, r3, #30
 8006306:	d436      	bmi.n	8006376 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8006308:	f1b9 0f00 	cmp.w	r9, #0
 800630c:	d003      	beq.n	8006316 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800630e:	68b3      	ldr	r3, [r6, #8]
 8006310:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006314:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006316:	4e4d      	ldr	r6, [pc, #308]	@ (800644c <HAL_RCC_ClockConfig+0x1e8>)
 8006318:	6833      	ldr	r3, [r6, #0]
 800631a:	f003 030f 	and.w	r3, r3, #15
 800631e:	42ab      	cmp	r3, r5
 8006320:	d846      	bhi.n	80063b0 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006322:	6823      	ldr	r3, [r4, #0]
 8006324:	075a      	lsls	r2, r3, #29
 8006326:	d506      	bpl.n	8006336 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006328:	4949      	ldr	r1, [pc, #292]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 800632a:	68e0      	ldr	r0, [r4, #12]
 800632c:	688a      	ldr	r2, [r1, #8]
 800632e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006332:	4302      	orrs	r2, r0
 8006334:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006336:	071b      	lsls	r3, r3, #28
 8006338:	d507      	bpl.n	800634a <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800633a:	4a45      	ldr	r2, [pc, #276]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 800633c:	6921      	ldr	r1, [r4, #16]
 800633e:	6893      	ldr	r3, [r2, #8]
 8006340:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006344:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006348:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800634a:	f7ff ff53 	bl	80061f4 <HAL_RCC_GetSysClockFreq>
 800634e:	4a40      	ldr	r2, [pc, #256]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 8006350:	4c41      	ldr	r4, [pc, #260]	@ (8006458 <HAL_RCC_ClockConfig+0x1f4>)
 8006352:	6892      	ldr	r2, [r2, #8]
 8006354:	4941      	ldr	r1, [pc, #260]	@ (800645c <HAL_RCC_ClockConfig+0x1f8>)
 8006356:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800635a:	4603      	mov	r3, r0
 800635c:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800635e:	4840      	ldr	r0, [pc, #256]	@ (8006460 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006360:	f002 021f 	and.w	r2, r2, #31
 8006364:	40d3      	lsrs	r3, r2
 8006366:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8006368:	6800      	ldr	r0, [r0, #0]
}
 800636a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800636e:	f7fe b859 	b.w	8004424 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006372:	079e      	lsls	r6, r3, #30
 8006374:	d5cf      	bpl.n	8006316 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006376:	0758      	lsls	r0, r3, #29
 8006378:	d504      	bpl.n	8006384 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800637a:	4935      	ldr	r1, [pc, #212]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 800637c:	688a      	ldr	r2, [r1, #8]
 800637e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8006382:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006384:	0719      	lsls	r1, r3, #28
 8006386:	d506      	bpl.n	8006396 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006388:	4a31      	ldr	r2, [pc, #196]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 800638a:	6893      	ldr	r3, [r2, #8]
 800638c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006390:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006394:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006396:	4a2e      	ldr	r2, [pc, #184]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 8006398:	68a1      	ldr	r1, [r4, #8]
 800639a:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800639c:	4e2b      	ldr	r6, [pc, #172]	@ (800644c <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800639e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063a2:	430b      	orrs	r3, r1
 80063a4:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80063a6:	6833      	ldr	r3, [r6, #0]
 80063a8:	f003 030f 	and.w	r3, r3, #15
 80063ac:	42ab      	cmp	r3, r5
 80063ae:	d9b8      	bls.n	8006322 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063b0:	6833      	ldr	r3, [r6, #0]
 80063b2:	f023 030f 	bic.w	r3, r3, #15
 80063b6:	432b      	orrs	r3, r5
 80063b8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80063ba:	f7fe f87d 	bl	80044b8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063be:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80063c2:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063c4:	6833      	ldr	r3, [r6, #0]
 80063c6:	f003 030f 	and.w	r3, r3, #15
 80063ca:	42ab      	cmp	r3, r5
 80063cc:	d0a9      	beq.n	8006322 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063ce:	f7fe f873 	bl	80044b8 <HAL_GetTick>
 80063d2:	1bc0      	subs	r0, r0, r7
 80063d4:	4540      	cmp	r0, r8
 80063d6:	d9f5      	bls.n	80063c4 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80063d8:	2003      	movs	r0, #3
}
 80063da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80063de:	039a      	lsls	r2, r3, #14
 80063e0:	f53f af68 	bmi.w	80062b4 <HAL_RCC_ClockConfig+0x50>
 80063e4:	e755      	b.n	8006292 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
 80063e8:	6811      	ldr	r1, [r2, #0]
 80063ea:	0188      	lsls	r0, r1, #6
 80063ec:	f57f af51 	bpl.w	8006292 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80063f0:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063f2:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063f4:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80063f6:	4e17      	ldr	r6, [pc, #92]	@ (8006454 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80063f8:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80063fc:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063fe:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006402:	bf0c      	ite	eq
 8006404:	4817      	ldreq	r0, [pc, #92]	@ (8006464 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006406:	4818      	ldrne	r0, [pc, #96]	@ (8006468 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006408:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800640a:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800640e:	4810      	ldr	r0, [pc, #64]	@ (8006450 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006410:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8006414:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006418:	68c1      	ldr	r1, [r0, #12]
 800641a:	f3c1 6141 	ubfx	r1, r1, #25, #2
 800641e:	3101      	adds	r1, #1
 8006420:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8006422:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8006426:	42b2      	cmp	r2, r6
 8006428:	d90a      	bls.n	8006440 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800642a:	6882      	ldr	r2, [r0, #8]
 800642c:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8006430:	f43f af46 	beq.w	80062c0 <HAL_RCC_ClockConfig+0x5c>
 8006434:	0799      	lsls	r1, r3, #30
 8006436:	d503      	bpl.n	8006440 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006438:	68a3      	ldr	r3, [r4, #8]
 800643a:	2b00      	cmp	r3, #0
 800643c:	f43f af40 	beq.w	80062c0 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006440:	f04f 0900 	mov.w	r9, #0
 8006444:	e745      	b.n	80062d2 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8006446:	2001      	movs	r0, #1
}
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	40022000 	.word	0x40022000
 8006450:	40021000 	.word	0x40021000
 8006454:	04c4b400 	.word	0x04c4b400
 8006458:	08009780 	.word	0x08009780
 800645c:	200004e0 	.word	0x200004e0
 8006460:	200004e8 	.word	0x200004e8
 8006464:	007a1200 	.word	0x007a1200
 8006468:	00f42400 	.word	0x00f42400

0800646c <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 800646c:	4b01      	ldr	r3, [pc, #4]	@ (8006474 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800646e:	6818      	ldr	r0, [r3, #0]
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	200004e0 	.word	0x200004e0

08006478 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006478:	4b05      	ldr	r3, [pc, #20]	@ (8006490 <HAL_RCC_GetPCLK1Freq+0x18>)
 800647a:	4a06      	ldr	r2, [pc, #24]	@ (8006494 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800647c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800647e:	4906      	ldr	r1, [pc, #24]	@ (8006498 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006480:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8006484:	6808      	ldr	r0, [r1, #0]
 8006486:	5cd3      	ldrb	r3, [r2, r3]
 8006488:	f003 031f 	and.w	r3, r3, #31
}
 800648c:	40d8      	lsrs	r0, r3
 800648e:	4770      	bx	lr
 8006490:	40021000 	.word	0x40021000
 8006494:	08009778 	.word	0x08009778
 8006498:	200004e0 	.word	0x200004e0

0800649c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800649c:	4b05      	ldr	r3, [pc, #20]	@ (80064b4 <HAL_RCC_GetPCLK2Freq+0x18>)
 800649e:	4a06      	ldr	r2, [pc, #24]	@ (80064b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80064a0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80064a2:	4906      	ldr	r1, [pc, #24]	@ (80064bc <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80064a4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80064a8:	6808      	ldr	r0, [r1, #0]
 80064aa:	5cd3      	ldrb	r3, [r2, r3]
 80064ac:	f003 031f 	and.w	r3, r3, #31
}
 80064b0:	40d8      	lsrs	r0, r3
 80064b2:	4770      	bx	lr
 80064b4:	40021000 	.word	0x40021000
 80064b8:	08009778 	.word	0x08009778
 80064bc:	200004e0 	.word	0x200004e0

080064c0 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 80064c0:	4a02      	ldr	r2, [pc, #8]	@ (80064cc <HAL_RCC_EnableCSS+0xc>)
 80064c2:	6813      	ldr	r3, [r2, #0]
 80064c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80064c8:	6013      	str	r3, [r2, #0]
}
 80064ca:	4770      	bx	lr
 80064cc:	40021000 	.word	0x40021000

080064d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064d4:	6803      	ldr	r3, [r0, #0]
{
 80064d6:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064d8:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80064dc:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064de:	d041      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x94>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064e0:	4ba0      	ldr	r3, [pc, #640]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80064e2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80064e4:	00d5      	lsls	r5, r2, #3
 80064e6:	f140 80f7 	bpl.w	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x208>
    FlagStatus       pwrclkchanged = RESET;
 80064ea:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80064ec:	4d9e      	ldr	r5, [pc, #632]	@ (8006768 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80064ee:	682b      	ldr	r3, [r5, #0]
 80064f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064f4:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80064f6:	f7fd ffdf 	bl	80044b8 <HAL_GetTick>
 80064fa:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80064fc:	e004      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x38>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064fe:	f7fd ffdb 	bl	80044b8 <HAL_GetTick>
 8006502:	1b83      	subs	r3, r0, r6
 8006504:	2b02      	cmp	r3, #2
 8006506:	d828      	bhi.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006508:	682b      	ldr	r3, [r5, #0]
 800650a:	05d8      	lsls	r0, r3, #23
 800650c:	d5f7      	bpl.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800650e:	4d95      	ldr	r5, [pc, #596]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006510:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006512:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006516:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800651a:	f000 8119 	beq.w	8006750 <HAL_RCCEx_PeriphCLKConfig+0x280>
 800651e:	4293      	cmp	r3, r2
 8006520:	f000 8116 	beq.w	8006750 <HAL_RCCEx_PeriphCLKConfig+0x280>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006524:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006528:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800652c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006530:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006534:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8006538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800653c:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006540:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006544:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8006546:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800654a:	f140 8101 	bpl.w	8006750 <HAL_RCCEx_PeriphCLKConfig+0x280>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800654e:	f7fd ffb3 	bl	80044b8 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006552:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8006556:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006558:	e0f5      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
      }
      else
      {
        /* set overall return value */
        status = ret;
 800655a:	2003      	movs	r0, #3
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800655c:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 800655e:	2f00      	cmp	r7, #0
 8006560:	f040 80c5 	bne.w	80066ee <HAL_RCCEx_PeriphCLKConfig+0x21e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006564:	07de      	lsls	r6, r3, #31
 8006566:	d508      	bpl.n	800657a <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006568:	497e      	ldr	r1, [pc, #504]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800656a:	6865      	ldr	r5, [r4, #4]
 800656c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006570:	f022 0203 	bic.w	r2, r2, #3
 8006574:	432a      	orrs	r2, r5
 8006576:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800657a:	079d      	lsls	r5, r3, #30
 800657c:	d508      	bpl.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800657e:	4979      	ldr	r1, [pc, #484]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006580:	68a5      	ldr	r5, [r4, #8]
 8006582:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006586:	f022 020c 	bic.w	r2, r2, #12
 800658a:	432a      	orrs	r2, r5
 800658c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006590:	0759      	lsls	r1, r3, #29
 8006592:	d508      	bpl.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006594:	4973      	ldr	r1, [pc, #460]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006596:	68e5      	ldr	r5, [r4, #12]
 8006598:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800659c:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80065a0:	432a      	orrs	r2, r5
 80065a2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80065a6:	071a      	lsls	r2, r3, #28
 80065a8:	d508      	bpl.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80065aa:	496e      	ldr	r1, [pc, #440]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80065ac:	6925      	ldr	r5, [r4, #16]
 80065ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80065b2:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80065b6:	432a      	orrs	r2, r5
 80065b8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065bc:	069f      	lsls	r7, r3, #26
 80065be:	d508      	bpl.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065c0:	4968      	ldr	r1, [pc, #416]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80065c2:	6965      	ldr	r5, [r4, #20]
 80065c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80065c8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80065cc:	432a      	orrs	r2, r5
 80065ce:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80065d2:	065e      	lsls	r6, r3, #25
 80065d4:	d508      	bpl.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80065d6:	4963      	ldr	r1, [pc, #396]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80065d8:	69a5      	ldr	r5, [r4, #24]
 80065da:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80065de:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80065e2:	432a      	orrs	r2, r5
 80065e4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80065e8:	061d      	lsls	r5, r3, #24
 80065ea:	d508      	bpl.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80065ec:	495d      	ldr	r1, [pc, #372]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80065ee:	69e5      	ldr	r5, [r4, #28]
 80065f0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80065f4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80065f8:	432a      	orrs	r2, r5
 80065fa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065fe:	05d9      	lsls	r1, r3, #23
 8006600:	d508      	bpl.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006602:	4958      	ldr	r1, [pc, #352]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006604:	6a25      	ldr	r5, [r4, #32]
 8006606:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800660a:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800660e:	432a      	orrs	r2, r5
 8006610:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006614:	059a      	lsls	r2, r3, #22
 8006616:	d508      	bpl.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006618:	4952      	ldr	r1, [pc, #328]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800661a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800661c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006620:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8006624:	432a      	orrs	r2, r5
 8006626:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800662a:	055f      	lsls	r7, r3, #21
 800662c:	d50b      	bpl.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800662e:	494d      	ldr	r1, [pc, #308]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006630:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8006632:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006636:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800663a:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800663c:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006640:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006644:	d059      	beq.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x22a>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006646:	051e      	lsls	r6, r3, #20
 8006648:	d50b      	bpl.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800664a:	4946      	ldr	r1, [pc, #280]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800664c:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800664e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8006652:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8006656:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006658:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800665c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006660:	d050      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x234>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006662:	04dd      	lsls	r5, r3, #19
 8006664:	d50b      	bpl.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006666:	493f      	ldr	r1, [pc, #252]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006668:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800666a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800666e:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006672:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006674:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006678:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800667c:	d047      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x23e>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800667e:	0499      	lsls	r1, r3, #18
 8006680:	d50b      	bpl.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006682:	4938      	ldr	r1, [pc, #224]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006684:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8006686:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800668a:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800668e:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006690:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006694:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006698:	d03e      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x248>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800669a:	045a      	lsls	r2, r3, #17
 800669c:	d50b      	bpl.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800669e:	4931      	ldr	r1, [pc, #196]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80066a0:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 80066a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80066a6:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80066aa:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80066ac:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066b0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80066b4:	d035      	beq.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x252>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80066b6:	041b      	lsls	r3, r3, #16
 80066b8:	d50b      	bpl.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x202>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80066ba:	4a2a      	ldr	r2, [pc, #168]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80066bc:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80066be:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80066c2:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80066c6:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80066c8:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80066cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80066d0:	d02c      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x25c>
  }

#endif /* QUADSPI */

  return status;
}
 80066d2:	b002      	add	sp, #8
 80066d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80066d8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80066da:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80066de:	659a      	str	r2, [r3, #88]	@ 0x58
 80066e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066e6:	9301      	str	r3, [sp, #4]
 80066e8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80066ea:	2701      	movs	r7, #1
 80066ec:	e6fe      	b.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x1c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80066ee:	491d      	ldr	r1, [pc, #116]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80066f0:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80066f2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80066f6:	658a      	str	r2, [r1, #88]	@ 0x58
 80066f8:	e734      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x94>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066fa:	68ca      	ldr	r2, [r1, #12]
 80066fc:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006700:	60ca      	str	r2, [r1, #12]
 8006702:	e7a0      	b.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x176>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006704:	68ca      	ldr	r2, [r1, #12]
 8006706:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800670a:	60ca      	str	r2, [r1, #12]
 800670c:	e7a9      	b.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x192>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800670e:	68ca      	ldr	r2, [r1, #12]
 8006710:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006714:	60ca      	str	r2, [r1, #12]
 8006716:	e7b2      	b.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006718:	68ca      	ldr	r2, [r1, #12]
 800671a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800671e:	60ca      	str	r2, [r1, #12]
 8006720:	e7bb      	b.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006722:	68ca      	ldr	r2, [r1, #12]
 8006724:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006728:	60ca      	str	r2, [r1, #12]
 800672a:	e7c4      	b.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800672c:	68d3      	ldr	r3, [r2, #12]
 800672e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006732:	60d3      	str	r3, [r2, #12]
}
 8006734:	b002      	add	sp, #8
 8006736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800673a:	f7fd febd 	bl	80044b8 <HAL_GetTick>
 800673e:	1b80      	subs	r0, r0, r6
 8006740:	4540      	cmp	r0, r8
 8006742:	f63f af0a 	bhi.w	800655a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006746:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800674a:	079b      	lsls	r3, r3, #30
 800674c:	d5f5      	bpl.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800674e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006750:	4904      	ldr	r1, [pc, #16]	@ (8006764 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006752:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8006756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800675a:	4313      	orrs	r3, r2
 800675c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006760:	2000      	movs	r0, #0
 8006762:	e6fb      	b.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8006764:	40021000 	.word	0x40021000
 8006768:	40007000 	.word	0x40007000

0800676c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800676c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800676e:	6a02      	ldr	r2, [r0, #32]
 8006770:	f022 0201 	bic.w	r2, r2, #1
{
 8006774:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006776:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006778:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800677a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800677c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800677e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006782:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8006786:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006788:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800678a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800678e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006790:	4d13      	ldr	r5, [pc, #76]	@ (80067e0 <TIM_OC1_SetConfig+0x74>)
 8006792:	42a8      	cmp	r0, r5
 8006794:	d00f      	beq.n	80067b6 <TIM_OC1_SetConfig+0x4a>
 8006796:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800679a:	42a8      	cmp	r0, r5
 800679c:	d00b      	beq.n	80067b6 <TIM_OC1_SetConfig+0x4a>
 800679e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80067a2:	42a8      	cmp	r0, r5
 80067a4:	d007      	beq.n	80067b6 <TIM_OC1_SetConfig+0x4a>
 80067a6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80067aa:	42a8      	cmp	r0, r5
 80067ac:	d003      	beq.n	80067b6 <TIM_OC1_SetConfig+0x4a>
 80067ae:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80067b2:	42a8      	cmp	r0, r5
 80067b4:	d10d      	bne.n	80067d2 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067b6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80067b8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80067bc:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067be:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80067c2:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80067c6:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80067ca:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80067ce:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067d2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80067d4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80067d6:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80067d8:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 80067da:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80067dc:	6203      	str	r3, [r0, #32]
}
 80067de:	4770      	bx	lr
 80067e0:	40012c00 	.word	0x40012c00

080067e4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067e4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067e6:	6a02      	ldr	r2, [r0, #32]
 80067e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
{
 80067ec:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067ee:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067f2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80067fa:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80067fe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006800:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8006802:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006806:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800680a:	4d14      	ldr	r5, [pc, #80]	@ (800685c <TIM_OC3_SetConfig+0x78>)
 800680c:	42a8      	cmp	r0, r5
 800680e:	d00f      	beq.n	8006830 <TIM_OC3_SetConfig+0x4c>
 8006810:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006814:	42a8      	cmp	r0, r5
 8006816:	d00b      	beq.n	8006830 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006818:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800681c:	42a8      	cmp	r0, r5
 800681e:	d00e      	beq.n	800683e <TIM_OC3_SetConfig+0x5a>
 8006820:	4d0f      	ldr	r5, [pc, #60]	@ (8006860 <TIM_OC3_SetConfig+0x7c>)
 8006822:	42a8      	cmp	r0, r5
 8006824:	d00b      	beq.n	800683e <TIM_OC3_SetConfig+0x5a>
 8006826:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800682a:	42a8      	cmp	r0, r5
 800682c:	d10f      	bne.n	800684e <TIM_OC3_SetConfig+0x6a>
 800682e:	e006      	b.n	800683e <TIM_OC3_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006830:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006832:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006836:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800683a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800683e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006842:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006846:	ea46 0c05 	orr.w	ip, r6, r5
 800684a:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800684e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006850:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006852:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006854:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8006856:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8006858:	6203      	str	r3, [r0, #32]
}
 800685a:	4770      	bx	lr
 800685c:	40012c00 	.word	0x40012c00
 8006860:	40014400 	.word	0x40014400

08006864 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006864:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006866:	6a02      	ldr	r2, [r0, #32]
 8006868:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
{
 800686c:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800686e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006870:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006872:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006874:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006876:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800687a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800687e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006882:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8006884:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006888:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800688c:	4d14      	ldr	r5, [pc, #80]	@ (80068e0 <TIM_OC4_SetConfig+0x7c>)
 800688e:	42a8      	cmp	r0, r5
 8006890:	d00f      	beq.n	80068b2 <TIM_OC4_SetConfig+0x4e>
 8006892:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006896:	42a8      	cmp	r0, r5
 8006898:	d00b      	beq.n	80068b2 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800689a:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800689e:	42a8      	cmp	r0, r5
 80068a0:	d00e      	beq.n	80068c0 <TIM_OC4_SetConfig+0x5c>
 80068a2:	4d10      	ldr	r5, [pc, #64]	@ (80068e4 <TIM_OC4_SetConfig+0x80>)
 80068a4:	42a8      	cmp	r0, r5
 80068a6:	d00b      	beq.n	80068c0 <TIM_OC4_SetConfig+0x5c>
 80068a8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068ac:	42a8      	cmp	r0, r5
 80068ae:	d10f      	bne.n	80068d0 <TIM_OC4_SetConfig+0x6c>
 80068b0:	e006      	b.n	80068c0 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80068b2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 80068b4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80068b8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 80068bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80068c0:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80068c4:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80068c8:	ea46 0c05 	orr.w	ip, r6, r5
 80068cc:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068d0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80068d2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80068d4:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80068d6:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 80068d8:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80068da:	6203      	str	r3, [r0, #32]
}
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	40012c00 	.word	0x40012c00
 80068e4:	40014400 	.word	0x40014400

080068e8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80068e8:	2800      	cmp	r0, #0
 80068ea:	d075      	beq.n	80069d8 <HAL_TIM_PWM_Init+0xf0>
{
 80068ec:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80068ee:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80068f2:	4604      	mov	r4, r0
 80068f4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d068      	beq.n	80069ce <HAL_TIM_PWM_Init+0xe6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068fc:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068fe:	4e37      	ldr	r6, [pc, #220]	@ (80069dc <HAL_TIM_PWM_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 8006900:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006902:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006904:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8006906:	2202      	movs	r2, #2
 8006908:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800690c:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 800690e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006910:	d04c      	beq.n	80069ac <HAL_TIM_PWM_Init+0xc4>
 8006912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006916:	d017      	beq.n	8006948 <HAL_TIM_PWM_Init+0x60>
 8006918:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 800691c:	42b3      	cmp	r3, r6
 800691e:	d013      	beq.n	8006948 <HAL_TIM_PWM_Init+0x60>
 8006920:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006924:	42b3      	cmp	r3, r6
 8006926:	d00f      	beq.n	8006948 <HAL_TIM_PWM_Init+0x60>
 8006928:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 800692c:	42b3      	cmp	r3, r6
 800692e:	d03d      	beq.n	80069ac <HAL_TIM_PWM_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006930:	4e2b      	ldr	r6, [pc, #172]	@ (80069e0 <HAL_TIM_PWM_Init+0xf8>)
 8006932:	42b3      	cmp	r3, r6
 8006934:	d03e      	beq.n	80069b4 <HAL_TIM_PWM_Init+0xcc>
 8006936:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800693a:	42b3      	cmp	r3, r6
 800693c:	d03a      	beq.n	80069b4 <HAL_TIM_PWM_Init+0xcc>
 800693e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006942:	42b3      	cmp	r3, r6
 8006944:	d108      	bne.n	8006958 <HAL_TIM_PWM_Init+0x70>
 8006946:	e035      	b.n	80069b4 <HAL_TIM_PWM_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 8006948:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800694a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800694e:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006950:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006952:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006956:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006958:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800695c:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800695e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006960:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006962:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006964:	2201      	movs	r2, #1
 8006966:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006968:	691a      	ldr	r2, [r3, #16]
 800696a:	07d2      	lsls	r2, r2, #31
 800696c:	d503      	bpl.n	8006976 <HAL_TIM_PWM_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800696e:	691a      	ldr	r2, [r3, #16]
 8006970:	f022 0201 	bic.w	r2, r2, #1
 8006974:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006976:	2301      	movs	r3, #1
 8006978:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800697c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006980:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8006984:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8006988:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800698c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006990:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006994:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8006998:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800699c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80069a0:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80069a4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80069a8:	2000      	movs	r0, #0
}
 80069aa:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 80069ac:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069ae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80069b2:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069b4:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80069b6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069ba:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80069c0:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80069c2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069c4:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80069c6:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80069c8:	6962      	ldr	r2, [r4, #20]
 80069ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80069cc:	e7ca      	b.n	8006964 <HAL_TIM_PWM_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 80069ce:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80069d2:	f7fc fb89 	bl	80030e8 <HAL_TIM_PWM_MspInit>
 80069d6:	e791      	b.n	80068fc <HAL_TIM_PWM_Init+0x14>
    return HAL_ERROR;
 80069d8:	2001      	movs	r0, #1
}
 80069da:	4770      	bx	lr
 80069dc:	40012c00 	.word	0x40012c00
 80069e0:	40014000 	.word	0x40014000

080069e4 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 80069e4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069e6:	6a02      	ldr	r2, [r0, #32]
 80069e8:	f022 0210 	bic.w	r2, r2, #16
{
 80069ec:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069ee:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80069f0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80069f2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069f6:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80069fa:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069fe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a02:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006a04:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a08:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a0c:	4d14      	ldr	r5, [pc, #80]	@ (8006a60 <TIM_OC2_SetConfig+0x7c>)
 8006a0e:	42a8      	cmp	r0, r5
 8006a10:	d00f      	beq.n	8006a32 <TIM_OC2_SetConfig+0x4e>
 8006a12:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006a16:	42a8      	cmp	r0, r5
 8006a18:	d00b      	beq.n	8006a32 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a1a:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8006a1e:	42a8      	cmp	r0, r5
 8006a20:	d00e      	beq.n	8006a40 <TIM_OC2_SetConfig+0x5c>
 8006a22:	4d10      	ldr	r5, [pc, #64]	@ (8006a64 <TIM_OC2_SetConfig+0x80>)
 8006a24:	42a8      	cmp	r0, r5
 8006a26:	d00b      	beq.n	8006a40 <TIM_OC2_SetConfig+0x5c>
 8006a28:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006a2c:	42a8      	cmp	r0, r5
 8006a2e:	d10f      	bne.n	8006a50 <TIM_OC2_SetConfig+0x6c>
 8006a30:	e006      	b.n	8006a40 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a32:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a38:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a40:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a44:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a48:	ea46 0c05 	orr.w	ip, r6, r5
 8006a4c:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006a50:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006a52:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006a54:	6182      	str	r2, [r0, #24]
}
 8006a56:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006a58:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8006a5a:	6203      	str	r3, [r0, #32]
}
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	40012c00 	.word	0x40012c00
 8006a64:	40014400 	.word	0x40014400

08006a68 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8006a68:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	f000 80dc 	beq.w	8006c2a <HAL_TIM_PWM_ConfigChannel+0x1c2>
 8006a72:	2301      	movs	r3, #1
{
 8006a74:	b570      	push	{r4, r5, r6, lr}
 8006a76:	4604      	mov	r4, r0
 8006a78:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8006a7a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8006a7e:	2a14      	cmp	r2, #20
 8006a80:	d80c      	bhi.n	8006a9c <HAL_TIM_PWM_ConfigChannel+0x34>
 8006a82:	e8df f002 	tbb	[pc, r2]
 8006a86:	0b4f      	.short	0x0b4f
 8006a88:	0b630b0b 	.word	0x0b630b0b
 8006a8c:	0b740b0b 	.word	0x0b740b0b
 8006a90:	0b840b0b 	.word	0x0b840b0b
 8006a94:	0b950b0b 	.word	0x0b950b0b
 8006a98:	0b0b      	.short	0x0b0b
 8006a9a:	10          	.byte	0x10
 8006a9b:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 8006aa2:	2001      	movs	r0, #1
}
 8006aa4:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006aa6:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006aa8:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8006aaa:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006aac:	6a19      	ldr	r1, [r3, #32]
 8006aae:	f421 1180 	bic.w	r1, r1, #1048576	@ 0x100000
 8006ab2:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006ab4:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006ab6:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ab8:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006abc:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ac0:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006ac4:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006ac6:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006aca:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ace:	4e58      	ldr	r6, [pc, #352]	@ (8006c30 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8006ad0:	42b3      	cmp	r3, r6
 8006ad2:	d00f      	beq.n	8006af4 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006ad4:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006ad8:	42b3      	cmp	r3, r6
 8006ada:	d00b      	beq.n	8006af4 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006adc:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8006ae0:	42b3      	cmp	r3, r6
 8006ae2:	d007      	beq.n	8006af4 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006ae4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006ae8:	42b3      	cmp	r3, r6
 8006aea:	d003      	beq.n	8006af4 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006aec:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006af0:	42b3      	cmp	r3, r6
 8006af2:	d104      	bne.n	8006afe <HAL_TIM_PWM_ConfigChannel+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006af4:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006af6:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006afa:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006afe:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b00:	6519      	str	r1, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b02:	6869      	ldr	r1, [r5, #4]
 8006b04:	64d9      	str	r1, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b06:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b0a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b10:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b12:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b18:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006b1c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006b20:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006b22:	e00e      	b.n	8006b42 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b24:	6800      	ldr	r0, [r0, #0]
 8006b26:	f7ff fe21 	bl	800676c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b2a:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b2c:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b2e:	f043 0308 	orr.w	r3, r3, #8
 8006b32:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b34:	6983      	ldr	r3, [r0, #24]
 8006b36:	f023 0304 	bic.w	r3, r3, #4
 8006b3a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b3c:	6983      	ldr	r3, [r0, #24]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8006b42:	2300      	movs	r3, #0
 8006b44:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006b48:	2000      	movs	r0, #0
}
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b4c:	6800      	ldr	r0, [r0, #0]
 8006b4e:	f7ff ff49 	bl	80069e4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b52:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b54:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b56:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006b5a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b5c:	6983      	ldr	r3, [r0, #24]
 8006b5e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b62:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b64:	6983      	ldr	r3, [r0, #24]
 8006b66:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006b6a:	6183      	str	r3, [r0, #24]
      break;
 8006b6c:	e7e9      	b.n	8006b42 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b6e:	6800      	ldr	r0, [r0, #0]
 8006b70:	f7ff fe38 	bl	80067e4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b74:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b76:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b78:	f043 0308 	orr.w	r3, r3, #8
 8006b7c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b7e:	69c3      	ldr	r3, [r0, #28]
 8006b80:	f023 0304 	bic.w	r3, r3, #4
 8006b84:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b86:	69c3      	ldr	r3, [r0, #28]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	61c3      	str	r3, [r0, #28]
      break;
 8006b8c:	e7d9      	b.n	8006b42 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b8e:	6800      	ldr	r0, [r0, #0]
 8006b90:	f7ff fe68 	bl	8006864 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b94:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b96:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b98:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006b9c:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b9e:	69c3      	ldr	r3, [r0, #28]
 8006ba0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ba4:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ba6:	69c3      	ldr	r3, [r0, #28]
 8006ba8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006bac:	61c3      	str	r3, [r0, #28]
      break;
 8006bae:	e7c8      	b.n	8006b42 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006bb0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8006bb2:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8006bb4:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006bb6:	6a19      	ldr	r1, [r3, #32]
 8006bb8:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8006bbc:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006bbe:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006bc0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006bc2:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8006bc6:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8006bca:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bcc:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8006bce:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bd2:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bd6:	4e16      	ldr	r6, [pc, #88]	@ (8006c30 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8006bd8:	42b3      	cmp	r3, r6
 8006bda:	d00f      	beq.n	8006bfc <HAL_TIM_PWM_ConfigChannel+0x194>
 8006bdc:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006be0:	42b3      	cmp	r3, r6
 8006be2:	d00b      	beq.n	8006bfc <HAL_TIM_PWM_ConfigChannel+0x194>
 8006be4:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8006be8:	42b3      	cmp	r3, r6
 8006bea:	d007      	beq.n	8006bfc <HAL_TIM_PWM_ConfigChannel+0x194>
 8006bec:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006bf0:	42b3      	cmp	r3, r6
 8006bf2:	d003      	beq.n	8006bfc <HAL_TIM_PWM_ConfigChannel+0x194>
 8006bf4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006bf8:	42b3      	cmp	r3, r6
 8006bfa:	d104      	bne.n	8006c06 <HAL_TIM_PWM_ConfigChannel+0x19e>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006bfc:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006bfe:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c02:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8006c06:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006c08:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8006c0a:	6869      	ldr	r1, [r5, #4]
 8006c0c:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 8006c0e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006c10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006c12:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006c14:	f042 0208 	orr.w	r2, r2, #8
 8006c18:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006c1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c1c:	f022 0204 	bic.w	r2, r2, #4
 8006c20:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006c22:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c24:	430a      	orrs	r2, r1
 8006c26:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006c28:	e78b      	b.n	8006b42 <HAL_TIM_PWM_ConfigChannel+0xda>
  __HAL_LOCK(htim);
 8006c2a:	2002      	movs	r0, #2
}
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	40012c00 	.word	0x40012c00

08006c34 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c34:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d046      	beq.n	8006cca <HAL_TIMEx_MasterConfigSynchronization+0x96>
{
 8006c3c:	b470      	push	{r4, r5, r6}
 8006c3e:	4602      	mov	r2, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c40:	4e23      	ldr	r6, [pc, #140]	@ (8006cd0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 8006c42:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006c44:	2302      	movs	r3, #2
 8006c46:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c4a:	42b0      	cmp	r0, r6
  tmpcr2 = htim->Instance->CR2;
 8006c4c:	6843      	ldr	r3, [r0, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c4e:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8006c50:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c52:	d024      	beq.n	8006c9e <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006c54:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006c58:	42b0      	cmp	r0, r6
 8006c5a:	d02b      	beq.n	8006cb4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c5c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c64:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c66:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006c6a:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c6c:	d00a      	beq.n	8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006c6e:	4b19      	ldr	r3, [pc, #100]	@ (8006cd4 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8006c70:	4298      	cmp	r0, r3
 8006c72:	d007      	beq.n	8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006c74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c78:	4298      	cmp	r0, r3
 8006c7a:	d003      	beq.n	8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006c7c:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 8006c80:	4298      	cmp	r0, r3
 8006c82:	d104      	bne.n	8006c8e <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c84:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c86:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c8a:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c8c:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006c8e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006c90:	2301      	movs	r3, #1
 8006c92:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006c96:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8006c9a:	bc70      	pop	{r4, r5, r6}
 8006c9c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c9e:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ca0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ca4:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ca6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cae:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8006cb0:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cb2:	e7e7      	b.n	8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x50>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cb4:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006cb6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cba:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cbc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006cc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cc4:	431d      	orrs	r5, r3
  htim->Instance->CR2 = tmpcr2;
 8006cc6:	6045      	str	r5, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cc8:	e7dc      	b.n	8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  __HAL_LOCK(htim);
 8006cca:	2002      	movs	r0, #2
}
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	40012c00 	.word	0x40012c00
 8006cd4:	40000400 	.word	0x40000400

08006cd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cd8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d045      	beq.n	8006d6c <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8006ce0:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ce2:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8006ce6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cea:	4602      	mov	r2, r0
 8006cec:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006cee:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cf0:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006cf2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cf6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cf8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006cfc:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cfe:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d04:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d06:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d0c:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d0e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d14:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d16:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d18:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006d1c:	69c8      	ldr	r0, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d1e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006d22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d26:	4c12      	ldr	r4, [pc, #72]	@ (8006d70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006d28:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d2a:	6810      	ldr	r0, [r2, #0]
 8006d2c:	42a0      	cmp	r0, r4
 8006d2e:	d00b      	beq.n	8006d48 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8006d30:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8006d34:	42a0      	cmp	r0, r4
 8006d36:	d007      	beq.n	8006d48 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8006d38:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8006d3a:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8006d3c:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8006d40:	4608      	mov	r0, r1
}
 8006d42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d46:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006d48:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8006d4a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006d4e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006d52:	6a0c      	ldr	r4, [r1, #32]
 8006d54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d58:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d5a:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d5c:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d5e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006d62:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d64:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006d68:	430b      	orrs	r3, r1
 8006d6a:	e7e5      	b.n	8006d38 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 8006d6c:	2002      	movs	r0, #2
}
 8006d6e:	4770      	bx	lr
 8006d70:	40012c00 	.word	0x40012c00

08006d74 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8006d74:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d76:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 8006d7a:	2801      	cmp	r0, #1
 8006d7c:	d047      	beq.n	8006e0e <HAL_TIMEx_ConfigBreakInput+0x9a>

  switch (sBreakInputConfig->Source)
 8006d7e:	6810      	ldr	r0, [r2, #0]
 8006d80:	3801      	subs	r0, #1
 8006d82:	280f      	cmp	r0, #15
{
 8006d84:	b4f0      	push	{r4, r5, r6, r7}
 8006d86:	d815      	bhi.n	8006db4 <HAL_TIMEx_ConfigBreakInput+0x40>
 8006d88:	4c22      	ldr	r4, [pc, #136]	@ (8006e14 <HAL_TIMEx_ConfigBreakInput+0xa0>)
 8006d8a:	4e23      	ldr	r6, [pc, #140]	@ (8006e18 <HAL_TIMEx_ConfigBreakInput+0xa4>)
 8006d8c:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8006d90:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8006d94:	4c21      	ldr	r4, [pc, #132]	@ (8006e1c <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8006d96:	4e22      	ldr	r6, [pc, #136]	@ (8006e20 <HAL_TIMEx_ConfigBreakInput+0xac>)
 8006d98:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8006d9c:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8006da0:	2901      	cmp	r1, #1
 8006da2:	d00d      	beq.n	8006dc0 <HAL_TIMEx_ConfigBreakInput+0x4c>
 8006da4:	2902      	cmp	r1, #2
 8006da6:	d01c      	beq.n	8006de2 <HAL_TIMEx_ConfigBreakInput+0x6e>
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (BreakInput)
 8006dae:	2001      	movs	r0, #1

  return status;
}
 8006db0:	bcf0      	pop	{r4, r5, r6, r7}
 8006db2:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8006db4:	2700      	movs	r7, #0
  switch (BreakInput)
 8006db6:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8006db8:	46bc      	mov	ip, r7
 8006dba:	463c      	mov	r4, r7
 8006dbc:	463d      	mov	r5, r7
  switch (BreakInput)
 8006dbe:	d1f1      	bne.n	8006da4 <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006dc0:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 8006dc2:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006dc4:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006dc6:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 8006dc8:	6e37      	ldr	r7, [r6, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006dca:	fa01 f10c 	lsl.w	r1, r1, ip
 8006dce:	ea81 0207 	eor.w	r2, r1, r7
 8006dd2:	402a      	ands	r2, r5
 8006dd4:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006dd6:	ea80 0102 	eor.w	r1, r0, r2
 8006dda:	4021      	ands	r1, r4
 8006ddc:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 8006dde:	6632      	str	r2, [r6, #96]	@ 0x60
      break;
 8006de0:	e00f      	b.n	8006e02 <HAL_TIMEx_ConfigBreakInput+0x8e>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006de2:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 8006de4:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006de6:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006de8:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 8006dea:	6e77      	ldr	r7, [r6, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006dec:	fa01 f10c 	lsl.w	r1, r1, ip
 8006df0:	ea81 0207 	eor.w	r2, r1, r7
 8006df4:	402a      	ands	r2, r5
 8006df6:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006df8:	ea80 0102 	eor.w	r1, r0, r2
 8006dfc:	4021      	ands	r1, r4
 8006dfe:	404a      	eors	r2, r1
      htim->Instance->AF2 = tmporx;
 8006e00:	6672      	str	r2, [r6, #100]	@ 0x64
  __HAL_UNLOCK(htim);
 8006e02:	2200      	movs	r2, #0
 8006e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006e08:	2000      	movs	r0, #0
}
 8006e0a:	bcf0      	pop	{r4, r5, r6, r7}
 8006e0c:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006e0e:	2002      	movs	r0, #2
}
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	08009850 	.word	0x08009850
 8006e18:	080097d0 	.word	0x080097d0
 8006e1c:	08009810 	.word	0x08009810
 8006e20:	08009790 	.word	0x08009790

08006e24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e24:	b570      	push	{r4, r5, r6, lr}
 8006e26:	4604      	mov	r4, r0
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e28:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e2a:	6882      	ldr	r2, [r0, #8]
 8006e2c:	6900      	ldr	r0, [r0, #16]
 8006e2e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e30:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e32:	4302      	orrs	r2, r0
 8006e34:	430a      	orrs	r2, r1
 8006e36:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e38:	498e      	ldr	r1, [pc, #568]	@ (8007074 <UART_SetConfig+0x250>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e3a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e3c:	4029      	ands	r1, r5
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e46:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e48:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006e4c:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e4e:	498a      	ldr	r1, [pc, #552]	@ (8007078 <UART_SetConfig+0x254>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e50:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e52:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e54:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e56:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e58:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8006e5c:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e60:	f000 80b0 	beq.w	8006fc4 <UART_SetConfig+0x1a0>
    tmpreg |= huart->Init.OneBitSampling;
 8006e64:	6a26      	ldr	r6, [r4, #32]
 8006e66:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e68:	430a      	orrs	r2, r1
 8006e6a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e6e:	f022 020f 	bic.w	r2, r2, #15
 8006e72:	432a      	orrs	r2, r5
 8006e74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e76:	4a81      	ldr	r2, [pc, #516]	@ (800707c <UART_SetConfig+0x258>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d035      	beq.n	8006ee8 <UART_SetConfig+0xc4>
 8006e7c:	4a80      	ldr	r2, [pc, #512]	@ (8007080 <UART_SetConfig+0x25c>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d00d      	beq.n	8006e9e <UART_SetConfig+0x7a>
 8006e82:	4a80      	ldr	r2, [pc, #512]	@ (8007084 <UART_SetConfig+0x260>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d055      	beq.n	8006f34 <UART_SetConfig+0x110>
 8006e88:	4a7f      	ldr	r2, [pc, #508]	@ (8007088 <UART_SetConfig+0x264>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d040      	beq.n	8006f10 <UART_SetConfig+0xec>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8006e8e:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e90:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006e92:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8006e96:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8006e9a:	66a2      	str	r2, [r4, #104]	@ 0x68

  return ret;
}
 8006e9c:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e9e:	4b7b      	ldr	r3, [pc, #492]	@ (800708c <UART_SetConfig+0x268>)
 8006ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ea4:	f003 030c 	and.w	r3, r3, #12
 8006ea8:	2b0c      	cmp	r3, #12
 8006eaa:	d8f0      	bhi.n	8006e8e <UART_SetConfig+0x6a>
 8006eac:	a201      	add	r2, pc, #4	@ (adr r2, 8006eb4 <UART_SetConfig+0x90>)
 8006eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb2:	bf00      	nop
 8006eb4:	08006fb9 	.word	0x08006fb9
 8006eb8:	08006e8f 	.word	0x08006e8f
 8006ebc:	08006e8f 	.word	0x08006e8f
 8006ec0:	08006e8f 	.word	0x08006e8f
 8006ec4:	08006f27 	.word	0x08006f27
 8006ec8:	08006e8f 	.word	0x08006e8f
 8006ecc:	08006e8f 	.word	0x08006e8f
 8006ed0:	08006e8f 	.word	0x08006e8f
 8006ed4:	08006f7b 	.word	0x08006f7b
 8006ed8:	08006e8f 	.word	0x08006e8f
 8006edc:	08006e8f 	.word	0x08006e8f
 8006ee0:	08006e8f 	.word	0x08006e8f
 8006ee4:	08006f49 	.word	0x08006f49
 8006ee8:	4b68      	ldr	r3, [pc, #416]	@ (800708c <UART_SetConfig+0x268>)
 8006eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eee:	f003 0303 	and.w	r3, r3, #3
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d041      	beq.n	8006f7a <UART_SetConfig+0x156>
 8006ef6:	2b03      	cmp	r3, #3
 8006ef8:	d026      	beq.n	8006f48 <UART_SetConfig+0x124>
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d013      	beq.n	8006f26 <UART_SetConfig+0x102>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006efe:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006f02:	f000 80ac 	beq.w	800705e <UART_SetConfig+0x23a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f06:	f7ff fac9 	bl	800649c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006f0a:	b3a0      	cbz	r0, 8006f76 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f0c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006f0e:	e020      	b.n	8006f52 <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f10:	4b5e      	ldr	r3, [pc, #376]	@ (800708c <UART_SetConfig+0x268>)
 8006f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f16:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f1a:	2b80      	cmp	r3, #128	@ 0x80
 8006f1c:	d02d      	beq.n	8006f7a <UART_SetConfig+0x156>
 8006f1e:	f200 808e 	bhi.w	800703e <UART_SetConfig+0x21a>
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d048      	beq.n	8006fb8 <UART_SetConfig+0x194>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f26:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006f2a:	f000 809e 	beq.w	800706a <UART_SetConfig+0x246>
        pclk = HAL_RCC_GetSysClockFreq();
 8006f2e:	f7ff f961 	bl	80061f4 <HAL_RCC_GetSysClockFreq>
        break;
 8006f32:	e7ea      	b.n	8006f0a <UART_SetConfig+0xe6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f34:	4b55      	ldr	r3, [pc, #340]	@ (800708c <UART_SetConfig+0x268>)
 8006f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f3a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006f3e:	2b20      	cmp	r3, #32
 8006f40:	d01b      	beq.n	8006f7a <UART_SetConfig+0x156>
 8006f42:	d9ee      	bls.n	8006f22 <UART_SetConfig+0xfe>
 8006f44:	2b30      	cmp	r3, #48	@ 0x30
 8006f46:	d1a2      	bne.n	8006e8e <UART_SetConfig+0x6a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f48:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006f4c:	d019      	beq.n	8006f82 <UART_SetConfig+0x15e>
        pclk = (uint32_t) LSE_VALUE;
 8006f4e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f52:	6863      	ldr	r3, [r4, #4]
 8006f54:	4a4e      	ldr	r2, [pc, #312]	@ (8007090 <UART_SetConfig+0x26c>)
 8006f56:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8006f5a:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f5e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f62:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006f66:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f6a:	f1a0 0310 	sub.w	r3, r0, #16
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d88d      	bhi.n	8006e8e <UART_SetConfig+0x6a>
          huart->Instance->BRR = usartdiv;
 8006f72:	6823      	ldr	r3, [r4, #0]
 8006f74:	60d8      	str	r0, [r3, #12]
        pclk = (uint32_t) HSI_VALUE;
 8006f76:	2000      	movs	r0, #0
 8006f78:	e78a      	b.n	8006e90 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f7a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8006f7e:	4845      	ldr	r0, [pc, #276]	@ (8007094 <UART_SetConfig+0x270>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f80:	d1e7      	bne.n	8006f52 <UART_SetConfig+0x12e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f82:	6862      	ldr	r2, [r4, #4]
 8006f84:	4b42      	ldr	r3, [pc, #264]	@ (8007090 <UART_SetConfig+0x26c>)
 8006f86:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8006f8a:	fbb0 f0f1 	udiv	r0, r0, r1
 8006f8e:	0853      	lsrs	r3, r2, #1
 8006f90:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f94:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f98:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f9c:	f1a3 0210 	sub.w	r2, r3, #16
 8006fa0:	428a      	cmp	r2, r1
 8006fa2:	f63f af74 	bhi.w	8006e8e <UART_SetConfig+0x6a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fa6:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8006faa:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fac:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006fae:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	60cb      	str	r3, [r1, #12]
 8006fb6:	e7de      	b.n	8006f76 <UART_SetConfig+0x152>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fb8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006fbc:	d049      	beq.n	8007052 <UART_SetConfig+0x22e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fbe:	f7ff fa5b 	bl	8006478 <HAL_RCC_GetPCLK1Freq>
        break;
 8006fc2:	e7a2      	b.n	8006f0a <UART_SetConfig+0xe6>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fc4:	4311      	orrs	r1, r2
 8006fc6:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fca:	4930      	ldr	r1, [pc, #192]	@ (800708c <UART_SetConfig+0x268>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fcc:	f022 020f 	bic.w	r2, r2, #15
 8006fd0:	432a      	orrs	r2, r5
 8006fd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fd4:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8006fd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006fdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fe0:	d046      	beq.n	8007070 <UART_SetConfig+0x24c>
 8006fe2:	d82f      	bhi.n	8007044 <UART_SetConfig+0x220>
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d03d      	beq.n	8007064 <UART_SetConfig+0x240>
        pclk = HAL_RCC_GetSysClockFreq();
 8006fe8:	f7ff f904 	bl	80061f4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006fec:	2800      	cmp	r0, #0
 8006fee:	d0c2      	beq.n	8006f76 <UART_SetConfig+0x152>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ff0:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ff2:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ff4:	4b26      	ldr	r3, [pc, #152]	@ (8007090 <UART_SetConfig+0x26c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ff6:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ffa:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8006ffe:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007002:	4299      	cmp	r1, r3
 8007004:	f63f af43 	bhi.w	8006e8e <UART_SetConfig+0x6a>
 8007008:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 800700c:	f63f af3f 	bhi.w	8006e8e <UART_SetConfig+0x6a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007010:	2300      	movs	r3, #0
 8007012:	4619      	mov	r1, r3
 8007014:	f7f9 f900 	bl	8000218 <__aeabi_uldivmod>
 8007018:	0872      	lsrs	r2, r6, #1
 800701a:	0203      	lsls	r3, r0, #8
 800701c:	0209      	lsls	r1, r1, #8
 800701e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8007022:	1898      	adds	r0, r3, r2
 8007024:	f141 0100 	adc.w	r1, r1, #0
 8007028:	4632      	mov	r2, r6
 800702a:	2300      	movs	r3, #0
 800702c:	f7f9 f8f4 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007030:	4b19      	ldr	r3, [pc, #100]	@ (8007098 <UART_SetConfig+0x274>)
 8007032:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8007036:	429a      	cmp	r2, r3
 8007038:	f63f af29 	bhi.w	8006e8e <UART_SetConfig+0x6a>
 800703c:	e799      	b.n	8006f72 <UART_SetConfig+0x14e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800703e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007040:	d082      	beq.n	8006f48 <UART_SetConfig+0x124>
 8007042:	e724      	b.n	8006e8e <UART_SetConfig+0x6a>
 8007044:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007048:	f47f af21 	bne.w	8006e8e <UART_SetConfig+0x6a>
        pclk = (uint32_t) LSE_VALUE;
 800704c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007050:	e7cf      	b.n	8006ff2 <UART_SetConfig+0x1ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007052:	f7ff fa11 	bl	8006478 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007056:	2800      	cmp	r0, #0
 8007058:	d08d      	beq.n	8006f76 <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800705a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800705c:	e791      	b.n	8006f82 <UART_SetConfig+0x15e>
        pclk = HAL_RCC_GetPCLK2Freq();
 800705e:	f7ff fa1d 	bl	800649c <HAL_RCC_GetPCLK2Freq>
        break;
 8007062:	e7f8      	b.n	8007056 <UART_SetConfig+0x232>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007064:	f7ff fa08 	bl	8006478 <HAL_RCC_GetPCLK1Freq>
        break;
 8007068:	e7c0      	b.n	8006fec <UART_SetConfig+0x1c8>
        pclk = HAL_RCC_GetSysClockFreq();
 800706a:	f7ff f8c3 	bl	80061f4 <HAL_RCC_GetSysClockFreq>
        break;
 800706e:	e7f2      	b.n	8007056 <UART_SetConfig+0x232>
        pclk = (uint32_t) HSI_VALUE;
 8007070:	4808      	ldr	r0, [pc, #32]	@ (8007094 <UART_SetConfig+0x270>)
 8007072:	e7be      	b.n	8006ff2 <UART_SetConfig+0x1ce>
 8007074:	cfff69f3 	.word	0xcfff69f3
 8007078:	40008000 	.word	0x40008000
 800707c:	40013800 	.word	0x40013800
 8007080:	40004400 	.word	0x40004400
 8007084:	40004800 	.word	0x40004800
 8007088:	40004c00 	.word	0x40004c00
 800708c:	40021000 	.word	0x40021000
 8007090:	08009890 	.word	0x08009890
 8007094:	00f42400 	.word	0x00f42400
 8007098:	000ffcff 	.word	0x000ffcff

0800709c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800709c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800709e:	071a      	lsls	r2, r3, #28
{
 80070a0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80070a2:	d506      	bpl.n	80070b2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80070a4:	6801      	ldr	r1, [r0, #0]
 80070a6:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80070a8:	684a      	ldr	r2, [r1, #4]
 80070aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80070ae:	4322      	orrs	r2, r4
 80070b0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070b2:	07dc      	lsls	r4, r3, #31
 80070b4:	d506      	bpl.n	80070c4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070b6:	6801      	ldr	r1, [r0, #0]
 80070b8:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80070ba:	684a      	ldr	r2, [r1, #4]
 80070bc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80070c0:	4322      	orrs	r2, r4
 80070c2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070c4:	0799      	lsls	r1, r3, #30
 80070c6:	d506      	bpl.n	80070d6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070c8:	6801      	ldr	r1, [r0, #0]
 80070ca:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80070cc:	684a      	ldr	r2, [r1, #4]
 80070ce:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80070d2:	4322      	orrs	r2, r4
 80070d4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070d6:	075a      	lsls	r2, r3, #29
 80070d8:	d506      	bpl.n	80070e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070da:	6801      	ldr	r1, [r0, #0]
 80070dc:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80070de:	684a      	ldr	r2, [r1, #4]
 80070e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80070e4:	4322      	orrs	r2, r4
 80070e6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070e8:	06dc      	lsls	r4, r3, #27
 80070ea:	d506      	bpl.n	80070fa <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070ec:	6801      	ldr	r1, [r0, #0]
 80070ee:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80070f0:	688a      	ldr	r2, [r1, #8]
 80070f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070f6:	4322      	orrs	r2, r4
 80070f8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070fa:	0699      	lsls	r1, r3, #26
 80070fc:	d506      	bpl.n	800710c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80070fe:	6801      	ldr	r1, [r0, #0]
 8007100:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8007102:	688a      	ldr	r2, [r1, #8]
 8007104:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007108:	4322      	orrs	r2, r4
 800710a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800710c:	065a      	lsls	r2, r3, #25
 800710e:	d509      	bpl.n	8007124 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007110:	6801      	ldr	r1, [r0, #0]
 8007112:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8007114:	684a      	ldr	r2, [r1, #4]
 8007116:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800711a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800711c:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007120:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007122:	d00b      	beq.n	800713c <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007124:	061b      	lsls	r3, r3, #24
 8007126:	d506      	bpl.n	8007136 <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007128:	6802      	ldr	r2, [r0, #0]
 800712a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800712c:	6853      	ldr	r3, [r2, #4]
 800712e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8007132:	430b      	orrs	r3, r1
 8007134:	6053      	str	r3, [r2, #4]
  }
}
 8007136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800713a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800713c:	684a      	ldr	r2, [r1, #4]
 800713e:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8007140:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8007144:	4322      	orrs	r2, r4
 8007146:	604a      	str	r2, [r1, #4]
 8007148:	e7ec      	b.n	8007124 <UART_AdvFeatureConfig+0x88>
 800714a:	bf00      	nop

0800714c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800714c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800714e:	2300      	movs	r3, #0
{
 8007150:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007152:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007156:	f7fd f9af 	bl	80044b8 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800715a:	6822      	ldr	r2, [r4, #0]
 800715c:	6813      	ldr	r3, [r2, #0]
 800715e:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8007160:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007162:	d40f      	bmi.n	8007184 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007164:	6813      	ldr	r3, [r2, #0]
 8007166:	0759      	lsls	r1, r3, #29
 8007168:	d431      	bmi.n	80071ce <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800716c:	2220      	movs	r2, #32
 800716e:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8007172:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8007174:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007178:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800717a:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 800717c:	2300      	movs	r3, #0
 800717e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8007182:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007184:	69d3      	ldr	r3, [r2, #28]
 8007186:	0298      	lsls	r0, r3, #10
 8007188:	d4ec      	bmi.n	8007164 <UART_CheckIdleState+0x18>
 800718a:	e00c      	b.n	80071a6 <UART_CheckIdleState+0x5a>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800718c:	6819      	ldr	r1, [r3, #0]
 800718e:	0749      	lsls	r1, r1, #29
 8007190:	461a      	mov	r2, r3
 8007192:	d505      	bpl.n	80071a0 <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007194:	69d9      	ldr	r1, [r3, #28]
 8007196:	0708      	lsls	r0, r1, #28
 8007198:	d44a      	bmi.n	8007230 <UART_CheckIdleState+0xe4>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800719a:	69d9      	ldr	r1, [r3, #28]
 800719c:	0509      	lsls	r1, r1, #20
 800719e:	d475      	bmi.n	800728c <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071a0:	69db      	ldr	r3, [r3, #28]
 80071a2:	0298      	lsls	r0, r3, #10
 80071a4:	d4de      	bmi.n	8007164 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071a6:	f7fd f987 	bl	80044b8 <HAL_GetTick>
 80071aa:	1b43      	subs	r3, r0, r5
 80071ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071b0:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071b2:	d3eb      	bcc.n	800718c <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80071b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071bc:	e843 2100 	strex	r1, r2, [r3]
 80071c0:	2900      	cmp	r1, #0
 80071c2:	d1f7      	bne.n	80071b4 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 80071c4:	2320      	movs	r3, #32
 80071c6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 80071ca:	2003      	movs	r0, #3
 80071cc:	e7d6      	b.n	800717c <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071ce:	69d3      	ldr	r3, [r2, #28]
 80071d0:	025b      	lsls	r3, r3, #9
 80071d2:	d4ca      	bmi.n	800716a <UART_CheckIdleState+0x1e>
 80071d4:	e00d      	b.n	80071f2 <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	0750      	lsls	r0, r2, #29
 80071da:	d507      	bpl.n	80071ec <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071dc:	69da      	ldr	r2, [r3, #28]
 80071de:	0711      	lsls	r1, r2, #28
 80071e0:	f100 8082 	bmi.w	80072e8 <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80071e4:	69da      	ldr	r2, [r3, #28]
 80071e6:	0512      	lsls	r2, r2, #20
 80071e8:	f100 80ac 	bmi.w	8007344 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071ec:	69db      	ldr	r3, [r3, #28]
 80071ee:	025b      	lsls	r3, r3, #9
 80071f0:	d4bb      	bmi.n	800716a <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071f2:	f7fd f961 	bl	80044b8 <HAL_GetTick>
 80071f6:	1b43      	subs	r3, r0, r5
 80071f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80071fc:	6823      	ldr	r3, [r4, #0]
 80071fe:	d3ea      	bcc.n	80071d6 <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007200:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007204:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007208:	e843 2100 	strex	r1, r2, [r3]
 800720c:	2900      	cmp	r1, #0
 800720e:	d1f7      	bne.n	8007200 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007210:	f103 0208 	add.w	r2, r3, #8
 8007214:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007218:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721c:	f103 0008 	add.w	r0, r3, #8
 8007220:	e840 2100 	strex	r1, r2, [r0]
 8007224:	2900      	cmp	r1, #0
 8007226:	d1f3      	bne.n	8007210 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 8007228:	2320      	movs	r3, #32
 800722a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 800722e:	e7cc      	b.n	80071ca <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007230:	2208      	movs	r2, #8
 8007232:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007234:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007238:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723c:	e843 2100 	strex	r1, r2, [r3]
 8007240:	2900      	cmp	r1, #0
 8007242:	d1f7      	bne.n	8007234 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007244:	4856      	ldr	r0, [pc, #344]	@ (80073a0 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007246:	f103 0208 	add.w	r2, r3, #8
 800724a:	e852 2f00 	ldrex	r2, [r2]
 800724e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007250:	f103 0508 	add.w	r5, r3, #8
 8007254:	e845 2100 	strex	r1, r2, [r5]
 8007258:	2900      	cmp	r1, #0
 800725a:	d1f4      	bne.n	8007246 <UART_CheckIdleState+0xfa>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800725c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 800725e:	2a01      	cmp	r2, #1
 8007260:	d00b      	beq.n	800727a <UART_CheckIdleState+0x12e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007262:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007264:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007266:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8007268:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800726c:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800726e:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8007270:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007274:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8007278:	e79c      	b.n	80071b4 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800727e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007282:	e843 2100 	strex	r1, r2, [r3]
 8007286:	2900      	cmp	r1, #0
 8007288:	d1f7      	bne.n	800727a <UART_CheckIdleState+0x12e>
 800728a:	e7ea      	b.n	8007262 <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800728c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007290:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007292:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007296:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729a:	e843 2100 	strex	r1, r2, [r3]
 800729e:	2900      	cmp	r1, #0
 80072a0:	d1f7      	bne.n	8007292 <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80072a2:	483f      	ldr	r0, [pc, #252]	@ (80073a0 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a4:	f103 0208 	add.w	r2, r3, #8
 80072a8:	e852 2f00 	ldrex	r2, [r2]
 80072ac:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ae:	f103 0508 	add.w	r5, r3, #8
 80072b2:	e845 2100 	strex	r1, r2, [r5]
 80072b6:	2900      	cmp	r1, #0
 80072b8:	d1f4      	bne.n	80072a4 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072ba:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80072bc:	2a01      	cmp	r2, #1
 80072be:	d00a      	beq.n	80072d6 <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072c0:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80072c2:	2120      	movs	r1, #32
 80072c4:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80072c8:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ca:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80072cc:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072d0:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 80072d4:	e76e      	b.n	80071b4 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d6:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072da:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072de:	e843 2100 	strex	r1, r2, [r3]
 80072e2:	2900      	cmp	r1, #0
 80072e4:	d1f7      	bne.n	80072d6 <UART_CheckIdleState+0x18a>
 80072e6:	e7eb      	b.n	80072c0 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072e8:	2208      	movs	r2, #8
 80072ea:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ec:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072f0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f4:	e843 2100 	strex	r1, r2, [r3]
 80072f8:	2900      	cmp	r1, #0
 80072fa:	d1f7      	bne.n	80072ec <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80072fc:	4828      	ldr	r0, [pc, #160]	@ (80073a0 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fe:	f103 0208 	add.w	r2, r3, #8
 8007302:	e852 2f00 	ldrex	r2, [r2]
 8007306:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007308:	f103 0508 	add.w	r5, r3, #8
 800730c:	e845 2100 	strex	r1, r2, [r5]
 8007310:	2900      	cmp	r1, #0
 8007312:	d1f4      	bne.n	80072fe <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007314:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007316:	2a01      	cmp	r2, #1
 8007318:	d00b      	beq.n	8007332 <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800731a:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800731c:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800731e:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8007320:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8007324:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007326:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8007328:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800732c:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8007330:	e766      	b.n	8007200 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007332:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007336:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	e843 2100 	strex	r1, r2, [r3]
 800733e:	2900      	cmp	r1, #0
 8007340:	d1f7      	bne.n	8007332 <UART_CheckIdleState+0x1e6>
 8007342:	e7ea      	b.n	800731a <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007344:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007348:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800734e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007352:	e843 2100 	strex	r1, r2, [r3]
 8007356:	2900      	cmp	r1, #0
 8007358:	d1f7      	bne.n	800734a <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800735a:	4811      	ldr	r0, [pc, #68]	@ (80073a0 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800735c:	f103 0208 	add.w	r2, r3, #8
 8007360:	e852 2f00 	ldrex	r2, [r2]
 8007364:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007366:	f103 0508 	add.w	r5, r3, #8
 800736a:	e845 2100 	strex	r1, r2, [r5]
 800736e:	2900      	cmp	r1, #0
 8007370:	d1f4      	bne.n	800735c <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007372:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007374:	2a01      	cmp	r2, #1
 8007376:	d00a      	beq.n	800738e <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007378:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800737a:	2120      	movs	r1, #32
 800737c:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8007380:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007382:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8007384:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007388:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 800738c:	e738      	b.n	8007200 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007392:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	e843 2100 	strex	r1, r2, [r3]
 800739a:	2900      	cmp	r1, #0
 800739c:	d1f7      	bne.n	800738e <UART_CheckIdleState+0x242>
 800739e:	e7eb      	b.n	8007378 <UART_CheckIdleState+0x22c>
 80073a0:	effffffe 	.word	0xeffffffe

080073a4 <HAL_UART_Init>:
  if (huart == NULL)
 80073a4:	b380      	cbz	r0, 8007408 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80073a6:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 80073aa:	b510      	push	{r4, lr}
 80073ac:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80073ae:	b333      	cbz	r3, 80073fe <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 80073b0:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073b2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 80073b4:	2324      	movs	r3, #36	@ 0x24
 80073b6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80073ba:	6813      	ldr	r3, [r2, #0]
 80073bc:	f023 0301 	bic.w	r3, r3, #1
 80073c0:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073c2:	b9c1      	cbnz	r1, 80073f6 <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073c4:	4620      	mov	r0, r4
 80073c6:	f7ff fd2d 	bl	8006e24 <UART_SetConfig>
 80073ca:	2801      	cmp	r0, #1
 80073cc:	d011      	beq.n	80073f2 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073ce:	6823      	ldr	r3, [r4, #0]
 80073d0:	685a      	ldr	r2, [r3, #4]
 80073d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80073d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073d8:	689a      	ldr	r2, [r3, #8]
 80073da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80073de:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80073e6:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80073e8:	601a      	str	r2, [r3, #0]
}
 80073ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80073ee:	f7ff bead 	b.w	800714c <UART_CheckIdleState>
}
 80073f2:	2001      	movs	r0, #1
 80073f4:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 80073f6:	4620      	mov	r0, r4
 80073f8:	f7ff fe50 	bl	800709c <UART_AdvFeatureConfig>
 80073fc:	e7e2      	b.n	80073c4 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80073fe:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8007402:	f7fb fee5 	bl	80031d0 <HAL_UART_MspInit>
 8007406:	e7d3      	b.n	80073b0 <HAL_UART_Init+0xc>
}
 8007408:	2001      	movs	r0, #1
 800740a:	4770      	bx	lr

0800740c <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800740c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007410:	2b01      	cmp	r3, #1
 8007412:	d017      	beq.n	8007444 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007414:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007416:	2324      	movs	r3, #36	@ 0x24
{
 8007418:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800741a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800741e:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007420:	6814      	ldr	r4, [r2, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007422:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8007424:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007428:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 800742c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800742e:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007430:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007432:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8007436:	2220      	movs	r2, #32
 8007438:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88

  return HAL_OK;
}
 800743c:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8007440:	4618      	mov	r0, r3
}
 8007442:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007444:	2002      	movs	r0, #2
}
 8007446:	4770      	bx	lr

08007448 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007448:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 800744c:	2a01      	cmp	r2, #1
 800744e:	d037      	beq.n	80074c0 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8007450:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007452:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007454:	2024      	movs	r0, #36	@ 0x24
{
 8007456:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8007458:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800745c:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800745e:	6810      	ldr	r0, [r2, #0]
 8007460:	f020 0001 	bic.w	r0, r0, #1
 8007464:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007466:	6890      	ldr	r0, [r2, #8]
 8007468:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 800746c:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800746e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007470:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007472:	b310      	cbz	r0, 80074ba <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007474:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007476:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8007478:	4d12      	ldr	r5, [pc, #72]	@ (80074c4 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800747a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800747e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007482:	4911      	ldr	r1, [pc, #68]	@ (80074c8 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8007484:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007488:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800748c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007490:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007494:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007496:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007498:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800749c:	fbb1 f1f5 	udiv	r1, r1, r5
 80074a0:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 80074a4:	2100      	movs	r1, #0
 80074a6:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80074aa:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074ac:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80074ae:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 80074b2:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80074b4:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 80074b8:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80074ba:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80074bc:	4608      	mov	r0, r1
 80074be:	e7ef      	b.n	80074a0 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80074c0:	2002      	movs	r0, #2
}
 80074c2:	4770      	bx	lr
 80074c4:	080098a8 	.word	0x080098a8
 80074c8:	080098b0 	.word	0x080098b0

080074cc <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80074cc:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80074d0:	2a01      	cmp	r2, #1
 80074d2:	d037      	beq.n	8007544 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80074d4:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074d6:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80074d8:	2024      	movs	r0, #36	@ 0x24
{
 80074da:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80074dc:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074e0:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80074e2:	6810      	ldr	r0, [r2, #0]
 80074e4:	f020 0001 	bic.w	r0, r0, #1
 80074e8:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80074ea:	6890      	ldr	r0, [r2, #8]
 80074ec:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 80074f0:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074f2:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80074f4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074f6:	b310      	cbz	r0, 800753e <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074f8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80074fa:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80074fc:	4d12      	ldr	r5, [pc, #72]	@ (8007548 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074fe:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007502:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007506:	4911      	ldr	r1, [pc, #68]	@ (800754c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007508:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800750c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007510:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007514:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007518:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800751a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800751c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007520:	fbb1 f1f5 	udiv	r1, r1, r5
 8007524:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8007528:	2100      	movs	r1, #0
 800752a:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800752e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007530:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007532:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8007536:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007538:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 800753c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800753e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007540:	4608      	mov	r0, r1
 8007542:	e7ef      	b.n	8007524 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007544:	2002      	movs	r0, #2
}
 8007546:	4770      	bx	lr
 8007548:	080098a8 	.word	0x080098a8
 800754c:	080098b0 	.word	0x080098b0

08007550 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8007550:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8007552:	8840      	ldrh	r0, [r0, #2]
 8007554:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 8007558:	0c00      	lsrs	r0, r0, #16
 800755a:	4770      	bx	lr

0800755c <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 800755c:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 800755e:	8803      	ldrh	r3, [r0, #0]
 8007560:	140d      	asrs	r5, r1, #16
 8007562:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 8007564:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 8007568:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 800756c:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 8007570:	428b      	cmp	r3, r1
{
 8007572:	b084      	sub	sp, #16
    if (square_sum > square_limit)
 8007574:	da0f      	bge.n	8007596 <Circle_Limitation+0x3a>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 8007576:	8846      	ldrh	r6, [r0, #2]
 8007578:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 800757c:	4282      	cmp	r2, r0
 800757e:	dd13      	ble.n	80075a8 <Circle_Limitation+0x4c>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 8007580:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8007582:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 8007586:	bfb8      	it	lt
 8007588:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 800758a:	f7fa f929 	bl	80017e0 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 800758e:	2c00      	cmp	r4, #0
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
      local_vqd.d = (int16_t)new_d;
 8007590:	b235      	sxth	r5, r6
        if (Vqd.q < 0)
 8007592:	db0e      	blt.n	80075b2 <Circle_Limitation+0x56>
      local_vqd.q = (int16_t)new_q;
 8007594:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 8007596:	b2a4      	uxth	r4, r4
 8007598:	2000      	movs	r0, #0
 800759a:	f364 000f 	bfi	r0, r4, #0, #16
 800759e:	b2ad      	uxth	r5, r5
 80075a0:	f365 401f 	bfi	r0, r5, #16, #16
}
 80075a4:	b004      	add	sp, #16
 80075a6:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 80075a8:	1a98      	subs	r0, r3, r2
 80075aa:	f7fa f919 	bl	80017e0 <MCM_Sqrt>
        if (Vqd.q < 0)
 80075ae:	2c00      	cmp	r4, #0
 80075b0:	daf0      	bge.n	8007594 <Circle_Limitation+0x38>
          new_q = - new_q;
 80075b2:	4240      	negs	r0, r0
      local_vqd.q = (int16_t)new_q;
 80075b4:	b204      	sxth	r4, r0
      local_vqd.d = (int16_t)new_d;
 80075b6:	e7ee      	b.n	8007596 <Circle_Limitation+0x3a>

080075b8 <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 80075b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80075ba:	7fc3      	ldrb	r3, [r0, #31]
 80075bc:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 80075c0:	429a      	cmp	r2, r3
{
 80075c2:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80075c4:	d002      	beq.n	80075cc <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 80075c6:	3301      	adds	r3, #1
 80075c8:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 80075ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 80075cc:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 80075d2:	2d00      	cmp	r5, #0
 80075d4:	d02f      	beq.n	8007636 <MCPA_dataLog+0x7e>
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 80075d6:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80075d8:	8ba2      	ldrh	r2, [r4, #28]
 80075da:	42aa      	cmp	r2, r5
 80075dc:	d31a      	bcc.n	8007614 <MCPA_dataLog+0x5c>
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80075de:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 80075e2:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80075e4:	2e00      	cmp	r6, #0
 80075e6:	d07a      	beq.n	80076de <MCPA_dataLog+0x126>
 80075e8:	68a2      	ldr	r2, [r4, #8]
 80075ea:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 80075ee:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 80075f0:	f852 0f04 	ldr.w	r0, [r2, #4]!
 80075f4:	8800      	ldrh	r0, [r0, #0]
 80075f6:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 80075fa:	8b25      	ldrh	r5, [r4, #24]
 80075fc:	3502      	adds	r5, #2
 80075fe:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007600:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007602:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007604:	d1f4      	bne.n	80075f0 <MCPA_dataLog+0x38>
        if (pHandle->MFRateBuff < 254U)
 8007606:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 800760a:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 800760c:	2bfd      	cmp	r3, #253	@ 0xfd
 800760e:	d96b      	bls.n	80076e8 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007610:	4295      	cmp	r5, r2
 8007612:	d9da      	bls.n	80075ca <MCPA_dataLog+0x12>
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8007614:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 8007618:	2bfe      	cmp	r3, #254	@ 0xfe
 800761a:	d04a      	beq.n	80076b2 <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 800761c:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 8007620:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 8007622:	8b22      	ldrh	r2, [r4, #24]
 8007624:	6820      	ldr	r0, [r4, #0]
 8007626:	3202      	adds	r2, #2
 8007628:	2309      	movs	r3, #9
 800762a:	6845      	ldr	r5, [r0, #4]
 800762c:	b292      	uxth	r2, r2
 800762e:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8007630:	2300      	movs	r3, #0
 8007632:	8323      	strh	r3, [r4, #24]
}
 8007634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8007636:	4601      	mov	r1, r0
 8007638:	2209      	movs	r2, #9
 800763a:	f851 0b14 	ldr.w	r0, [r1], #20
 800763e:	6803      	ldr	r3, [r0, #0]
 8007640:	4798      	blx	r3
 8007642:	b390      	cbz	r0, 80076aa <MCPA_dataLog+0xf2>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007644:	4b3a      	ldr	r3, [pc, #232]	@ (8007730 <MCPA_dataLog+0x178>)
          logValue = (uint32_t *)pHandle->currentBuffer; //cstat !MISRAC2012-Rule-11.3
 8007646:	6961      	ldr	r1, [r4, #20]
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 800764c:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 8007650:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8007654:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8007658:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 800765a:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 800765c:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 800765e:	d101      	bne.n	8007664 <MCPA_dataLog+0xac>
 8007660:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007662:	e7b9      	b.n	80075d8 <MCPA_dataLog+0x20>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007664:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007668:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 800766c:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 8007670:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007674:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007678:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 800767c:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 800767e:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 8007680:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007684:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007688:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 800768a:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
 800768e:	0092      	lsls	r2, r2, #2
            pHandle->HFRateBuff          = pHandle->HFRate;
 8007690:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007694:	f001 feec 	bl	8009470 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8007698:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 800769c:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 80076a0:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 80076a4:	441a      	add	r2, r3
 80076a6:	f001 fee3 	bl	8009470 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80076aa:	8b25      	ldrh	r5, [r4, #24]
 80076ac:	2d00      	cmp	r5, #0
 80076ae:	d192      	bne.n	80075d6 <MCPA_dataLog+0x1e>
}
 80076b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076b2:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80076b6:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 80076ba:	4418      	add	r0, r3
 80076bc:	4283      	cmp	r3, r0
 80076be:	daad      	bge.n	800761c <MCPA_dataLog+0x64>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80076c0:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80076c2:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80076c4:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80076c8:	6812      	ldr	r2, [r2, #0]
 80076ca:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076cc:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80076ce:	5cf3      	ldrb	r3, [r6, r3]
 80076d0:	442b      	add	r3, r5
 80076d2:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076d4:	b2d3      	uxtb	r3, r2
 80076d6:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80076d8:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076da:	dbf3      	blt.n	80076c4 <MCPA_dataLog+0x10c>
 80076dc:	e79e      	b.n	800761c <MCPA_dataLog+0x64>
        if (pHandle->MFRateBuff < 254U)
 80076de:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
 80076e2:	2bfd      	cmp	r3, #253	@ 0xfd
 80076e4:	f63f af71 	bhi.w	80075ca <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 80076e8:	f894 0020 	ldrb.w	r0, [r4, #32]
 80076ec:	4298      	cmp	r0, r3
 80076ee:	d005      	beq.n	80076fc <MCPA_dataLog+0x144>
            pHandle->MFIndex ++;
 80076f0:	3001      	adds	r0, #1
 80076f2:	f884 0020 	strb.w	r0, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80076f6:	42aa      	cmp	r2, r5
 80076f8:	d390      	bcc.n	800761c <MCPA_dataLog+0x64>
}
 80076fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80076fc:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 8007700:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8007702:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007704:	42be      	cmp	r6, r7
            pHandle->MFIndex = 0U;
 8007706:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800770a:	daf4      	bge.n	80076f6 <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 800770c:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007710:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007714:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800771c:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007720:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007722:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007724:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007726:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007728:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800772a:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800772c:	dbf2      	blt.n	8007714 <MCPA_dataLog+0x15c>
 800772e:	e76f      	b.n	8007610 <MCPA_dataLog+0x58>
 8007730:	20001bc0 	.word	0x20001bc0

08007734 <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8007734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007738:	880f      	ldrh	r7, [r1, #0]
{
 800773a:	4604      	mov	r4, r0

    if (buffSize == 0U)
 800773c:	2f00      	cmp	r7, #0
 800773e:	d046      	beq.n	80077ce <MCPA_cfgLog+0x9a>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8007740:	6803      	ldr	r3, [r0, #0]
 8007742:	89db      	ldrh	r3, [r3, #14]
 8007744:	42bb      	cmp	r3, r7
 8007746:	d33f      	bcc.n	80077c8 <MCPA_cfgLog+0x94>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8007748:	788b      	ldrb	r3, [r1, #2]
 800774a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 800774e:	f891 8003 	ldrb.w	r8, [r1, #3]
 8007752:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8007756:	790b      	ldrb	r3, [r1, #4]
 8007758:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 800775c:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 800775e:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8007760:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8007764:	4443      	add	r3, r8
 8007766:	4293      	cmp	r3, r2
 8007768:	dc57      	bgt.n	800781a <MCPA_cfgLog+0xe6>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 800776a:	1d8e      	adds	r6, r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 800776c:	2b00      	cmp	r3, #0
 800776e:	d057      	beq.n	8007820 <MCPA_cfgLog+0xec>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8007770:	f04f 0800 	mov.w	r8, #0
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007774:	4645      	mov	r5, r8
 8007776:	e011      	b.n	800779c <MCPA_cfgLog+0x68>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)HF_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : HF_GetIDSize(newID);
 8007778:	68e3      	ldr	r3, [r4, #12]
 800777a:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 800777c:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 800777e:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8007782:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8007786:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007788:	f105 0c01 	add.w	ip, r5, #1
 800778c:	fa5f f58c 	uxtb.w	r5, ip
 8007790:	440b      	add	r3, r1
          logSize = logSize+pHandle->dataSizeTable[i];
 8007792:	4442      	add	r2, r8
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007794:	429d      	cmp	r5, r3
          logSize = logSize+pHandle->dataSizeTable[i];
 8007796:	fa1f f882 	uxth.w	r8, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 800779a:	da11      	bge.n	80077c0 <MCPA_cfgLog+0x8c>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 800779c:	f836 9b02 	ldrh.w	r9, [r6], #2
          (void)HF_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 80077a0:	6861      	ldr	r1, [r4, #4]
 80077a2:	4648      	mov	r0, r9
 80077a4:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80077a8:	f7f9 fa5e 	bl	8000c68 <HF_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : HF_GetIDSize(newID);
 80077ac:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 80077b0:	42ab      	cmp	r3, r5
 80077b2:	f04f 0002 	mov.w	r0, #2
 80077b6:	d8df      	bhi.n	8007778 <MCPA_cfgLog+0x44>
 80077b8:	4648      	mov	r0, r9
 80077ba:	f7f9 fa49 	bl	8000c50 <HF_GetIDSize>
 80077be:	e7db      	b.n	8007778 <MCPA_cfgLog+0x44>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 80077c0:	f108 0206 	add.w	r2, r8, #6
 80077c4:	4297      	cmp	r7, r2
 80077c6:	d210      	bcs.n	80077ea <MCPA_cfgLog+0xb6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 80077c8:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 80077ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 80077ce:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 80077d0:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0U)
 80077d4:	b9ab      	cbnz	r3, 8007802 <MCPA_cfgLog+0xce>
  pHandle->bufferIndex = 0U;
 80077d6:	2300      	movs	r3, #0
 80077d8:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff    = 0U;
 80077da:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex     = 0U;
 80077de:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 80077e0:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 80077e4:	2000      	movs	r0, #0
}
 80077e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 80077ea:	3f02      	subs	r7, #2
 80077ec:	eba7 0708 	sub.w	r7, r7, r8
 80077f0:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 80077f2:	7833      	ldrb	r3, [r6, #0]
 80077f4:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
          if (0U == pHandle->Mark)
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1f3      	bne.n	80077e4 <MCPA_cfgLog+0xb0>
  if (pHandle->bufferIndex > 0U)
 80077fc:	8b23      	ldrh	r3, [r4, #24]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d0e9      	beq.n	80077d6 <MCPA_cfgLog+0xa2>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007802:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8007804:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8007808:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 800780a:	8b22      	ldrh	r2, [r4, #24]
 800780c:	6820      	ldr	r0, [r4, #0]
 800780e:	3202      	adds	r2, #2
 8007810:	6845      	ldr	r5, [r0, #4]
 8007812:	b292      	uxth	r2, r2
 8007814:	2309      	movs	r3, #9
 8007816:	47a8      	blx	r5
 8007818:	e7dd      	b.n	80077d6 <MCPA_cfgLog+0xa2>
        result = MCP_ERROR_BAD_RAW_FORMAT;
 800781a:	200a      	movs	r0, #10
}
 800781c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007820:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8007822:	4698      	mov	r8, r3
 8007824:	e7ce      	b.n	80077c4 <MCPA_cfgLog+0x90>
 8007826:	bf00      	nop

08007828 <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8007828:	7803      	ldrb	r3, [r0, #0]
 800782a:	b94b      	cbnz	r3, 8007840 <NTC_Init+0x18>
    {
      pHandle->hAvTemp_d = ((pHandle->hSensitivity > 0 ) ? 0U : 0xFFFFU);
 800782c:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
 8007830:	2b00      	cmp	r3, #0
 8007832:	bfcc      	ite	gt
 8007834:	2300      	movgt	r3, #0
 8007836:	2301      	movle	r3, #1
 8007838:	425b      	negs	r3, r3
 800783a:	b29b      	uxth	r3, r3
 800783c:	8043      	strh	r3, [r0, #2]
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 800783e:	4770      	bx	lr
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007840:	8883      	ldrh	r3, [r0, #4]
      pHandle->hAvTemp_d = ((pHandle->hSensitivity > 0 ) ? 0U : 0xFFFFU);
 8007842:	8043      	strh	r3, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8007844:	2200      	movs	r2, #0
 8007846:	8102      	strh	r2, [r0, #8]
}
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop

0800784c <NTC_CalcAvTemp>:
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 800784c:	7802      	ldrb	r2, [r0, #0]
{
 800784e:	4603      	mov	r3, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8007850:	b9da      	cbnz	r2, 800788a <NTC_CalcAvTemp+0x3e>
    {
      uint16_t hAux = rawValue;

      if (0xFFFFU == hAux)
 8007852:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8007856:	4281      	cmp	r1, r0
      {
        /* Nothing to do */
      }
      else
      {
        pHandle->hAvTemp_d += (hAux - pHandle->hAvTemp_d) >> 8U;
 8007858:	885a      	ldrh	r2, [r3, #2]
      if (0xFFFFU == hAux)
 800785a:	d004      	beq.n	8007866 <NTC_CalcAvTemp+0x1a>
        pHandle->hAvTemp_d += (hAux - pHandle->hAvTemp_d) >> 8U;
 800785c:	1a89      	subs	r1, r1, r2
 800785e:	eb02 2221 	add.w	r2, r2, r1, asr #8
 8007862:	b292      	uxth	r2, r2
 8007864:	805a      	strh	r2, [r3, #2]
  if (pHandle->hSensitivity > 0 )
 8007866:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 800786a:	8959      	ldrh	r1, [r3, #10]
  if (pHandle->hSensitivity > 0 )
 800786c:	2800      	cmp	r0, #0
 800786e:	dd07      	ble.n	8007880 <NTC_CalcAvTemp+0x34>
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8007870:	428a      	cmp	r2, r1
 8007872:	d80d      	bhi.n	8007890 <NTC_CalcAvTemp+0x44>
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8007874:	8999      	ldrh	r1, [r3, #12]
 8007876:	4291      	cmp	r1, r2
 8007878:	d807      	bhi.n	800788a <NTC_CalcAvTemp+0x3e>
      hFault = pHandle->hFaultState;
 800787a:	8918      	ldrh	r0, [r3, #8]
      }
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 800787c:	8118      	strh	r0, [r3, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 800787e:	4770      	bx	lr
    if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
 8007880:	428a      	cmp	r2, r1
 8007882:	d305      	bcc.n	8007890 <NTC_CalcAvTemp+0x44>
    else if (pHandle->hAvTemp_d > pHandle->hOverTempDeactThreshold)
 8007884:	8999      	ldrh	r1, [r3, #12]
 8007886:	4291      	cmp	r1, r2
 8007888:	d2f7      	bcs.n	800787a <NTC_CalcAvTemp+0x2e>
 800788a:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 800788c:	8118      	strh	r0, [r3, #8]
}
 800788e:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 8007890:	2008      	movs	r0, #8
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8007892:	8118      	strh	r0, [r3, #8]
}
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop

08007898 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8007898:	7803      	ldrb	r3, [r0, #0]
 800789a:	b95b      	cbnz	r3, 80078b4 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 800789c:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 800789e:	6901      	ldr	r1, [r0, #16]
      wTemp *= pHandle->hSensitivity;
 80078a0:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 80078a4:	8a80      	ldrh	r0, [r0, #20]
      wTemp -= ((int32_t)pHandle->wV0);
 80078a6:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 80078a8:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 80078ac:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 80078b0:	b200      	sxth	r0, r0
 80078b2:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 80078b4:	88c0      	ldrh	r0, [r0, #6]
}
 80078b6:	b200      	sxth	r0, r0
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop

080078bc <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 80078bc:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 80078be:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 80078c0:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 80078c2:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 80078c4:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 80078c6:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 80078c8:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80078ca:	4770      	bx	lr

080078cc <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 80078cc:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80078ce:	4770      	bx	lr

080078d0 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 80078d0:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80078d2:	4770      	bx	lr

080078d4 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 80078d4:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop

080078dc <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 80078dc:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80078e0:	4770      	bx	lr
 80078e2:	bf00      	nop

080078e4 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 80078e4:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 80078e6:	4770      	bx	lr

080078e8 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 80078e8:	8b80      	ldrh	r0, [r0, #28]
 80078ea:	4770      	bx	lr

080078ec <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80078ec:	2301      	movs	r3, #1
 80078ee:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 80078f0:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 80078f2:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop

080078f8 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 80078f8:	8bc0      	ldrh	r0, [r0, #30]
 80078fa:	4770      	bx	lr

080078fc <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 80078fc:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80078fe:	4770      	bx	lr

08007900 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8007900:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007902:	4770      	bx	lr

08007904 <PID_SetKIDivisorPOW2>:
{
 8007904:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007906:	2301      	movs	r3, #1
{
 8007908:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 800790a:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 800790c:	f647 71ff 	movw	r1, #32767	@ 0x7fff
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8007910:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8007912:	8343      	strh	r3, [r0, #26]
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007914:	40a1      	lsls	r1, r4
{
 8007916:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007918:	f7ff fff2 	bl	8007900 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 800791c:	4902      	ldr	r1, [pc, #8]	@ (8007928 <PID_SetKIDivisorPOW2+0x24>)
 800791e:	4628      	mov	r0, r5
 8007920:	40a1      	lsls	r1, r4
 8007922:	f7ff ffeb 	bl	80078fc <PID_SetLowerIntegralTermLimit>
}
 8007926:	bd38      	pop	{r3, r4, r5, pc}
 8007928:	ffff8001 	.word	0xffff8001

0800792c <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 800792c:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 800792e:	4770      	bx	lr

08007930 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8007930:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop

08007938 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8007938:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 800793a:	4770      	bx	lr

0800793c <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 800793c:	2301      	movs	r3, #1
 800793e:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8007940:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007942:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop

08007948 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007948:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 800794c:	4603      	mov	r3, r0
 800794e:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8007950:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8007954:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8007958:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 800795c:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8007960:	b17c      	cbz	r4, 8007982 <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8007962:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007966:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 800796a:	eb15 0e01 	adds.w	lr, r5, r1
 800796e:	d41d      	bmi.n	80079ac <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8007970:	420d      	tst	r5, r1
 8007972:	4914      	ldr	r1, [pc, #80]	@ (80079c4 <PI_Controller+0x7c>)
 8007974:	bf48      	it	mi
 8007976:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007978:	45a6      	cmp	lr, r4
 800797a:	dc02      	bgt.n	8007982 <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 800797c:	691c      	ldr	r4, [r3, #16]
 800797e:	4574      	cmp	r4, lr
 8007980:	dd1d      	ble.n	80079be <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8007982:	8b99      	ldrh	r1, [r3, #28]
 8007984:	410a      	asrs	r2, r1
 8007986:	8bd9      	ldrh	r1, [r3, #30]
 8007988:	fa44 f101 	asr.w	r1, r4, r1
 800798c:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 800798e:	4290      	cmp	r0, r2
 8007990:	da03      	bge.n	800799a <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8007992:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8007994:	4414      	add	r4, r2
 8007996:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8007998:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 800799a:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 800799c:	bfc5      	ittet	gt
 800799e:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 80079a2:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 80079a4:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 80079a6:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 80079a8:	609c      	str	r4, [r3, #8]
}
 80079aa:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 80079ac:	2d00      	cmp	r5, #0
 80079ae:	dde3      	ble.n	8007978 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 80079b0:	2900      	cmp	r1, #0
 80079b2:	dde1      	ble.n	8007978 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 80079b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80079b8:	428c      	cmp	r4, r1
 80079ba:	d1e2      	bne.n	8007982 <PI_Controller+0x3a>
            wIntegral_sum_temp = INT32_MAX;
 80079bc:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 80079be:	4674      	mov	r4, lr
 80079c0:	e7df      	b.n	8007982 <PI_Controller+0x3a>
 80079c2:	bf00      	nop
 80079c4:	80000001 	.word	0x80000001

080079c8 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 80079c8:	6882      	ldr	r2, [r0, #8]
{
 80079ca:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 80079cc:	8951      	ldrh	r1, [r2, #10]
 80079ce:	f8b2 e014 	ldrh.w	lr, [r2, #20]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 80079d2:	8913      	ldrh	r3, [r2, #8]
 80079d4:	f8b2 c012 	ldrh.w	ip, [r2, #18]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 80079d8:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 80079dc:	fb13 230c 	smlabb	r3, r3, ip, r2
 80079e0:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 80079e2:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 80079e6:	bfbc      	itt	lt
 80079e8:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 80079ec:	33ff      	addlt	r3, #255	@ 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 80079ee:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 80079f2:	bf48      	it	mi
 80079f4:	330f      	addmi	r3, #15
 80079f6:	eb02 1223 	add.w	r2, r2, r3, asr #4
 80079fa:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 80079fc:	f85d fb04 	ldr.w	pc, [sp], #4

08007a00 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8007a00:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007a02:	f9b0 3000 	ldrsh.w	r3, [r0]
 8007a06:	ee07 3a90 	vmov	s15, r3
{
 8007a0a:	ed2d 8b02 	vpush	{d8}
 8007a0e:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007a10:	68c0      	ldr	r0, [r0, #12]
 8007a12:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8007a16:	f7ff fd9b 	bl	8007550 <VBS_GetAvBusVoltage_V>
 8007a1a:	edd4 7a01 	vldr	s15, [r4, #4]
 8007a1e:	ee68 7a27 	vmul.f32	s15, s16, s15

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8007a22:	ecbd 8b02 	vpop	{d8}
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8007a26:	ee00 0a10 	vmov	s0, r0
 8007a2a:	eeb8 0a40 	vcvt.f32.u32	s0, s0
}
 8007a2e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007a32:	bd10      	pop	{r4, pc}

08007a34 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007a34:	6883      	ldr	r3, [r0, #8]
 8007a36:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007a3a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8007a3e:	b082      	sub	sp, #8
 8007a40:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007a42:	6883      	ldr	r3, [r0, #8]
 8007a44:	00da      	lsls	r2, r3, #3
 8007a46:	d418      	bmi.n	8007a7a <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency  */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8007a48:	4b2e      	ldr	r3, [pc, #184]	@ (8007b04 <R3_2_ADCxInit+0xd0>)
  MODIFY_REG(ADCx->CR,
 8007a4a:	6882      	ldr	r2, [r0, #8]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	492e      	ldr	r1, [pc, #184]	@ (8007b08 <R3_2_ADCxInit+0xd4>)
 8007a50:	099b      	lsrs	r3, r3, #6
 8007a52:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8007a56:	fba1 1303 	umull	r1, r3, r1, r3
 8007a5a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8007a5e:	099b      	lsrs	r3, r3, #6
 8007a60:	005b      	lsls	r3, r3, #1
 8007a62:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8007a66:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8007a68:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007a6a:	9b01      	ldr	r3, [sp, #4]
 8007a6c:	b12b      	cbz	r3, 8007a7a <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8007a6e:	9b01      	ldr	r3, [sp, #4]
 8007a70:	3b01      	subs	r3, #1
 8007a72:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8007a74:	9b01      	ldr	r3, [sp, #4]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1f9      	bne.n	8007a6e <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8007a7a:	6883      	ldr	r3, [r0, #8]
 8007a7c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007a80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007a84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007a88:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007a8a:	6883      	ldr	r3, [r0, #8]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	dbfc      	blt.n	8007a8a <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007a90:	6803      	ldr	r3, [r0, #0]
 8007a92:	07db      	lsls	r3, r3, #31
 8007a94:	d408      	bmi.n	8007aa8 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8007a96:	4a1d      	ldr	r2, [pc, #116]	@ (8007b0c <R3_2_ADCxInit+0xd8>)
 8007a98:	6883      	ldr	r3, [r0, #8]
 8007a9a:	4013      	ands	r3, r2
 8007a9c:	f043 0301 	orr.w	r3, r3, #1
 8007aa0:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007aa2:	6803      	ldr	r3, [r0, #0]
 8007aa4:	07d9      	lsls	r1, r3, #31
 8007aa6:	d5f7      	bpl.n	8007a98 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8007aa8:	6883      	ldr	r3, [r0, #8]
 8007aaa:	4a18      	ldr	r2, [pc, #96]	@ (8007b0c <R3_2_ADCxInit+0xd8>)
 8007aac:	4013      	ands	r3, r2
 8007aae:	f043 0308 	orr.w	r3, r3, #8
 8007ab2:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8007ab4:	6883      	ldr	r3, [r0, #8]
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	f043 0320 	orr.w	r3, r3, #32
 8007abc:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTP) == (ADC_CR_JADSTP)) ? 1UL : 0UL);
 8007abe:	6883      	ldr	r3, [r0, #8]
 8007ac0:	069b      	lsls	r3, r3, #26
 8007ac2:	d4fc      	bmi.n	8007abe <R3_2_ADCxInit+0x8a>
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
 8007ac4:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
  MODIFY_REG(ADCx->CR,
 8007ac6:	4a11      	ldr	r2, [pc, #68]	@ (8007b0c <R3_2_ADCxInit+0xd8>)
  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
 8007ac8:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8007acc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ad0:	64c3      	str	r3, [r0, #76]	@ 0x4c
  MODIFY_REG(ADCx->CR,
 8007ad2:	6883      	ldr	r3, [r0, #8]
 8007ad4:	4013      	ands	r3, r2
 8007ad6:	f043 0308 	orr.w	r3, r3, #8
 8007ada:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8007adc:	68c3      	ldr	r3, [r0, #12]
 8007ade:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ae2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ae6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007aea:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8007aec:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007aee:	f023 030f 	bic.w	r3, r3, #15
 8007af2:	6303      	str	r3, [r0, #48]	@ 0x30
  MODIFY_REG(ADCx->CR,
 8007af4:	6883      	ldr	r3, [r0, #8]
 8007af6:	4013      	ands	r3, r2
 8007af8:	f043 0304 	orr.w	r3, r3, #4
 8007afc:	6083      	str	r3, [r0, #8]
  /* Dummy conversion (ES0431 doc chap. 2.5.8 ADC channel 0 converted instead of the required ADC channel) 
     Note: Sequence length forced to zero in order to prevent ADC OverRun occurrence */
  LL_ADC_REG_SetSequencerLength( ADCx, 0U );
  LL_ADC_REG_StartConversion( ADCx) ;

}
 8007afe:	b002      	add	sp, #8
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	200004e0 	.word	0x200004e0
 8007b08:	053e2d63 	.word	0x053e2d63
 8007b0c:	7fffffc0 	.word	0x7fffffc0

08007b10 <R3_2_GetPhaseCurrents>:
#endif
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007b10:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 8007b14:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
{
 8007b18:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007b1a:	681c      	ldr	r4, [r3, #0]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8007b1c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007b20:	6f1d      	ldr	r5, [r3, #112]	@ 0x70
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8007b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8007b26:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8007b2a:	f8d3 6080 	ldr.w	r6, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007b2e:	6863      	ldr	r3, [r4, #4]
 8007b30:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007b34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b38:	6063      	str	r3, [r4, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8007b3a:	2a05      	cmp	r2, #5
 8007b3c:	f200 809d 	bhi.w	8007c7a <R3_2_GetPhaseCurrents+0x16a>
 8007b40:	e8df f002 	tbb	[pc, r2]
 8007b44:	031d1d37 	.word	0x031d1d37
 8007b48:	3703      	.short	0x3703
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007b4a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8007b4e:	4a4e      	ldr	r2, [pc, #312]	@ (8007c88 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007b50:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	db58      	blt.n	8007c08 <R3_2_GetPhaseCurrents+0xf8>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8007b56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b5a:	f280 8087 	bge.w	8007c6c <R3_2_GetPhaseCurrents+0x15c>
        {
          Iab->a = INT16_MAX;
        }
        else
        {
          Iab->a = (int16_t)Aux;
 8007b5e:	fa0f fc83 	sxth.w	ip, r3
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8007b62:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 8007b66:	4d48      	ldr	r5, [pc, #288]	@ (8007c88 <R3_2_GetPhaseCurrents+0x178>)
          Iab->a = -INT16_MAX;
 8007b68:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8007b6c:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8007b6e:	42aa      	cmp	r2, r5
 8007b70:	da5b      	bge.n	8007c2a <R3_2_GetPhaseCurrents+0x11a>
        {
          Iab->b = -INT16_MAX;
 8007b72:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007b74:	fa1f f38c 	uxth.w	r3, ip
 8007b78:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007b7c:	e030      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007b7e:	f8d0 4088 	ldr.w	r4, [r0, #136]	@ 0x88
        if (Aux < -INT16_MAX)
 8007b82:	4b41      	ldr	r3, [pc, #260]	@ (8007c88 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8007b84:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8007b86:	429c      	cmp	r4, r3
 8007b88:	db39      	blt.n	8007bfe <R3_2_GetPhaseCurrents+0xee>
        else  if (Aux > INT16_MAX)
 8007b8a:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8007b8e:	da62      	bge.n	8007c56 <R3_2_GetPhaseCurrents+0x146>
          Iab->a = (int16_t)Aux;
 8007b90:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007b94:	b2a3      	uxth	r3, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007b96:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
          Iab->a = -INT16_MAX;
 8007b9a:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007b9e:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8007ba0:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 8007ba2:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007ba6:	db39      	blt.n	8007c1c <R3_2_GetPhaseCurrents+0x10c>
          Iab->b = INT16_MAX;
 8007ba8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007bac:	804a      	strh	r2, [r1, #2]
 8007bae:	4615      	mov	r5, r2
 8007bb0:	e016      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8007bb2:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
        if (Aux < -INT16_MAX)
 8007bb6:	4b34      	ldr	r3, [pc, #208]	@ (8007c88 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8007bb8:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8007bba:	429c      	cmp	r4, r3
 8007bbc:	db1a      	blt.n	8007bf4 <R3_2_GetPhaseCurrents+0xe4>
        else  if (Aux > INT16_MAX)
 8007bbe:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8007bc2:	da3d      	bge.n	8007c40 <R3_2_GetPhaseCurrents+0x130>
          Iab->b = (int16_t)Aux;
 8007bc4:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007bc6:	b2a2      	uxth	r2, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007bc8:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
          Iab->b = -INT16_MAX;
 8007bcc:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8007bce:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 8007bd0:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 8007bd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bd6:	db19      	blt.n	8007c0c <R3_2_GetPhaseCurrents+0xfc>
          Iab->a = INT16_MAX;
 8007bd8:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007bdc:	800b      	strh	r3, [r1, #0]
 8007bde:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007be0:	4413      	add	r3, r2
 8007be2:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 8007be4:	f8a0 5064 	strh.w	r5, [r0, #100]	@ 0x64
    pHandle->_Super.Ia = Iab->a;
 8007be8:	f8a0 c062 	strh.w	ip, [r0, #98]	@ 0x62
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007bec:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007bee:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
}
 8007bf2:	4770      	bx	lr
 8007bf4:	461c      	mov	r4, r3
 8007bf6:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007bfa:	461d      	mov	r5, r3
 8007bfc:	e7e4      	b.n	8007bc8 <R3_2_GetPhaseCurrents+0xb8>
 8007bfe:	461c      	mov	r4, r3
 8007c00:	46a4      	mov	ip, r4
 8007c02:	f248 0301 	movw	r3, #32769	@ 0x8001
 8007c06:	e7c6      	b.n	8007b96 <R3_2_GetPhaseCurrents+0x86>
 8007c08:	4694      	mov	ip, r2
 8007c0a:	e7aa      	b.n	8007b62 <R3_2_GetPhaseCurrents+0x52>
        else  if (Aux < -INT16_MAX)
 8007c0c:	4c1e      	ldr	r4, [pc, #120]	@ (8007c88 <R3_2_GetPhaseCurrents+0x178>)
 8007c0e:	42a3      	cmp	r3, r4
 8007c10:	da26      	bge.n	8007c60 <R3_2_GetPhaseCurrents+0x150>
          Iab->a = -INT16_MAX;
 8007c12:	800c      	strh	r4, [r1, #0]
 8007c14:	f248 0301 	movw	r3, #32769	@ 0x8001
 8007c18:	46a4      	mov	ip, r4
 8007c1a:	e7e1      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
        else  if (Aux < -INT16_MAX)
 8007c1c:	4d1a      	ldr	r5, [pc, #104]	@ (8007c88 <R3_2_GetPhaseCurrents+0x178>)
 8007c1e:	42aa      	cmp	r2, r5
 8007c20:	da27      	bge.n	8007c72 <R3_2_GetPhaseCurrents+0x162>
          Iab->b = -INT16_MAX;
 8007c22:	804d      	strh	r5, [r1, #2]
 8007c24:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007c28:	e7da      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
        else  if (Aux > INT16_MAX)
 8007c2a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007c2e:	db0c      	blt.n	8007c4a <R3_2_GetPhaseCurrents+0x13a>
          Iab->b = INT16_MAX;
 8007c30:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007c34:	461a      	mov	r2, r3
 8007c36:	804b      	strh	r3, [r1, #2]
 8007c38:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007c3a:	fa1f f38c 	uxth.w	r3, ip
 8007c3e:	e7cf      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
 8007c40:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007c44:	4614      	mov	r4, r2
 8007c46:	4615      	mov	r5, r2
 8007c48:	e7be      	b.n	8007bc8 <R3_2_GetPhaseCurrents+0xb8>
          Iab->b = (int16_t)Aux;
 8007c4a:	b215      	sxth	r5, r2
 8007c4c:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007c4e:	fa1f f38c 	uxth.w	r3, ip
 8007c52:	b292      	uxth	r2, r2
 8007c54:	e7c4      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
 8007c56:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007c5a:	461c      	mov	r4, r3
 8007c5c:	469c      	mov	ip, r3
 8007c5e:	e79a      	b.n	8007b96 <R3_2_GetPhaseCurrents+0x86>
          Iab->a = (int16_t)Aux;
 8007c60:	fa0f fc83 	sxth.w	ip, r3
 8007c64:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	e7b9      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
 8007c6c:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8007c70:	e777      	b.n	8007b62 <R3_2_GetPhaseCurrents+0x52>
          Iab->b = (int16_t)Aux;
 8007c72:	b215      	sxth	r5, r2
 8007c74:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007c76:	b292      	uxth	r2, r2
 8007c78:	e7b2      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
    pHandle->_Super.Ia = Iab->a;
 8007c7a:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 8007c7e:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007c82:	880b      	ldrh	r3, [r1, #0]
 8007c84:	884a      	ldrh	r2, [r1, #2]
 8007c86:	e7ab      	b.n	8007be0 <R3_2_GetPhaseCurrents+0xd0>
 8007c88:	ffff8001 	.word	0xffff8001

08007c8c <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Returns the value of R3_2_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 8007c8c:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007c8e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8007c92:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 8007c96:	f880 407a 	strb.w	r4, [r0, #122]	@ 0x7a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007c9a:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007c9e:	681b      	ldr	r3, [r3, #0]
  uint16_t Aux;

  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8007ca0:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007ca4:	635c      	str	r4, [r3, #52]	@ 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007ca6:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8007ca8:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8007cac:	f8b0 0054 	ldrh.w	r0, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007cb0:	639c      	str	r4, [r3, #56]	@ 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8007cb2:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007cb4:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007cb6:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */
  /*  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u ) */
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8007cb8:	4904      	ldr	r1, [pc, #16]	@ (8007ccc <R3_2_SetADCSampPointPolarization+0x40>)
 8007cba:	685b      	ldr	r3, [r3, #4]
}
 8007cbc:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8007cc0:	420b      	tst	r3, r1
}
 8007cc2:	bf14      	ite	ne
 8007cc4:	2001      	movne	r0, #1
 8007cc6:	2000      	moveq	r0, #0
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	02000070 	.word	0x02000070

08007cd0 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
 8007cd0:	b430      	push	{r4, r5}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007cd2:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8007cd6:	f890 4099 	ldrb.w	r4, [r0, #153]	@ 0x99
 8007cda:	681a      	ldr	r2, [r3, #0]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8007cdc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007ce0:	6f1c      	ldr	r4, [r3, #112]	@ 0x70
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8007ce6:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007cea:	f8d3 5080 	ldr.w	r5, [r3, #128]	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007cee:	6853      	ldr	r3, [r2, #4]
 8007cf0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007cf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cf8:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8007cfa:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8007cfe:	2b0f      	cmp	r3, #15
 8007d00:	d80d      	bhi.n	8007d1e <R3_2_HFCurrentsPolarizationAB+0x4e>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 8007d02:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007d06:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
      pHandle-> PhaseAOffset += ADCDataReg1;
 8007d0a:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 8007d0c:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007d10:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 8007d12:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 8007d14:	e9c0 4222 	strd	r4, r2, [r0, #136]	@ 0x88
      pHandle->PolarizationCounter++;
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8007d1e:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007d20:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 8007d22:	600b      	str	r3, [r1, #0]
}
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop

08007d28 <R3_2_HFCurrentsPolarizationC>:
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007d28:	f890 3099 	ldrb.w	r3, [r0, #153]	@ 0x99
{
 8007d2c:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007d2e:	3322      	adds	r3, #34	@ 0x22
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007d30:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8007d34:	6822      	ldr	r2, [r4, #0]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8007d36:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8007d3a:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 8007d3e:	6853      	ldr	r3, [r2, #4]
 8007d40:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007d44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d48:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8007d4a:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8007d4e:	2b0f      	cmp	r3, #15
 8007d50:	d80a      	bhi.n	8007d68 <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 8007d52:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007d56:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 8007d5a:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007d5c:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 8007d5e:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 8007d60:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
      pHandle->PolarizationCounter++;
 8007d64:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8007d68:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007d6a:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 8007d6e:	600b      	str	r3, [r1, #0]
}
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop

08007d74 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007d74:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
  /* Disable TIMx preload */
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH1);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH3);
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8007d78:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007d7c:	681b      	ldr	r3, [r3, #0]
{
 8007d7e:	b4f0      	push	{r4, r5, r6, r7}
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007d80:	699c      	ldr	r4, [r3, #24]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8007d82:	2100      	movs	r1, #0
 8007d84:	f024 0408 	bic.w	r4, r4, #8
 8007d88:	f880 107c 	strb.w	r1, [r0, #124]	@ 0x7c
 8007d8c:	619c      	str	r4, [r3, #24]
 8007d8e:	699c      	ldr	r4, [r3, #24]
 8007d90:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
 8007d94:	619c      	str	r4, [r3, #24]
 8007d96:	69dc      	ldr	r4, [r3, #28]
 8007d98:	f024 0408 	bic.w	r4, r4, #8
 8007d9c:	61dc      	str	r4, [r3, #28]
 8007d9e:	69dc      	ldr	r4, [r3, #28]
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8007da0:	0851      	lsrs	r1, r2, #1
 8007da2:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 8007da6:	3a05      	subs	r2, #5
 8007da8:	61dc      	str	r4, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007daa:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007dac:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007dae:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007db0:	641a      	str	r2, [r3, #64]	@ 0x40
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007db2:	699a      	ldr	r2, [r3, #24]
 8007db4:	f042 0208 	orr.w	r2, r2, #8
 8007db8:	619a      	str	r2, [r3, #24]
 8007dba:	699a      	ldr	r2, [r3, #24]
 8007dbc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007dc0:	619a      	str	r2, [r3, #24]
 8007dc2:	69da      	ldr	r2, [r3, #28]
 8007dc4:	f042 0208 	orr.w	r2, r2, #8
 8007dc8:	61da      	str	r2, [r3, #28]
 8007dca:	69da      	ldr	r2, [r3, #28]
 8007dcc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007dd0:	61da      	str	r2, [r3, #28]
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH2);
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH3);
  LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH4);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8007dd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007dd4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007dd8:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007dda:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ddc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007de0:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 8007de2:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8007de6:	2a02      	cmp	r2, #2
 8007de8:	d004      	beq.n	8007df4 <R3_2_SwitchOnPWM+0x80>
  }
  else
  {
    /* Nothing to do */
  }
  pHandle->_Super.PWMState = true;
 8007dea:	2301      	movs	r3, #1
}
 8007dec:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 8007dee:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8007df2:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8007df4:	6a1f      	ldr	r7, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007df6:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8007df8:	f8b0 6048 	ldrh.w	r6, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007dfc:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8007dfe:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007e02:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8007e04:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 8007e08:	f240 5c55 	movw	ip, #1365	@ 0x555
 8007e0c:	ea17 0f0c 	tst.w	r7, ip
 8007e10:	d007      	beq.n	8007e22 <R3_2_SwitchOnPWM+0xae>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007e12:	61ae      	str	r6, [r5, #24]
 8007e14:	618c      	str	r4, [r1, #24]
 8007e16:	619a      	str	r2, [r3, #24]
  pHandle->_Super.PWMState = true;
 8007e18:	2301      	movs	r3, #1
}
 8007e1a:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 8007e1c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8007e20:	4770      	bx	lr
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8007e22:	62ae      	str	r6, [r5, #40]	@ 0x28
 8007e24:	628c      	str	r4, [r1, #40]	@ 0x28
 8007e26:	629a      	str	r2, [r3, #40]	@ 0x28
  pHandle->_Super.PWMState = true;
 8007e28:	2301      	movs	r3, #1
}
 8007e2a:	bcf0      	pop	{r4, r5, r6, r7}
  pHandle->_Super.PWMState = true;
 8007e2c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop

08007e34 <R3_2_RLGetPhaseCurrents>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  pStator_Currents: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
 8007e34:	b410      	push	{r4}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e36:	f8d0 409c 	ldr.w	r4, [r0, #156]	@ 0x9c
 8007e3a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007e3c:	6853      	ldr	r3, [r2, #4]
 8007e3e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007e42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e46:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007e48:	f890 207a 	ldrb.w	r2, [r0, #122]	@ 0x7a
    wAux = ((int32_t)pHandle->PhaseBOffset)
 8007e4c:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 8007e50:	480c      	ldr	r0, [pc, #48]	@ (8007e84 <R3_2_RLGetPhaseCurrents+0x50>)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 8007e52:	3222      	adds	r2, #34	@ 0x22
 8007e54:	f854 4022 	ldr.w	r4, [r4, r2, lsl #2]
 8007e58:	f8d4 4080 	ldr.w	r4, [r4, #128]	@ 0x80
      if (wAux < INT16_MAX)
 8007e5c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
    wAux = ((int32_t)pHandle->PhaseBOffset)
 8007e60:	1b1b      	subs	r3, r3, r4
      if (wAux < INT16_MAX)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	bfa8      	it	ge
 8007e66:	4613      	movge	r3, r2
    pStator_Currents->a = (int16_t)wAux;
 8007e68:	4283      	cmp	r3, r0
 8007e6a:	bfb8      	it	lt
 8007e6c:	4603      	movlt	r3, r0
 8007e6e:	b21b      	sxth	r3, r3
 8007e70:	2200      	movs	r2, #0
 8007e72:	f363 020f 	bfi	r2, r3, #0, #16
 8007e76:	f363 421f 	bfi	r2, r3, #16, #16
    pStator_Currents->b = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 8007e7e:	600a      	str	r2, [r1, #0]
}
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop
 8007e84:	ffff8001 	.word	0xffff8001

08007e88 <R3_2_RLSwitchOnPWM>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e88:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c

    /* Disable TIMx preload */
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH1);
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8007e8c:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007e90:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007e92:	6999      	ldr	r1, [r3, #24]
 8007e94:	f021 0108 	bic.w	r1, r1, #8
{
 8007e98:	b4f0      	push	{r4, r5, r6, r7}
 8007e9a:	6199      	str	r1, [r3, #24]
 8007e9c:	69d9      	ldr	r1, [r3, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8007e9e:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007ea0:	2401      	movs	r4, #1
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007ea2:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8007ea6:	61d9      	str	r1, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007ea8:	635c      	str	r4, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007eaa:	641a      	str	r2, [r3, #64]	@ 0x40
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007eac:	699a      	ldr	r2, [r3, #24]
 8007eae:	f042 0208 	orr.w	r2, r2, #8
 8007eb2:	619a      	str	r2, [r3, #24]
 8007eb4:	69da      	ldr	r2, [r3, #28]
 8007eb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007eba:	61da      	str	r2, [r3, #28]
    /* Apply new CC values */
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH1);
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH4);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8007ebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ebe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007ec2:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007ec4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ec6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007eca:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 8007ecc:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8007ed0:	2a02      	cmp	r2, #2
 8007ed2:	d113      	bne.n	8007efc <R3_2_RLSwitchOnPWM+0x74>
    {
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8007ed4:	6a1f      	ldr	r7, [r3, #32]
      {
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007ed6:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007ed8:	6c01      	ldr	r1, [r0, #64]	@ 0x40
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007eda:	6c43      	ldr	r3, [r0, #68]	@ 0x44
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007edc:	f8b0 6048 	ldrh.w	r6, [r0, #72]	@ 0x48
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007ee0:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007ee4:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8007ee8:	f240 5c55 	movw	ip, #1365	@ 0x555
 8007eec:	ea17 0f0c 	tst.w	r7, ip
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007ef0:	bf15      	itete	ne
 8007ef2:	61ae      	strne	r6, [r5, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007ef4:	62ae      	streq	r6, [r5, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007ef6:	618c      	strne	r4, [r1, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007ef8:	628c      	streq	r4, [r1, #40]	@ 0x28
 8007efa:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 8007efc:	2203      	movs	r2, #3
    pHandle->_Super.PWMState = true;
 8007efe:	2301      	movs	r3, #1
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 8007f00:	bcf0      	pop	{r4, r5, r6, r7}
    pHdl->Sector = SECTOR_4;
 8007f02:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
    pHandle->_Super.PWMState = true;
 8007f06:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
}
 8007f0a:	4770      	bx	lr

08007f0c <R3_2_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007f0c:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8007f10:	681b      	ldr	r3, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8007f12:	2201      	movs	r2, #1
 8007f14:	f880 207c 	strb.w	r2, [r0, #124]	@ 0x7c
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007f18:	699a      	ldr	r2, [r3, #24]
 8007f1a:	f022 0208 	bic.w	r2, r2, #8
 8007f1e:	619a      	str	r2, [r3, #24]
 8007f20:	699a      	ldr	r2, [r3, #24]
 8007f22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f26:	619a      	str	r2, [r3, #24]
 8007f28:	69da      	ldr	r2, [r3, #28]
 8007f2a:	f022 0208 	bic.w	r2, r2, #8
 8007f2e:	61da      	str	r2, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007f30:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007f32:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007f34:	63d9      	str	r1, [r3, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007f36:	699a      	ldr	r2, [r3, #24]
 8007f38:	f042 0208 	orr.w	r2, r2, #8
 8007f3c:	619a      	str	r2, [r3, #24]
 8007f3e:	699a      	ldr	r2, [r3, #24]
 8007f40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f44:	619a      	str	r2, [r3, #24]
 8007f46:	69da      	ldr	r2, [r3, #28]
 8007f48:	f042 0208 	orr.w	r2, r2, #8
 8007f4c:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007f4e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f54:	645a      	str	r2, [r3, #68]	@ 0x44
  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 8007f56:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d000      	beq.n	8007f60 <R3_2_TurnOnLowSides+0x54>
 8007f5e:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007f60:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 8007f64:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007f66:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007f68:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007f6c:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007f6e:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007f72:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 8007f76:	618c      	str	r4, [r1, #24]
}
 8007f78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f7c:	619a      	str	r2, [r3, #24]
 8007f7e:	4770      	bx	lr

08007f80 <R3_2_SwitchOffPWM>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8007f80:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8007f84:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007f86:	6c53      	ldr	r3, [r2, #68]	@ 0x44
{
 8007f88:	b410      	push	{r4}
  if (true == pHandle->_Super.BrakeActionLock)
 8007f8a:	f890 4083 	ldrb.w	r4, [r0, #131]	@ 0x83
  pHandle->_Super.PWMState = false;
 8007f8e:	2100      	movs	r1, #0
 8007f90:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007f94:	f880 1084 	strb.w	r1, [r0, #132]	@ 0x84
  pHandle->_Super.TurnOnLowSidesAction = false;
 8007f98:	f880 107c 	strb.w	r1, [r0, #124]	@ 0x7c
 8007f9c:	6453      	str	r3, [r2, #68]	@ 0x44
  if (true == pHandle->_Super.BrakeActionLock)
 8007f9e:	b91c      	cbnz	r4, 8007fa8 <R3_2_SwitchOffPWM+0x28>
    if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8007fa0:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	d002      	beq.n	8007fae <R3_2_SwitchOffPWM+0x2e>
}
 8007fa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fac:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007fae:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8007fb2:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007fb6:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BRR, PinMask);
 8007fb8:	6294      	str	r4, [r2, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 8007fba:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8007fbe:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 8007fc2:	628c      	str	r4, [r1, #40]	@ 0x28
}
 8007fc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8007fca:	4770      	bx	lr

08007fcc <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8007fcc:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 8007fd0:	b510      	push	{r4, lr}
 8007fd2:	f00c 0c3c 	and.w	ip, ip, #60	@ 0x3c
 8007fd6:	f101 0e08 	add.w	lr, r1, #8
 8007fda:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8007fdc:	f85e 300c 	ldr.w	r3, [lr, ip]
 8007fe0:	f36f 130f 	bfc	r3, #4, #12
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	f84e 300c 	str.w	r3, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 8007fea:	684a      	ldr	r2, [r1, #4]
 8007fec:	f000 0303 	and.w	r3, r0, #3
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 8007ff4:	680a      	ldr	r2, [r1, #0]
 8007ff6:	f000 0010 	and.w	r0, r0, #16
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8007ffe:	ea33 0202 	bics.w	r2, r3, r2
 8008002:	d014      	beq.n	800802e <R3_2_SetAOReferenceVoltage+0x62>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 8008004:	4a14      	ldr	r2, [pc, #80]	@ (8008058 <R3_2_SetAOReferenceVoltage+0x8c>)
 8008006:	4815      	ldr	r0, [pc, #84]	@ (800805c <R3_2_SetAOReferenceVoltage+0x90>)
 8008008:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 800800a:	680c      	ldr	r4, [r1, #0]
 800800c:	fba0 0202 	umull	r0, r2, r0, r2
 8008010:	0cd2      	lsrs	r2, r2, #19
 8008012:	4323      	orrs	r3, r4
 8008014:	00d2      	lsls	r2, r2, #3
 8008016:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 8008018:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 800801a:	9b00      	ldr	r3, [sp, #0]
 800801c:	b12b      	cbz	r3, 800802a <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 800801e:	9b00      	ldr	r3, [sp, #0]
 8008020:	3b01      	subs	r3, #1
 8008022:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 8008024:	9b00      	ldr	r3, [sp, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1f9      	bne.n	800801e <R3_2_SetAOReferenceVoltage+0x52>
}
 800802a:	b002      	add	sp, #8
 800802c:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 800802e:	4b0a      	ldr	r3, [pc, #40]	@ (8008058 <R3_2_SetAOReferenceVoltage+0x8c>)
 8008030:	4a0a      	ldr	r2, [pc, #40]	@ (800805c <R3_2_SetAOReferenceVoltage+0x90>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	fba2 2303 	umull	r2, r3, r2, r3
 8008038:	0cdb      	lsrs	r3, r3, #19
 800803a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800803e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008040:	9b01      	ldr	r3, [sp, #4]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d0f1      	beq.n	800802a <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 8008046:	9b01      	ldr	r3, [sp, #4]
 8008048:	3b01      	subs	r3, #1
 800804a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800804c:	9b01      	ldr	r3, [sp, #4]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1f9      	bne.n	8008046 <R3_2_SetAOReferenceVoltage+0x7a>
}
 8008052:	b002      	add	sp, #8
 8008054:	bd10      	pop	{r4, pc}
 8008056:	bf00      	nop
 8008058:	200004e0 	.word	0x200004e0
 800805c:	431bde83 	.word	0x431bde83

08008060 <R3_2_RLTurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008060:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8008064:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008066:	699a      	ldr	r2, [r3, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008068:	2100      	movs	r1, #0
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800806a:	f022 0208 	bic.w	r2, r2, #8
 800806e:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008070:	6359      	str	r1, [r3, #52]	@ 0x34
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008072:	699a      	ldr	r2, [r3, #24]
 8008074:	f042 0208 	orr.w	r2, r2, #8
 8008078:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800807a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800807c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008080:	645a      	str	r2, [r3, #68]	@ 0x44
  if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 8008082:	f890 307b 	ldrb.w	r3, [r0, #123]	@ 0x7b
 8008086:	2b02      	cmp	r3, #2
 8008088:	d000      	beq.n	800808c <R3_2_RLTurnOnLowSides+0x2c>
 800808a:	4770      	bx	lr
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800808c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
{
 8008090:	b410      	push	{r4}
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8008092:	6c43      	ldr	r3, [r0, #68]	@ 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8008094:	f8b0 4048 	ldrh.w	r4, [r0, #72]	@ 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008098:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800809a:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800809e:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 80080a2:	628c      	str	r4, [r1, #40]	@ 0x28
}
 80080a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80080aa:	4770      	bx	lr

080080ac <R3_2_Init>:
{
 80080ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80080b0:	f8d0 509c 	ldr.w	r5, [r0, #156]	@ 0x9c
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 80080b4:	6f2e      	ldr	r6, [r5, #112]	@ 0x70
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 80080b6:	f8d5 7088 	ldr.w	r7, [r5, #136]	@ 0x88
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80080ba:	6872      	ldr	r2, [r6, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80080bc:	682c      	ldr	r4, [r5, #0]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 80080be:	f8d5 b00c 	ldr.w	fp, [r5, #12]
{
 80080c2:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80080c4:	e9d5 c006 	ldrd	ip, r0, [r5, #24]
{
 80080c8:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80080ca:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80080ce:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80080d2:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 80080d4:	6a28      	ldr	r0, [r5, #32]
 80080d6:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 80080d8:	e9d5 1301 	ldrd	r1, r3, [r5, #4]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 80080dc:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80080de:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 80080e0:	e9d5 a904 	ldrd	sl, r9, [r5, #16]
 80080e4:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80080e6:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80080ea:	6872      	ldr	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80080ec:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80080ee:	f022 0220 	bic.w	r2, r2, #32
 80080f2:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80080f4:	6030      	str	r0, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	f022 0204 	bic.w	r2, r2, #4
 80080fc:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80080fe:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	f022 0220 	bic.w	r2, r2, #32
 8008108:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800810a:	6038      	str	r0, [r7, #0]
      if (TIM1 ==  TIMx)
 800810c:	4a8f      	ldr	r2, [pc, #572]	@ (800834c <R3_2_Init+0x2a0>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 800810e:	4890      	ldr	r0, [pc, #576]	@ (8008350 <R3_2_Init+0x2a4>)
 8008110:	4294      	cmp	r4, r2
 8008112:	6902      	ldr	r2, [r0, #16]
 8008114:	bf0c      	ite	eq
 8008116:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 800811a:	f442 5200 	orrne.w	r2, r2, #8192	@ 0x2000
 800811e:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 8008120:	b181      	cbz	r1, 8008144 <R3_2_Init+0x98>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 8008122:	e9d1 2000 	ldrd	r2, r0, [r1]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8008126:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 800812a:	6989      	ldr	r1, [r1, #24]
 800812c:	f04e 0e01 	orr.w	lr, lr, #1
 8008130:	f8c2 e000 	str.w	lr, [r2]
 8008134:	6802      	ldr	r2, [r0, #0]
 8008136:	f042 0201 	orr.w	r2, r2, #1
 800813a:	6002      	str	r2, [r0, #0]
 800813c:	680a      	ldr	r2, [r1, #0]
 800813e:	f042 0201 	orr.w	r2, r2, #1
 8008142:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 8008144:	b1b3      	cbz	r3, 8008174 <R3_2_Init+0xc8>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 8008146:	f895 20a5 	ldrb.w	r2, [r5, #165]	@ 0xa5
 800814a:	2a01      	cmp	r2, #1
 800814c:	d00a      	beq.n	8008164 <R3_2_Init+0xb8>
 800814e:	f1bc 0f00 	cmp.w	ip, #0
 8008152:	d007      	beq.n	8008164 <R3_2_Init+0xb8>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 8008154:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 8008158:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 800815a:	9303      	str	r3, [sp, #12]
 800815c:	4661      	mov	r1, ip
 800815e:	f7ff ff35 	bl	8007fcc <R3_2_SetAOReferenceVoltage>
 8008162:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	f042 0201 	orr.w	r2, r2, #1
 800816a:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8008172:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 8008174:	f1bb 0f00 	cmp.w	fp, #0
 8008178:	d017      	beq.n	80081aa <R3_2_Init+0xfe>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 800817a:	f895 30a6 	ldrb.w	r3, [r5, #166]	@ 0xa6
 800817e:	2b01      	cmp	r3, #1
 8008180:	d007      	beq.n	8008192 <R3_2_Init+0xe6>
 8008182:	9b00      	ldr	r3, [sp, #0]
 8008184:	b12b      	cbz	r3, 8008192 <R3_2_Init+0xe6>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 8008186:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 800818a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800818c:	4619      	mov	r1, r3
 800818e:	f7ff ff1d 	bl	8007fcc <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008192:	f8db 3000 	ldr.w	r3, [fp]
 8008196:	f043 0301 	orr.w	r3, r3, #1
 800819a:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800819e:	f8db 3000 	ldr.w	r3, [fp]
 80081a2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80081a6:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 80081aa:	f1ba 0f00 	cmp.w	sl, #0
 80081ae:	d017      	beq.n	80081e0 <R3_2_Init+0x134>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 80081b0:	f895 30a7 	ldrb.w	r3, [r5, #167]	@ 0xa7
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d007      	beq.n	80081c8 <R3_2_Init+0x11c>
 80081b8:	9b01      	ldr	r3, [sp, #4]
 80081ba:	b12b      	cbz	r3, 80081c8 <R3_2_Init+0x11c>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 80081bc:	f8b5 20a0 	ldrh.w	r2, [r5, #160]	@ 0xa0
 80081c0:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80081c2:	4619      	mov	r1, r3
 80081c4:	f7ff ff02 	bl	8007fcc <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80081c8:	f8da 3000 	ldr.w	r3, [sl]
 80081cc:	f043 0301 	orr.w	r3, r3, #1
 80081d0:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80081d4:	f8da 3000 	ldr.w	r3, [sl]
 80081d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80081dc:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 80081e0:	f1b9 0f00 	cmp.w	r9, #0
 80081e4:	d017      	beq.n	8008216 <R3_2_Init+0x16a>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 80081e6:	f895 30a8 	ldrb.w	r3, [r5, #168]	@ 0xa8
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d007      	beq.n	80081fe <R3_2_Init+0x152>
 80081ee:	9b02      	ldr	r3, [sp, #8]
 80081f0:	b12b      	cbz	r3, 80081fe <R3_2_Init+0x152>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 80081f2:	f8b5 20a2 	ldrh.w	r2, [r5, #162]	@ 0xa2
 80081f6:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 80081f8:	4619      	mov	r1, r3
 80081fa:	f7ff fee7 	bl	8007fcc <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80081fe:	f8d9 3000 	ldr.w	r3, [r9]
 8008202:	f043 0301 	orr.w	r3, r3, #1
 8008206:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800820a:	f8d9 3000 	ldr.w	r3, [r9]
 800820e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008212:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008216:	68b3      	ldr	r3, [r6, #8]
 8008218:	07da      	lsls	r2, r3, #31
 800821a:	d56d      	bpl.n	80082f8 <R3_2_Init+0x24c>
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	07db      	lsls	r3, r3, #31
 8008220:	d566      	bpl.n	80082f0 <R3_2_Init+0x244>
  volatile uint32_t Brk2Timeout = 1000;
 8008222:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008226:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008228:	6823      	ldr	r3, [r4, #0]
 800822a:	f023 0301 	bic.w	r3, r3, #1
 800822e:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008230:	6863      	ldr	r3, [r4, #4]
 8008232:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800823a:	f043 0320 	orr.w	r3, r3, #32
 800823e:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008240:	69a3      	ldr	r3, [r4, #24]
 8008242:	f043 0308 	orr.w	r3, r3, #8
 8008246:	61a3      	str	r3, [r4, #24]
 8008248:	69a3      	ldr	r3, [r4, #24]
 800824a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800824e:	61a3      	str	r3, [r4, #24]
 8008250:	69e3      	ldr	r3, [r4, #28]
 8008252:	f043 0308 	orr.w	r3, r3, #8
 8008256:	61e3      	str	r3, [r4, #28]
 8008258:	69e3      	ldr	r3, [r4, #28]
 800825a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800825e:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008260:	6963      	ldr	r3, [r4, #20]
 8008262:	f043 0301 	orr.w	r3, r3, #1
 8008266:	6163      	str	r3, [r4, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 8008268:	f895 30a9 	ldrb.w	r3, [r5, #169]	@ 0xa9
 800826c:	2b02      	cmp	r3, #2
 800826e:	d058      	beq.n	8008322 <R3_2_Init+0x276>
    if (M1 == pHandle->_Super.Motor)
 8008270:	f898 3078 	ldrb.w	r3, [r8, #120]	@ 0x78
 8008274:	2b00      	cmp	r3, #0
 8008276:	d046      	beq.n	8008306 <R3_2_Init+0x25a>
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008278:	6863      	ldr	r3, [r4, #4]
 800827a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800827e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008282:	f06f 0280 	mvn.w	r2, #128	@ 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008286:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800828a:	6063      	str	r3, [r4, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800828c:	6122      	str	r2, [r4, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800828e:	6923      	ldr	r3, [r4, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 8008290:	9a05      	ldr	r2, [sp, #20]
 8008292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008296:	b172      	cbz	r2, 80082b6 <R3_2_Init+0x20a>
 8008298:	b16b      	cbz	r3, 80082b6 <R3_2_Init+0x20a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800829a:	f46f 7180 	mvn.w	r1, #256	@ 0x100
 800829e:	e000      	b.n	80082a2 <R3_2_Init+0x1f6>
 80082a0:	b14b      	cbz	r3, 80082b6 <R3_2_Init+0x20a>
 80082a2:	6121      	str	r1, [r4, #16]
    Brk2Timeout--;
 80082a4:	9b05      	ldr	r3, [sp, #20]
 80082a6:	3b01      	subs	r3, #1
 80082a8:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 80082aa:	6923      	ldr	r3, [r4, #16]
  while ((Brk2Timeout != 0u) && (1U == result))
 80082ac:	9a05      	ldr	r2, [sp, #20]
 80082ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082b2:	2a00      	cmp	r2, #0
 80082b4:	d1f4      	bne.n	80082a0 <R3_2_Init+0x1f4>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 80082b6:	68e3      	ldr	r3, [r4, #12]
 80082b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082bc:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 80082be:	6a23      	ldr	r3, [r4, #32]
 80082c0:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80082c4:	f06f 0201 	mvn.w	r2, #1
  SET_BIT(TIMx->CCER, Channels);
 80082c8:	f043 0305 	orr.w	r3, r3, #5
 80082cc:	6223      	str	r3, [r4, #32]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80082ce:	6122      	str	r2, [r4, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80082d0:	68e3      	ldr	r3, [r4, #12]
 80082d2:	f043 0301 	orr.w	r3, r3, #1
 80082d6:	60e3      	str	r3, [r4, #12]
      pHandle->ADCTriggerEdge = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 80082d8:	2280      	movs	r2, #128	@ 0x80
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80082da:	2340      	movs	r3, #64	@ 0x40
 80082dc:	f8a8 2096 	strh.w	r2, [r8, #150]	@ 0x96
 80082e0:	6033      	str	r3, [r6, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 80082e2:	6873      	ldr	r3, [r6, #4]
 80082e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082e8:	6073      	str	r3, [r6, #4]
}
 80082ea:	b007      	add	sp, #28
 80082ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 80082f0:	4638      	mov	r0, r7
 80082f2:	f7ff fb9f 	bl	8007a34 <R3_2_ADCxInit>
 80082f6:	e794      	b.n	8008222 <R3_2_Init+0x176>
        R3_2_ADCxInit(ADCx_1);
 80082f8:	4630      	mov	r0, r6
 80082fa:	f7ff fb9b 	bl	8007a34 <R3_2_ADCxInit>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	07db      	lsls	r3, r3, #31
 8008302:	d48e      	bmi.n	8008222 <R3_2_Init+0x176>
 8008304:	e7f4      	b.n	80082f0 <R3_2_Init+0x244>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 8008306:	f895 30a4 	ldrb.w	r3, [r5, #164]	@ 0xa4
 800830a:	2b01      	cmp	r3, #1
 800830c:	d00d      	beq.n	800832a <R3_2_Init+0x27e>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 800830e:	2b03      	cmp	r3, #3
 8008310:	d1b2      	bne.n	8008278 <R3_2_Init+0x1cc>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008312:	2201      	movs	r2, #1
 8008314:	6322      	str	r2, [r4, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008316:	6962      	ldr	r2, [r4, #20]
 8008318:	f042 0201 	orr.w	r2, r2, #1
 800831c:	6162      	str	r2, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800831e:	6323      	str	r3, [r4, #48]	@ 0x30
}
 8008320:	e7aa      	b.n	8008278 <R3_2_Init+0x1cc>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 8008322:	f895 30aa 	ldrb.w	r3, [r5, #170]	@ 0xaa
 8008326:	2b01      	cmp	r3, #1
 8008328:	d004      	beq.n	8008334 <R3_2_Init+0x288>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 800832a:	f8b8 3094 	ldrh.w	r3, [r8, #148]	@ 0x94
 800832e:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8008330:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8008332:	e7a1      	b.n	8008278 <R3_2_Init+0x1cc>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 8008334:	f895 20a4 	ldrb.w	r2, [r5, #164]	@ 0xa4
 8008338:	2a03      	cmp	r2, #3
 800833a:	d1f6      	bne.n	800832a <R3_2_Init+0x27e>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800833c:	6323      	str	r3, [r4, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800833e:	6963      	ldr	r3, [r4, #20]
 8008340:	f043 0301 	orr.w	r3, r3, #1
 8008344:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008346:	6322      	str	r2, [r4, #48]	@ 0x30
}
 8008348:	e7ef      	b.n	800832a <R3_2_Init+0x27e>
 800834a:	bf00      	nop
 800834c:	40012c00 	.word	0x40012c00
 8008350:	e0042000 	.word	0xe0042000

08008354 <R3_2_SetOffsetCalib>:
{
 8008354:	b410      	push	{r4}
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 8008356:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 800835a:	680b      	ldr	r3, [r1, #0]
 800835c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    pHdl->offsetCalibStatus = true;
 8008360:	2301      	movs	r3, #1
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 8008362:	e9c0 4223 	strd	r4, r2, [r0, #140]	@ 0x8c
    pHdl->offsetCalibStatus = true;
 8008366:	f880 307f 	strb.w	r3, [r0, #127]	@ 0x7f
}
 800836a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800836e:	4770      	bx	lr

08008370 <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = (int32_t)pHandle->PhaseAOffset;
 8008370:	e9d0 2323 	ldrd	r2, r3, [r0, #140]	@ 0x8c
 8008374:	f8d0 0088 	ldr.w	r0, [r0, #136]	@ 0x88
 8008378:	608b      	str	r3, [r1, #8]
 800837a:	e9c1 0200 	strd	r0, r2, [r1]
}
 800837e:	4770      	bx	lr

08008380 <R3_2_CurrentReadingPolarization>:
{
 8008380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008384:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8008388:	6803      	ldr	r3, [r0, #0]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800838a:	6815      	ldr	r5, [r2, #0]
{
 800838c:	b083      	sub	sp, #12
    pHandle->PhaseAOffset = 0U;
 800838e:	2600      	movs	r6, #0
 8008390:	e9c0 6622 	strd	r6, r6, [r0, #136]	@ 0x88
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8008394:	9300      	str	r3, [sp, #0]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 8008396:	6943      	ldr	r3, [r0, #20]
 8008398:	9301      	str	r3, [sp, #4]
    pHandle->PolarizationCounter = 0U;
 800839a:	f880 6098 	strb.w	r6, [r0, #152]	@ 0x98
  CLEAR_BIT(TIMx->CCER, Channels);
 800839e:	6a2b      	ldr	r3, [r5, #32]
    pHandle->PhaseCOffset = 0U;
 80083a0:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
 80083a4:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 80083a8:	f023 0305 	bic.w	r3, r3, #5
 80083ac:	622b      	str	r3, [r5, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 80083ae:	4b3b      	ldr	r3, [pc, #236]	@ (800849c <R3_2_CurrentReadingPolarization+0x11c>)
 80083b0:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 80083b2:	4b3b      	ldr	r3, [pc, #236]	@ (80084a0 <R3_2_CurrentReadingPolarization+0x120>)
 80083b4:	6143      	str	r3, [r0, #20]
{
 80083b6:	4604      	mov	r4, r0
    pHandle->PolarizationSector=SECTOR_5;
 80083b8:	2704      	movs	r7, #4
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80083ba:	2380      	movs	r3, #128	@ 0x80
 80083bc:	f8a0 3096 	strh.w	r3, [r0, #150]	@ 0x96
    pHandle->PolarizationSector=SECTOR_5;
 80083c0:	f880 7099 	strb.w	r7, [r0, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_5;
 80083c4:	f880 707a 	strb.w	r7, [r0, #122]	@ 0x7a
    R3_2_SwitchOnPWM(&pHandle->_Super);
 80083c8:	f7ff fcd4 	bl	8007d74 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 80083cc:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
    waitForPolarizationEnd(TIMx,
 80083d0:	f104 0856 	add.w	r8, r4, #86	@ 0x56
 80083d4:	f104 0998 	add.w	r9, r4, #152	@ 0x98
 80083d8:	f893 20a4 	ldrb.w	r2, [r3, #164]	@ 0xa4
 80083dc:	4641      	mov	r1, r8
 80083de:	464b      	mov	r3, r9
 80083e0:	4628      	mov	r0, r5
 80083e2:	f7fa f8d9 	bl	8002598 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 80083e6:	4620      	mov	r0, r4
 80083e8:	f7ff fdca 	bl	8007f80 <R3_2_SwitchOffPWM>
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 80083ec:	4b2d      	ldr	r3, [pc, #180]	@ (80084a4 <R3_2_CurrentReadingPolarization+0x124>)
 80083ee:	6023      	str	r3, [r4, #0]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 80083f0:	4620      	mov	r0, r4
    pHandle->PolarizationCounter = 0U;
 80083f2:	f884 6098 	strb.w	r6, [r4, #152]	@ 0x98
    pHandle->PolarizationSector=SECTOR_1;
 80083f6:	f884 6099 	strb.w	r6, [r4, #153]	@ 0x99
    pHandle->_Super.Sector = SECTOR_1;
 80083fa:	f884 607a 	strb.w	r6, [r4, #122]	@ 0x7a
    R3_2_SwitchOnPWM(&pHandle->_Super);
 80083fe:	f7ff fcb9 	bl	8007d74 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 8008402:	f8d4 209c 	ldr.w	r2, [r4, #156]	@ 0x9c
    waitForPolarizationEnd(TIMx,
 8008406:	464b      	mov	r3, r9
 8008408:	f892 20a4 	ldrb.w	r2, [r2, #164]	@ 0xa4
 800840c:	4641      	mov	r1, r8
 800840e:	4628      	mov	r0, r5
 8008410:	f7fa f8c2 	bl	8002598 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 8008414:	4620      	mov	r0, r4
 8008416:	f7ff fdb3 	bl	8007f80 <R3_2_SwitchOffPWM>
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 800841a:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 800841e:	40fb      	lsrs	r3, r7
 8008420:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008424:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 8008428:	40fb      	lsrs	r3, r7
 800842a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800842e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8008432:	40fb      	lsrs	r3, r7
 8008434:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    pHandle->_Super.offsetCalibStatus = true;
 8008438:	2301      	movs	r3, #1
 800843a:	f884 307f 	strb.w	r3, [r4, #127]	@ 0x7f
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800843e:	9b00      	ldr	r3, [sp, #0]
 8008440:	6023      	str	r3, [r4, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8008442:	9b01      	ldr	r3, [sp, #4]
 8008444:	6163      	str	r3, [r4, #20]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008446:	69ab      	ldr	r3, [r5, #24]
 8008448:	f023 0308 	bic.w	r3, r3, #8
 800844c:	61ab      	str	r3, [r5, #24]
 800844e:	69ab      	ldr	r3, [r5, #24]
 8008450:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008454:	61ab      	str	r3, [r5, #24]
 8008456:	69eb      	ldr	r3, [r5, #28]
 8008458:	f023 0308 	bic.w	r3, r3, #8
 800845c:	61eb      	str	r3, [r5, #28]
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 800845e:	f8b4 3094 	ldrh.w	r3, [r4, #148]	@ 0x94
 8008462:	085b      	lsrs	r3, r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008464:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008466:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008468:	63eb      	str	r3, [r5, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800846a:	69ab      	ldr	r3, [r5, #24]
 800846c:	f043 0308 	orr.w	r3, r3, #8
 8008470:	61ab      	str	r3, [r5, #24]
 8008472:	69ab      	ldr	r3, [r5, #24]
 8008474:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008478:	61ab      	str	r3, [r5, #24]
 800847a:	69eb      	ldr	r3, [r5, #28]
 800847c:	f043 0308 	orr.w	r3, r3, #8
 8008480:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008482:	6a2b      	ldr	r3, [r5, #32]
 8008484:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8008488:	f043 0305 	orr.w	r3, r3, #5
 800848c:	622b      	str	r3, [r5, #32]
  pHandle->_Super.Sector = SECTOR_5;
 800848e:	f884 707a 	strb.w	r7, [r4, #122]	@ 0x7a
  pHandle->_Super.BrakeActionLock = false;
 8008492:	f884 6083 	strb.w	r6, [r4, #131]	@ 0x83
}
 8008496:	b003      	add	sp, #12
 8008498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800849c:	08007cd1 	.word	0x08007cd1
 80084a0:	08007c8d 	.word	0x08007c8d
 80084a4:	08007d29 	.word	0x08007d29

080084a8 <R3_2_SetADCSampPointSectX>:
{
 80084a8:	b530      	push	{r4, r5, lr}
    if ( ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->Tafter )
 80084aa:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 80084ae:	f8b0 e094 	ldrh.w	lr, [r0, #148]	@ 0x94
 80084b2:	f8d0 109c 	ldr.w	r1, [r0, #156]	@ 0x9c
 80084b6:	ebae 0203 	sub.w	r2, lr, r3
 80084ba:	f8b1 4068 	ldrh.w	r4, [r1, #104]	@ 0x68
 80084be:	b292      	uxth	r2, r2
 80084c0:	42a2      	cmp	r2, r4
 80084c2:	d917      	bls.n	80084f4 <R3_2_SetADCSampPointSectX+0x4c>
      pHandle->_Super.Sector = SECTOR_5;
 80084c4:	2204      	movs	r2, #4
      SamplingPoint = pHandle->Half_PWMPeriod - 1u;
 80084c6:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 80084ca:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
      SamplingPoint = pHandle->Half_PWMPeriod - 1u;
 80084ce:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80084d0:	680a      	ldr	r2, [r1, #0]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 80084d2:	f8b0 5050 	ldrh.w	r5, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 80084d6:	f8b0 4052 	ldrh.w	r4, [r0, #82]	@ 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 80084da:	f8b0 1054 	ldrh.w	r1, [r0, #84]	@ 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 80084de:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80084e0:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80084e2:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80084e4:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 80084e6:	6852      	ldr	r2, [r2, #4]
 80084e8:	4b10      	ldr	r3, [pc, #64]	@ (800852c <R3_2_SetADCSampPointSectX+0x84>)
 80084ea:	421a      	tst	r2, r3
}
 80084ec:	bf14      	ite	ne
 80084ee:	2001      	movne	r0, #1
 80084f0:	2000      	moveq	r0, #0
 80084f2:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 80084f4:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	@ 0x5a
 80084f8:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 80084fc:	fa1f fc8c 	uxth.w	ip, ip
 8008500:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8008504:	d904      	bls.n	8008510 <R3_2_SetADCSampPointSectX+0x68>
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8008506:	f8b1 206a 	ldrh.w	r2, [r1, #106]	@ 0x6a
 800850a:	1a9b      	subs	r3, r3, r2
 800850c:	b29b      	uxth	r3, r3
 800850e:	e7df      	b.n	80084d0 <R3_2_SetADCSampPointSectX+0x28>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8008510:	4423      	add	r3, r4
 8008512:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 8008514:	459e      	cmp	lr, r3
 8008516:	d8db      	bhi.n	80084d0 <R3_2_SetADCSampPointSectX+0x28>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 8008518:	43db      	mvns	r3, r3
          pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 800851a:	f44f 7280 	mov.w	r2, #256	@ 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 800851e:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADCTriggerEdge = LL_ADC_INJ_TRIG_EXT_FALLING;
 8008522:	f8a0 2096 	strh.w	r2, [r0, #150]	@ 0x96
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - 1;
 8008526:	b29b      	uxth	r3, r3
 8008528:	e7d2      	b.n	80084d0 <R3_2_SetADCSampPointSectX+0x28>
 800852a:	bf00      	nop
 800852c:	02000070 	.word	0x02000070

08008530 <R3_2_TIMx_UP_IRQHandler>:
{
 8008530:	b4f0      	push	{r4, r5, r6, r7}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008532:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8008536:	f890 407a 	ldrb.w	r4, [r0, #122]	@ 0x7a
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 800853a:	685e      	ldr	r6, [r3, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800853c:	681d      	ldr	r5, [r3, #0]
{
 800853e:	4601      	mov	r1, r0
 8008540:	eb03 0084 	add.w	r0, r3, r4, lsl #2
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 8008544:	6f02      	ldr	r2, [r0, #112]	@ 0x70
    if (OPAMPParams != NULL)
 8008546:	b1d6      	cbz	r6, 800857e <R3_2_TIMx_UP_IRQHandler+0x4e>
 8008548:	ea4f 0c84 	mov.w	ip, r4, lsl #2
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 800854c:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1fc      	bne.n	800854c <R3_2_TIMx_UP_IRQHandler+0x1c>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 8008552:	eb06 030c 	add.w	r3, r6, ip
 8008556:	6b1f      	ldr	r7, [r3, #48]	@ 0x30
      if (OpampConfig != OPAMP_UNCHANGED)
 8008558:	f1b7 3fff 	cmp.w	r7, #4294967295
 800855c:	d006      	beq.n	800856c <R3_2_TIMx_UP_IRQHandler+0x3c>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 800855e:	f856 6024 	ldr.w	r6, [r6, r4, lsl #2]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008562:	6834      	ldr	r4, [r6, #0]
 8008564:	f424 7486 	bic.w	r4, r4, #268	@ 0x10c
 8008568:	433c      	orrs	r4, r7
 800856a:	6034      	str	r4, [r6, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 800856c:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
      if (OpampConfig != OPAMP_UNCHANGED)
 800856e:	1c66      	adds	r6, r4, #1
 8008570:	d005      	beq.n	800857e <R3_2_TIMx_UP_IRQHandler+0x4e>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8008572:	699e      	ldr	r6, [r3, #24]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8008574:	6833      	ldr	r3, [r6, #0]
 8008576:	f423 7386 	bic.w	r3, r3, #268	@ 0x10c
 800857a:	4323      	orrs	r3, r4
 800857c:	6033      	str	r3, [r6, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 800857e:	f8b1 3096 	ldrh.w	r3, [r1, #150]	@ 0x96
 8008582:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8008584:	431c      	orrs	r4, r3
 8008586:	64d4      	str	r4, [r2, #76]	@ 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADCTriggerEdge;
 8008588:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800858c:	6d00      	ldr	r0, [r0, #80]	@ 0x50
 800858e:	4303      	orrs	r3, r0
 8008590:	64d3      	str	r3, [r2, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008592:	686b      	ldr	r3, [r5, #4]
 8008594:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008598:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800859c:	2280      	movs	r2, #128	@ 0x80
 800859e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80085a2:	606b      	str	r3, [r5, #4]
}
 80085a4:	f101 0078 	add.w	r0, r1, #120	@ 0x78
 80085a8:	bcf0      	pop	{r4, r5, r6, r7}
    pHandle->ADCTriggerEdge = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 80085aa:	f8a1 2096 	strh.w	r2, [r1, #150]	@ 0x96
}
 80085ae:	4770      	bx	lr

080085b0 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 80085b0:	f890 107e 	ldrb.w	r1, [r0, #126]	@ 0x7e
{
 80085b4:	b410      	push	{r4}
  if (false == pHandle->_Super.RLDetectionMode)
 80085b6:	2900      	cmp	r1, #0
 80085b8:	d13d      	bne.n	8008636 <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80085ba:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80085be:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80085c0:	699a      	ldr	r2, [r3, #24]
 80085c2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80085c6:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 80085ca:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80085ce:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80085d0:	6a1a      	ldr	r2, [r3, #32]
 80085d2:	f042 0201 	orr.w	r2, r2, #1
 80085d6:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80085d8:	6a1a      	ldr	r2, [r3, #32]
 80085da:	f022 0204 	bic.w	r2, r2, #4
 80085de:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80085e0:	6359      	str	r1, [r3, #52]	@ 0x34
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 80085e2:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 80085e6:	2a01      	cmp	r2, #1
 80085e8:	d033      	beq.n	8008652 <R3_2_RLDetectionModeEnable+0xa2>
    else if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 80085ea:	2a02      	cmp	r2, #2
 80085ec:	d10f      	bne.n	800860e <R3_2_RLDetectionModeEnable+0x5e>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80085ee:	699a      	ldr	r2, [r3, #24]
 80085f0:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80085f4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80085f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085fc:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80085fe:	6a1a      	ldr	r2, [r3, #32]
 8008600:	f042 0210 	orr.w	r2, r2, #16
 8008604:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008606:	6a1a      	ldr	r2, [r3, #32]
 8008608:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800860c:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800860e:	69da      	ldr	r2, [r3, #28]
 8008610:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008614:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8008618:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800861c:	61da      	str	r2, [r3, #28]
  CLEAR_BIT(TIMx->CCER, Channels);
 800861e:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8008620:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
 8008624:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008628:	621a      	str	r2, [r3, #32]
 800862a:	6a1a      	ldr	r2, [r3, #32]
 800862c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008630:	621a      	str	r2, [r3, #32]
 8008632:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008636:	4b0f      	ldr	r3, [pc, #60]	@ (8008674 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008638:	490f      	ldr	r1, [pc, #60]	@ (8008678 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800863a:	4a10      	ldr	r2, [pc, #64]	@ (800867c <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800863c:	4c10      	ldr	r4, [pc, #64]	@ (8008680 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800863e:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 8008640:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008642:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008644:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 8008648:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 800864c:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8008650:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008652:	699a      	ldr	r2, [r3, #24]
 8008654:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008658:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800865c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008660:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008662:	6a1a      	ldr	r2, [r3, #32]
 8008664:	f022 0210 	bic.w	r2, r2, #16
 8008668:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 800866a:	6a1a      	ldr	r2, [r3, #32]
 800866c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008670:	621a      	str	r2, [r3, #32]
}
 8008672:	e7cc      	b.n	800860e <R3_2_RLDetectionModeEnable+0x5e>
 8008674:	08008061 	.word	0x08008061
 8008678:	08007e89 	.word	0x08007e89
 800867c:	08007f81 	.word	0x08007f81
 8008680:	08007e35 	.word	0x08007e35

08008684 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 8008684:	f890 307e 	ldrb.w	r3, [r0, #126]	@ 0x7e
 8008688:	2b00      	cmp	r3, #0
 800868a:	d03d      	beq.n	8008708 <R3_2_RLDetectionModeDisable+0x84>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800868c:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 8008690:	f8b0 1094 	ldrh.w	r1, [r0, #148]	@ 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008694:	681b      	ldr	r3, [r3, #0]
{
 8008696:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008698:	699a      	ldr	r2, [r3, #24]
 800869a:	4c40      	ldr	r4, [pc, #256]	@ (800879c <R3_2_RLDetectionModeDisable+0x118>)
 800869c:	4022      	ands	r2, r4
 800869e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80086a2:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80086a4:	6a1a      	ldr	r2, [r3, #32]
 80086a6:	f042 0201 	orr.w	r2, r2, #1
 80086aa:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 80086ac:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 80086b0:	2a01      	cmp	r2, #1
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 80086b2:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 80086b6:	d028      	beq.n	800870a <R3_2_RLDetectionModeDisable+0x86>
    else if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 80086b8:	2a02      	cmp	r2, #2
 80086ba:	d04a      	beq.n	8008752 <R3_2_RLDetectionModeDisable+0xce>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80086bc:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80086be:	699a      	ldr	r2, [r3, #24]
 80086c0:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80086c4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80086c8:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 80086cc:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80086ce:	6a1a      	ldr	r2, [r3, #32]
 80086d0:	f042 0210 	orr.w	r2, r2, #16
 80086d4:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80086d6:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80086d8:	69da      	ldr	r2, [r3, #28]
 80086da:	4022      	ands	r2, r4
 80086dc:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80086e0:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 80086e2:	6a1a      	ldr	r2, [r3, #32]
 80086e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086e8:	621a      	str	r2, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 80086ea:	4a2d      	ldr	r2, [pc, #180]	@ (80087a0 <R3_2_RLDetectionModeDisable+0x11c>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 80086ec:	63d9      	str	r1, [r3, #60]	@ 0x3c
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 80086ee:	492d      	ldr	r1, [pc, #180]	@ (80087a4 <R3_2_RLDetectionModeDisable+0x120>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 80086f0:	6002      	str	r2, [r0, #0]
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 80086f2:	4a2d      	ldr	r2, [pc, #180]	@ (80087a8 <R3_2_RLDetectionModeDisable+0x124>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 80086f4:	4c2d      	ldr	r4, [pc, #180]	@ (80087ac <R3_2_RLDetectionModeDisable+0x128>)
 80086f6:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 80086f8:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 80086fa:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 80086fe:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8008702:	f880 307e 	strb.w	r3, [r0, #126]	@ 0x7e
}
 8008706:	4770      	bx	lr
 8008708:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 800870a:	6a1a      	ldr	r2, [r3, #32]
 800870c:	f042 0204 	orr.w	r2, r2, #4
 8008710:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008712:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008714:	699a      	ldr	r2, [r3, #24]
 8008716:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800871a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 800871e:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8008722:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008724:	6a1a      	ldr	r2, [r3, #32]
 8008726:	f042 0210 	orr.w	r2, r2, #16
 800872a:	621a      	str	r2, [r3, #32]
 800872c:	6a1a      	ldr	r2, [r3, #32]
 800872e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008732:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008734:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008736:	69da      	ldr	r2, [r3, #28]
 8008738:	4022      	ands	r2, r4
 800873a:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800873e:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008740:	6a1a      	ldr	r2, [r3, #32]
 8008742:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008746:	621a      	str	r2, [r3, #32]
 8008748:	6a1a      	ldr	r2, [r3, #32]
 800874a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800874e:	621a      	str	r2, [r3, #32]
}
 8008750:	e7cb      	b.n	80086ea <R3_2_RLDetectionModeDisable+0x66>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008752:	6a1a      	ldr	r2, [r3, #32]
 8008754:	f022 0204 	bic.w	r2, r2, #4
 8008758:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800875a:	6359      	str	r1, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800875c:	699a      	ldr	r2, [r3, #24]
 800875e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008762:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8008766:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 800876a:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800876c:	6a1a      	ldr	r2, [r3, #32]
 800876e:	f042 0210 	orr.w	r2, r2, #16
 8008772:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008774:	6a1a      	ldr	r2, [r3, #32]
 8008776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800877a:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800877c:	6399      	str	r1, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800877e:	69da      	ldr	r2, [r3, #28]
 8008780:	4022      	ands	r2, r4
 8008782:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8008786:	61da      	str	r2, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008788:	6a1a      	ldr	r2, [r3, #32]
 800878a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800878e:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008790:	6a1a      	ldr	r2, [r3, #32]
 8008792:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008796:	621a      	str	r2, [r3, #32]
}
 8008798:	e7a7      	b.n	80086ea <R3_2_RLDetectionModeDisable+0x66>
 800879a:	bf00      	nop
 800879c:	fffeff8c 	.word	0xfffeff8c
 80087a0:	08007b11 	.word	0x08007b11
 80087a4:	08007d75 	.word	0x08007d75
 80087a8:	08007f81 	.word	0x08007f81
 80087ac:	08007f0d 	.word	0x08007f0d

080087b0 <R3_2_RLDetectionModeSetDuty>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80087b0:	f8d0 209c 	ldr.w	r2, [r0, #156]	@ 0x9c
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 80087b4:	f8b0 c094 	ldrh.w	ip, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80087b8:	6812      	ldr	r2, [r2, #0]
{
 80087ba:	4603      	mov	r3, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80087bc:	69d0      	ldr	r0, [r2, #28]
 80087be:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 80087c2:	fb0c f101 	mul.w	r1, ip, r1
 80087c6:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
 80087ca:	0c09      	lsrs	r1, r1, #16
 80087cc:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
{
 80087d0:	b410      	push	{r4}
    pHandle->_Super.CntPhA = (uint16_t)val;
 80087d2:	f8a3 1050 	strh.w	r1, [r3, #80]	@ 0x50
 80087d6:	61d0      	str	r0, [r2, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 80087d8:	f8b3 0074 	ldrh.w	r0, [r3, #116]	@ 0x74
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 80087dc:	f8b3 4076 	ldrh.w	r4, [r3, #118]	@ 0x76
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 80087e0:	ebac 0000 	sub.w	r0, ip, r0
  WRITE_REG(TIMx->CCR4, CompareValue);
 80087e4:	6410      	str	r0, [r2, #64]	@ 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 80087e6:	63d4      	str	r4, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 80087e8:	6351      	str	r1, [r2, #52]	@ 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80087ea:	6851      	ldr	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 80087ec:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
 80087f0:	f021 7100 	bic.w	r1, r1, #33554432	@ 0x2000000
 80087f4:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
    pHdl->Sector = SECTOR_4;
 80087f8:	f04f 0c03 	mov.w	ip, #3
 80087fc:	f041 0170 	orr.w	r1, r1, #112	@ 0x70
 8008800:	6051      	str	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8008802:	2801      	cmp	r0, #1
    pHdl->Sector = SECTOR_4;
 8008804:	f883 c07a 	strb.w	ip, [r3, #122]	@ 0x7a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008808:	6852      	ldr	r2, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800880a:	d007      	beq.n	800881c <R3_2_RLDetectionModeSetDuty+0x6c>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800880c:	4b06      	ldr	r3, [pc, #24]	@ (8008828 <R3_2_RLDetectionModeSetDuty+0x78>)
}
 800880e:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008812:	421a      	tst	r2, r3
 8008814:	bf14      	ite	ne
 8008816:	2001      	movne	r0, #1
 8008818:	2000      	moveq	r0, #0
}
 800881a:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 800881c:	2200      	movs	r2, #0
}
 800881e:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 8008822:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8008826:	4770      	bx	lr
 8008828:	02000070 	.word	0x02000070

0800882c <R3_2_RLTurnOnLowSidesAndStart>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800882c:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH3);
    LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_OC_SetCompareCH1(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH2(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH3(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8008830:	f8b0 2094 	ldrh.w	r2, [r0, #148]	@ 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008834:	681b      	ldr	r3, [r3, #0]
{
 8008836:	b430      	push	{r4, r5}
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008838:	699c      	ldr	r4, [r3, #24]
 800883a:	f024 0408 	bic.w	r4, r4, #8
 800883e:	619c      	str	r4, [r3, #24]
 8008840:	699c      	ldr	r4, [r3, #24]
 8008842:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
 8008846:	619c      	str	r4, [r3, #24]
 8008848:	69dc      	ldr	r4, [r3, #28]
 800884a:	f024 0408 	bic.w	r4, r4, #8
 800884e:	61dc      	str	r4, [r3, #28]
 8008850:	69dc      	ldr	r4, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008852:	2100      	movs	r1, #0
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8008854:	3a05      	subs	r2, #5
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008856:	f424 6400 	bic.w	r4, r4, #2048	@ 0x800
 800885a:	61dc      	str	r4, [r3, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800885c:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800885e:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008860:	63d9      	str	r1, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008862:	641a      	str	r2, [r3, #64]	@ 0x40
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008864:	699a      	ldr	r2, [r3, #24]
 8008866:	f042 0208 	orr.w	r2, r2, #8
 800886a:	619a      	str	r2, [r3, #24]
 800886c:	699a      	ldr	r2, [r3, #24]
 800886e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008872:	619a      	str	r2, [r3, #24]
 8008874:	69da      	ldr	r2, [r3, #28]
 8008876:	f042 0208 	orr.w	r2, r2, #8
 800887a:	61da      	str	r2, [r3, #28]
 800887c:	69da      	ldr	r2, [r3, #28]
 800887e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008882:	61da      	str	r2, [r3, #28]
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH2);
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH3);
    LL_TIM_OC_EnablePreload(TIMx, LL_TIM_CHANNEL_CH4);
    
    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8008884:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008886:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800888a:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800888c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800888e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008892:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs (TIMx);

    if (ES_GPIO == pHandle->_Super.LowSideOutputs )
 8008894:	f890 207b 	ldrb.w	r2, [r0, #123]	@ 0x7b
 8008898:	2a02      	cmp	r2, #2
 800889a:	d10b      	bne.n	80088b4 <R3_2_RLTurnOnLowSidesAndStart+0x88>
    {
      /* It is executed during calibration phase the EN signal shall stay off */
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800889c:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	@ 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80088a0:	f8b0 5048 	ldrh.w	r5, [r0, #72]	@ 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80088a4:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  WRITE_REG(GPIOx->BSRR, PinMask);
 80088a6:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80088a8:	f8b0 404a 	ldrh.w	r4, [r0, #74]	@ 0x4a
 80088ac:	618c      	str	r4, [r1, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80088ae:	f8b0 104c 	ldrh.w	r1, [r0, #76]	@ 0x4c
 80088b2:	6191      	str	r1, [r2, #24]
    else
    {
      /* Nothing to do */
    }

    pHdl->Sector = SECTOR_4;
 80088b4:	2203      	movs	r2, #3
 80088b6:	f880 207a 	strb.w	r2, [r0, #122]	@ 0x7a
  SET_BIT(TIMx->CCER, Channels);
 80088ba:	6a1a      	ldr	r2, [r3, #32]
 80088bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
    LL_TIM_CC_EnableChannel(TIMx, LL_TIM_CHANNEL_CH4);

#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 80088c0:	bc30      	pop	{r4, r5}
 80088c2:	621a      	str	r2, [r3, #32]
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop

080088c8 <RVBS_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.AvBusVoltage_d = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80088c8:	8943      	ldrh	r3, [r0, #10]
 80088ca:	8a02      	ldrh	r2, [r0, #16]
 80088cc:	4413      	add	r3, r2
 80088ce:	085b      	lsrs	r3, r3, #1
 80088d0:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 80088d2:	4770      	bx	lr

080088d4 <RVBS_CalcAvVbus>:
  else
  {
#endif
    uint16_t hAux = rawValue;

    if (0xFFFFU == hAux)
 80088d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80088d8:	4291      	cmp	r1, r2
 80088da:	d101      	bne.n	80088e0 <RVBS_CalcAvVbus+0xc>
  uint16_t tempValue = 0U;
 80088dc:	2000      	movs	r0, #0
 80088de:	4770      	bx	lr
    {
      /* Nothing to do */
    }
    else
    {
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 80088e0:	88c2      	ldrh	r2, [r0, #6]
 80088e2:	4603      	mov	r3, r0
 80088e4:	1a89      	subs	r1, r1, r2
  */
uint16_t RVBS_CheckFaultState(RDivider_Handle_t *pHandle)
{
  uint16_t fault;
  /* If both thresholds are equal, single threshold feature is used */
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80088e6:	8940      	ldrh	r0, [r0, #10]
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 80088e8:	eb02 2221 	add.w	r2, r2, r1, asr #8
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80088ec:	8999      	ldrh	r1, [r3, #12]
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 80088ee:	b292      	uxth	r2, r2
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80088f0:	4288      	cmp	r0, r1
      pHandle->_Super.AvBusVoltage_d += (hAux - pHandle->_Super.AvBusVoltage_d) >> 8U;
 80088f2:	80da      	strh	r2, [r3, #6]
  if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80088f4:	d012      	beq.n	800891c <RVBS_CalcAvVbus+0x48>
    }
  }
  else
  {
    /* If both thresholds are different, hysteresis feature is used (Brake mode) */
    if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80088f6:	f8b3 c010 	ldrh.w	ip, [r3, #16]
 80088fa:	4594      	cmp	ip, r2
 80088fc:	d818      	bhi.n	8008930 <RVBS_CalcAvVbus+0x5c>
{
 80088fe:	b410      	push	{r4}
    {
      fault = MC_UNDER_VOLT;
    }
    else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8008900:	7b9c      	ldrb	r4, [r3, #14]
 8008902:	b134      	cbz	r4, 8008912 <RVBS_CalcAvVbus+0x3e>
        fault = MC_OVER_VOLT;
      }
    }
    else
    {
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008904:	4282      	cmp	r2, r0
 8008906:	d816      	bhi.n	8008936 <RVBS_CalcAvVbus+0x62>
      {
        pHandle->OverVoltageHysteresisUpDir = false;
        fault = MC_OVER_VOLT;
      }
      else{
        fault = MC_NO_ERROR;
 8008908:	2000      	movs	r0, #0
}
 800890a:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800890e:	8118      	strh	r0, [r3, #8]
}
 8008910:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8008912:	428a      	cmp	r2, r1
 8008914:	d211      	bcs.n	800893a <RVBS_CalcAvVbus+0x66>
        pHandle->OverVoltageHysteresisUpDir = true;
 8008916:	2201      	movs	r2, #1
 8008918:	739a      	strb	r2, [r3, #14]
        fault = MC_NO_ERROR;
 800891a:	e7f5      	b.n	8008908 <RVBS_CalcAvVbus+0x34>
    if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800891c:	4282      	cmp	r2, r0
 800891e:	d80e      	bhi.n	800893e <RVBS_CalcAvVbus+0x6a>
    else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8008920:	8a18      	ldrh	r0, [r3, #16]
 8008922:	4290      	cmp	r0, r2
 8008924:	bf94      	ite	ls
 8008926:	2000      	movls	r0, #0
 8008928:	2001      	movhi	r0, #1
 800892a:	0080      	lsls	r0, r0, #2
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800892c:	8118      	strh	r0, [r3, #8]
}
 800892e:	4770      	bx	lr
      fault = MC_UNDER_VOLT;
 8008930:	2004      	movs	r0, #4
      pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8008932:	8118      	strh	r0, [r3, #8]
}
 8008934:	4770      	bx	lr
        pHandle->OverVoltageHysteresisUpDir = false;
 8008936:	2200      	movs	r2, #0
 8008938:	739a      	strb	r2, [r3, #14]
        fault = MC_OVER_VOLT;
 800893a:	2002      	movs	r0, #2
 800893c:	e7e5      	b.n	800890a <RVBS_CalcAvVbus+0x36>
 800893e:	2002      	movs	r0, #2
 8008940:	e7f4      	b.n	800892c <RVBS_CalcAvVbus+0x58>
 8008942:	bf00      	nop

08008944 <REMNG_Init>:
  }
  else
  {
#endif
    pHandle->Ext = 0;
    pHandle->TargetFinal = 0;
 8008944:	2300      	movs	r3, #0
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 8008946:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 8008948:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 800894c:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8008950:	6142      	str	r2, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 8008952:	4770      	bx	lr

08008954 <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 8008954:	e9d0 2102 	ldrd	r2, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8008958:	2901      	cmp	r1, #1
{
 800895a:	b410      	push	{r4}
 800895c:	4603      	mov	r3, r0
      pHandle->RampRemainingStep --;
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of TargetFinal */
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 800895e:	6944      	ldr	r4, [r0, #20]
    if (pHandle->RampRemainingStep > 1U)
 8008960:	d909      	bls.n	8008976 <REMNG_Calc+0x22>
      current_ref += pHandle->IncDecAmount;
 8008962:	6900      	ldr	r0, [r0, #16]
      pHandle->RampRemainingStep --;
 8008964:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 8008966:	4402      	add	r2, r0
      pHandle->RampRemainingStep --;
 8008968:	60d9      	str	r1, [r3, #12]
    {
      /* Do nothing */
    }

    pHandle->Ext = current_ref;
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 800896a:	fb92 f0f4 	sdiv	r0, r2, r4
    pHandle->Ext = current_ref;
 800896e:	609a      	str	r2, [r3, #8]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 8008970:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008974:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 8008976:	d005      	beq.n	8008984 <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008978:	fb92 f0f4 	sdiv	r0, r2, r4
}
 800897c:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->Ext = current_ref;
 8008980:	609a      	str	r2, [r3, #8]
}
 8008982:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8008984:	6840      	ldr	r0, [r0, #4]
 8008986:	fb04 f200 	mul.w	r2, r4, r0
      pHandle->RampRemainingStep = 0U;
 800898a:	2100      	movs	r1, #0
}
 800898c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->RampRemainingStep = 0U;
 8008990:	60d9      	str	r1, [r3, #12]
    pHandle->Ext = current_ref;
 8008992:	609a      	str	r2, [r3, #8]
}
 8008994:	4770      	bx	lr
 8008996:	bf00      	nop

08008998 <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 8008998:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 800899a:	fab0 f080 	clz	r0, r0
 800899e:	0940      	lsrs	r0, r0, #5
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop

080089a4 <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 80089a4:	2800      	cmp	r0, #0
 80089a6:	bfb8      	it	lt
 80089a8:	4240      	neglt	r0, r0
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
    if (TargetAbs >= limit)
 80089aa:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80089ae:	d213      	bcs.n	80089d8 <getScalingFactor+0x34>
 80089b0:	2302      	movs	r3, #2
    uint32_t limit = (((uint32_t)1) << (31U - i));
 80089b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80089b6:	e001      	b.n	80089bc <getScalingFactor+0x18>
  for (i = 1U; i < 32U; i++)
 80089b8:	2b20      	cmp	r3, #32
 80089ba:	d00a      	beq.n	80089d2 <getScalingFactor+0x2e>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 80089bc:	fa2c f203 	lsr.w	r2, ip, r3
    if (TargetAbs >= limit)
 80089c0:	4290      	cmp	r0, r2
 80089c2:	4619      	mov	r1, r3
 80089c4:	f103 0301 	add.w	r3, r3, #1
 80089c8:	d3f6      	bcc.n	80089b8 <getScalingFactor+0x14>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 80089ca:	3901      	subs	r1, #1
 80089cc:	2001      	movs	r0, #1
 80089ce:	4088      	lsls	r0, r1
 80089d0:	4770      	bx	lr
 80089d2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80089d6:	4770      	bx	lr
    if (TargetAbs >= limit)
 80089d8:	2001      	movs	r0, #1
}
 80089da:	4770      	bx	lr

080089dc <REMNG_ExecRamp>:
{
 80089dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089e0:	4604      	mov	r4, r0
 80089e2:	460e      	mov	r6, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 80089e4:	6880      	ldr	r0, [r0, #8]
 80089e6:	6963      	ldr	r3, [r4, #20]
    if (0U == Durationms)
 80089e8:	4615      	mov	r5, r2
 80089ea:	b962      	cbnz	r2, 8008a06 <REMNG_ExecRamp+0x2a>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 80089ec:	4608      	mov	r0, r1
 80089ee:	f7ff ffd9 	bl	80089a4 <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 80089f2:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 80089f6:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 80089f8:	4628      	mov	r0, r5
      pHandle->IncDecAmount = 0;
 80089fa:	e9c4 5003 	strd	r5, r0, [r4, #12]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 80089fe:	60a6      	str	r6, [r4, #8]
}
 8008a00:	2001      	movs	r0, #1
 8008a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8008a06:	fb90 f8f3 	sdiv	r8, r0, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8008a0a:	eba1 0708 	sub.w	r7, r1, r8
 8008a0e:	4638      	mov	r0, r7
 8008a10:	f7ff ffc8 	bl	80089a4 <getScalingFactor>
 8008a14:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 8008a16:	4640      	mov	r0, r8
 8008a18:	f7ff ffc4 	bl	80089a4 <getScalingFactor>
 8008a1c:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8008a1e:	4630      	mov	r0, r6
 8008a20:	f7ff ffc0 	bl	80089a4 <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 8008a24:	45ca      	cmp	sl, r9
 8008a26:	d318      	bcc.n	8008a5a <REMNG_ExecRamp+0x7e>
        if (wScalingFactor2 < wScalingFactor3)
 8008a28:	4548      	cmp	r0, r9
 8008a2a:	bf28      	it	cs
 8008a2c:	4648      	movcs	r0, r9
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8008a2e:	fb08 f300 	mul.w	r3, r8, r0
 8008a32:	60a3      	str	r3, [r4, #8]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8008a34:	6823      	ldr	r3, [r4, #0]
      aux /= 1000U;
 8008a36:	4a0b      	ldr	r2, [pc, #44]	@ (8008a64 <REMNG_ExecRamp+0x88>)
      pHandle->ScalingFactor = wScalingFactorMin;
 8008a38:	6160      	str	r0, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8008a3a:	fb05 f303 	mul.w	r3, r5, r3
      aux /= 1000U;
 8008a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8008a42:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8008a44:	1c5d      	adds	r5, r3, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 8008a46:	fb07 f000 	mul.w	r0, r7, r0
      pHandle->TargetFinal = TargetFinal;
 8008a4a:	6066      	str	r6, [r4, #4]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 8008a4c:	fb90 f0f5 	sdiv	r0, r0, r5
      pHandle->IncDecAmount = 0;
 8008a50:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 8008a54:	2001      	movs	r0, #1
 8008a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (wScalingFactor < wScalingFactor3)
 8008a5a:	4550      	cmp	r0, sl
 8008a5c:	bf28      	it	cs
 8008a5e:	4650      	movcs	r0, sl
 8008a60:	e7e5      	b.n	8008a2e <REMNG_ExecRamp+0x52>
 8008a62:	bf00      	nop
 8008a64:	10624dd3 	.word	0x10624dd3

08008a68 <RUC_Init>:
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle,
                     SpeednTorqCtrl_Handle_t *pSTC,
                     VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL,
                     PWMC_Handle_t *pPWM)
{
 8008a68:	b500      	push	{lr}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 8008a6a:	6681      	str	r1, [r0, #104]	@ 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits */
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008a6c:	6941      	ldr	r1, [r0, #20]
    pHandle->pSNSL = pSNSL;
 8008a6e:	e9c0 231b 	strd	r2, r3, [r0, #108]	@ 0x6c
    pHandle->OTFSCLowside = false;
 8008a72:	f04f 0c00 	mov.w	ip, #0
    pHandle->pPWM = pPWM;
 8008a76:	9b01      	ldr	r3, [sp, #4]
    pHandle->OTFSCLowside = false;
 8008a78:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
    pHandle->pPWM = pPWM;
 8008a7c:	6743      	str	r3, [r0, #116]	@ 0x74
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008a7e:	b1f9      	cbz	r1, 8008ac0 <RUC_Init+0x58>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008a80:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008a82:	b313      	cbz	r3, 8008aca <RUC_Init+0x62>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008a84:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008a86:	b31b      	cbz	r3, 8008ad0 <RUC_Init+0x68>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008a88:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008a8a:	b323      	cbz	r3, 8008ad6 <RUC_Init+0x6e>
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	f04f 0c05 	mov.w	ip, #5
 8008a92:	2204      	movs	r2, #4
 8008a94:	b1b3      	cbz	r3, 8008ac4 <RUC_Init+0x5c>
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8008a96:	8803      	ldrh	r3, [r0, #0]
 8008a98:	4910      	ldr	r1, [pc, #64]	@ (8008adc <RUC_Init+0x74>)
 8008a9a:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8008a9e:	fb0e f303 	mul.w	r3, lr, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008aa2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8008aa6:	fba1 1303 	umull	r1, r3, r1, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008aaa:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008aae:	2100      	movs	r1, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8008ab0:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008ab2:	6151      	str	r1, [r2, #20]
      pHandle->bPhaseNbr = bPhase;
 8008ab4:	f880 c048 	strb.w	ip, [r0, #72]	@ 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8008ab8:	f880 3056 	strb.w	r3, [r0, #86]	@ 0x56
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8008abc:	f85d fb04 	ldr.w	pc, [sp], #4
      bPhase++;
 8008ac0:	f04f 0c01 	mov.w	ip, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008ac4:	f10c 32ff 	add.w	r2, ip, #4294967295
 8008ac8:	e7e5      	b.n	8008a96 <RUC_Init+0x2e>
      bPhase++;
 8008aca:	f04f 0c02 	mov.w	ip, #2
 8008ace:	e7f9      	b.n	8008ac4 <RUC_Init+0x5c>
 8008ad0:	f04f 0c03 	mov.w	ip, #3
 8008ad4:	e7f6      	b.n	8008ac4 <RUC_Init+0x5c>
 8008ad6:	f04f 0c04 	mov.w	ip, #4
 8008ada:	e7f3      	b.n	8008ac4 <RUC_Init+0x5c>
 8008adc:	10624dd3 	.word	0x10624dd3

08008ae0 <RUC_Clear>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  hMotorDirection: Rotor rotation direction.
  *         This parameter must be -1 or +1.
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 8008ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ae4:	4604      	mov	r4, r0

    pHandle->hDirection = hMotorDirection;
    pHandle->EnteredZone1 = false;

    /* Initializes the rev up stages counter */
    pHandle->bStageCnt = 0U;
 8008ae6:	2600      	movs	r6, #0
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 8008ae8:	f8d0 806c 	ldr.w	r8, [r0, #108]	@ 0x6c
    pHandle->bStageCnt = 0U;
 8008aec:	f880 6058 	strb.w	r6, [r0, #88]	@ 0x58
    pHandle->bOTFRelCounter = 0U;
 8008af0:	f880 6053 	strb.w	r6, [r0, #83]	@ 0x53
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 8008af4:	6ea7      	ldr	r7, [r4, #104]	@ 0x68
    pHandle->hDirection = hMotorDirection;
 8008af6:	80c1      	strh	r1, [r0, #6]
    pHandle->OTFSCLowside = false;
 8008af8:	f8a0 6054 	strh.w	r6, [r0, #84]	@ 0x54

    /* Calls the clear method of VSS */
    VSS_Clear(pVSS);
 8008afc:	4640      	mov	r0, r8
{
 8008afe:	460d      	mov	r5, r1
    VSS_Clear(pVSS);
 8008b00:	f000 fb86 	bl	8009210 <VSS_Clear>

    /* Sets the STC in torque mode */
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 8008b04:	2104      	movs	r1, #4
 8008b06:	4638      	mov	r0, r7
 8008b08:	f7f9 ffc0 	bl	8002a8c <STC_SetControlMode>

    /* Sets the mechanical starting angle of VSS */
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8008b0c:	8863      	ldrh	r3, [r4, #2]
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8008b0e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008b12:	b2ad      	uxth	r5, r5
 8008b14:	fb13 f305 	smulbb	r3, r3, r5
 8008b18:	b21b      	sxth	r3, r3
    pHandle->hElAngleAccu = hMecAngle;
 8008b1a:	f8a8 3030 	strh.w	r3, [r8, #48]	@ 0x30
    pHandle->_Super.hElAngle = hMecAngle;
 8008b1e:	f8a8 3004 	strh.w	r3, [r8, #4]

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 8008b22:	4631      	mov	r1, r6
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8008b24:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b28:	4638      	mov	r0, r7
 8008b2a:	f8a8 3006 	strh.w	r3, [r8, #6]
 8008b2e:	4632      	mov	r2, r6
 8008b30:	f7f9 ffb0 	bl	8002a94 <STC_ExecRamp>

    /* Gives the first command to STC and VSS */
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 8008b34:	8a21      	ldrh	r1, [r4, #16]
 8008b36:	89a2      	ldrh	r2, [r4, #12]
 8008b38:	fb11 f105 	smulbb	r1, r1, r5
 8008b3c:	b209      	sxth	r1, r1
 8008b3e:	4638      	mov	r0, r7
 8008b40:	f7f9 ffa8 	bl	8002a94 <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 8008b44:	89e1      	ldrh	r1, [r4, #14]
 8008b46:	89a2      	ldrh	r2, [r4, #12]
 8008b48:	fb11 f105 	smulbb	r1, r1, r5
 8008b4c:	b209      	sxth	r1, r1
 8008b4e:	4640      	mov	r0, r8
 8008b50:	f000 fc14 	bl	800937c <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks */
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 8008b54:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8008b56:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 8008b58:	4a06      	ldr	r2, [pc, #24]	@ (8008b74 <RUC_Clear+0x94>)

    /* Set the next phases parameter pointer */
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /* Timeout counter for PLL reset during OTF */
    pHandle->bResetPLLCnt = 0U;
 8008b5a:	f884 6057 	strb.w	r6, [r4, #87]	@ 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8008b5e:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 8008b62:	fba2 2303 	umull	r2, r3, r2, r3
 8008b66:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8008b68:	6962      	ldr	r2, [r4, #20]
 8008b6a:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
}
 8008b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b74:	10624dd3 	.word	0x10624dd3

08008b78 <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 8008b78:	8883      	ldrh	r3, [r0, #4]
{
 8008b7a:	b510      	push	{r4, lr}
 8008b7c:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 8008b7e:	bb4b      	cbnz	r3, 8008bd4 <RUC_Exec+0x5c>
      /* Nothing to do */
    }

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8008b80:	68a0      	ldr	r0, [r4, #8]
 8008b82:	b330      	cbz	r0, 8008bd2 <RUC_Exec+0x5a>
      {
        /* If it becomes zero the current phase has been completed */
        /* Gives the next command to STC and VSS */
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 8008b84:	8881      	ldrh	r1, [r0, #4]
 8008b86:	88e3      	ldrh	r3, [r4, #6]
 8008b88:	8802      	ldrh	r2, [r0, #0]
 8008b8a:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8008b8c:	fb11 f103 	smulbb	r1, r1, r3
 8008b90:	b209      	sxth	r1, r1
 8008b92:	f7f9 ff7f 	bl	8002a94 <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8008b96:	68a3      	ldr	r3, [r4, #8]
 8008b98:	88e0      	ldrh	r0, [r4, #6]
 8008b9a:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 8008b9c:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8008b9e:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 8008ba2:	b209      	sxth	r1, r1
 8008ba4:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8008ba6:	f000 fbe9 	bl	800937c <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks */
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8008baa:	68a2      	ldr	r2, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008bac:	f8b4 c000 	ldrh.w	ip, [r4]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8008bb0:	8813      	ldrh	r3, [r2, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008bb2:	490c      	ldr	r1, [pc, #48]	@ (8008be4 <RUC_Exec+0x6c>)
        pHandle->hPhaseRemainingTicks++;

        /* Set the next phases parameter pointer */
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8008bb4:	6890      	ldr	r0, [r2, #8]

        /* Increases the rev up stages counter */
        pHandle->bStageCnt++;
 8008bb6:	f894 2058 	ldrb.w	r2, [r4, #88]	@ 0x58
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8008bba:	60a0      	str	r0, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008bbc:	fb0c f303 	mul.w	r3, ip, r3
 8008bc0:	fba1 1303 	umull	r1, r3, r1, r3
 8008bc4:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 8008bc6:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 8008bc8:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 8008bca:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 8008bcc:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
  bool retVal = true;
 8008bd0:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 8008bd2:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 8008bd4:	3b01      	subs	r3, #1
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d0d0      	beq.n	8008b80 <RUC_Exec+0x8>
  bool retVal = true;
 8008bde:	2001      	movs	r0, #1
}
 8008be0:	bd10      	pop	{r4, pc}
 8008be2:	bf00      	nop
 8008be4:	10624dd3 	.word	0x10624dd3

08008be8 <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 8008be8:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8008bec:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
    }
#ifdef NULL_PTR_CHECK_REV_UP_CTL
  }
#endif
  return (retVal);
}
 8008bf0:	4282      	cmp	r2, r0
 8008bf2:	bf34      	ite	cc
 8008bf4:	2000      	movcc	r0, #0
 8008bf6:	2001      	movcs	r0, #1
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop

08008bfc <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8008bfc:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop

08008c04 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8008c04:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 8008c08:	4603      	mov	r3, r0
 8008c0a:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 8008c0c:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 8008c10:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 8008c14:	bfb8      	it	lt
 8008c16:	4249      	neglt	r1, r1
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8008c18:	f8b3 c016 	ldrh.w	ip, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8008c1c:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8008c1e:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8008c20:	8a9c      	ldrh	r4, [r3, #20]
      hAux = -(*pMecSpeedUnit);
 8008c22:	bfb8      	it	lt
 8008c24:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8008c26:	458c      	cmp	ip, r1
 8008c28:	d818      	bhi.n	8008c5c <SPD_IsMecSpeedReliable+0x58>
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8008c2a:	f9b3 e012 	ldrsh.w	lr, [r3, #18]
    {
      hAux = -(pHandle->hMecAccelUnitP);
 8008c2e:	fa1f fc8e 	uxth.w	ip, lr
    if (pHandle->hMecAccelUnitP < 0)
 8008c32:	f1be 0f00 	cmp.w	lr, #0
      hAux = -(pHandle->hMecAccelUnitP);
 8008c36:	bfb8      	it	lt
 8008c38:	f1cc 0c00 	rsblt	ip, ip, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8008c3c:	f8b3 e018 	ldrh.w	lr, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 8008c40:	bfb8      	it	lt
 8008c42:	fa1f fc8c 	uxthlt.w	ip, ip
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8008c46:	45e6      	cmp	lr, ip
 8008c48:	d308      	bcc.n	8008c5c <SPD_IsMecSpeedReliable+0x58>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8008c4a:	428c      	cmp	r4, r1
 8008c4c:	d306      	bcc.n	8008c5c <SPD_IsMecSpeedReliable+0x58>
        /* Nothing to do */
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8008c4e:	4290      	cmp	r0, r2
 8008c50:	d809      	bhi.n	8008c66 <SPD_IsMecSpeedReliable+0x62>
      {
        /* Nothing to do */
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8008c52:	1a10      	subs	r0, r2, r0
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008c54:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8008c56:	bf18      	it	ne
 8008c58:	2001      	movne	r0, #1
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8008c5a:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8008c5c:	4290      	cmp	r0, r2
 8008c5e:	d9f8      	bls.n	8008c52 <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 8008c60:	3201      	adds	r2, #1
 8008c62:	b2d2      	uxtb	r2, r2
 8008c64:	e7f5      	b.n	8008c52 <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 8008c66:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008c68:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 8008c6a:	2001      	movs	r0, #1
}
 8008c6c:	bd10      	pop	{r4, pc}
 8008c6e:	bf00      	nop

08008c70 <SPD_GetS16Speed>:
  * @brief  Returns the average mechanical rotor speed in RPM*SPEED_UNIT/U_RPM.
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  * @retval int16_t The average mechanical rotor speed.
  * - Called for speed monitoring through MotorPilote.
  */
__weak int16_t SPD_GetS16Speed(const SpeednPosFdbk_Handle_t *pHandle)
 8008c70:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop

08008c78 <STO_PLL_CalcElAngle>:
  * @param  pInputs: Pointer to the observer inputs structure.
  * @retval int16_t Rotor electrical angle (s16Degrees).
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 8008c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8008c7c:	4604      	mov	r4, r0
{
 8008c7e:	b089      	sub	sp, #36	@ 0x24
  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8008c80:	2800      	cmp	r0, #0
 8008c82:	f000 80cf 	beq.w	8008e24 <STO_PLL_CalcElAngle+0x1ac>
 8008c86:	2900      	cmp	r1, #0
 8008c88:	f000 80cf 	beq.w	8008e2a <STO_PLL_CalcElAngle+0x1b2>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 8008c8c:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	@ 0x2e
 8008c90:	6e87      	ldr	r7, [r0, #104]	@ 0x68
 8008c92:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8008c96:	429f      	cmp	r7, r3
 8008c98:	f340 80d1 	ble.w	8008e3e <STO_PLL_CalcElAngle+0x1c6>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 8008c9c:	6683      	str	r3, [r0, #104]	@ 0x68
 8008c9e:	461f      	mov	r7, r3
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008ca0:	f8b4 511e 	ldrh.w	r5, [r4, #286]	@ 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008ca4:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008ca6:	fa47 f205 	asr.w	r2, r7, r5
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008caa:	42b3      	cmp	r3, r6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8008cac:	9201      	str	r2, [sp, #4]
 8008cae:	fa0f fe82 	sxth.w	lr, r2
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8008cb2:	f2c0 80c1 	blt.w	8008e38 <STO_PLL_CalcElAngle+0x1c0>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8008cb6:	425b      	negs	r3, r3
 8008cb8:	429e      	cmp	r6, r3
 8008cba:	f340 80bd 	ble.w	8008e38 <STO_PLL_CalcElAngle+0x1c0>
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008cbe:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	@ 0x2c
 8008cc2:	f8d4 9060 	ldr.w	r9, [r4, #96]	@ 0x60
 8008cc6:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8008cca:	fa46 f505 	asr.w	r5, r6, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008cce:	4599      	cmp	r9, r3
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8008cd0:	fa0f fc85 	sxth.w	ip, r5
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008cd4:	f340 80b9 	ble.w	8008e4a <STO_PLL_CalcElAngle+0x1d2>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 8008cd8:	6623      	str	r3, [r4, #96]	@ 0x60
 8008cda:	4699      	mov	r9, r3
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8008cdc:	f8d4 8064 	ldr.w	r8, [r4, #100]	@ 0x64
 8008ce0:	4543      	cmp	r3, r8
 8008ce2:	f2c0 80a6 	blt.w	8008e32 <STO_PLL_CalcElAngle+0x1ba>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8008ce6:	425b      	negs	r3, r3
 8008ce8:	4598      	cmp	r8, r3
 8008cea:	f340 80a2 	ble.w	8008e32 <STO_PLL_CalcElAngle+0x1ba>
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008cee:	88c8      	ldrh	r0, [r1, #6]

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8008cf0:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008cf4:	888b      	ldrh	r3, [r1, #4]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008cf6:	f8ad 0014 	strh.w	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
#else
    hValfa = (int16_t)(wAux / 65536);
#endif

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8008cfa:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008cfe:	f8ad 3010 	strh.w	r3, [sp, #16]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8008d02:	f9b1 3000 	ldrsh.w	r3, [r1]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8008d06:	f8b4 211c 	ldrh.w	r2, [r4, #284]	@ 0x11c
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 8008d0a:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008d0e:	9904      	ldr	r1, [sp, #16]
    wAux = wAux * pHandle->hC6;
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /* Calls the PLL blockset */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 8008d10:	f8a4 e070 	strh.w	lr, [r4, #112]	@ 0x70
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8008d14:	fb0a f000 	mul.w	r0, sl, r0
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8008d18:	fb0a f303 	mul.w	r3, sl, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d1c:	1400      	asrs	r0, r0, #16
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d1e:	141b      	asrs	r3, r3, #16
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d20:	9003      	str	r0, [sp, #12]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008d22:	9805      	ldr	r0, [sp, #20]
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d24:	9302      	str	r3, [sp, #8]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8008d26:	fa49 f302 	asr.w	r3, r9, r2
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8008d2a:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008d2e:	eba2 0a00 	sub.w	sl, r2, r0
    wAux = ((int32_t)pHandle->hC1) * hAux;
 8008d32:	fb12 f20b 	smulbb	r2, r2, fp
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 8008d36:	eba8 0202 	sub.w	r2, r8, r2
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008d3a:	1a59      	subs	r1, r3, r1
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 8008d3c:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	@ 0x22
    wIalfa_est_Next += wAux;
 8008d40:	9802      	ldr	r0, [sp, #8]
    pHandle->hBemf_beta_est = hAux_Beta;
 8008d42:	f8a4 c072 	strh.w	ip, [r4, #114]	@ 0x72
    wAux = ((int32_t)pHandle->hC1) * hAux;
 8008d46:	fb13 f30b 	smulbb	r3, r3, fp
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 8008d4a:	eba9 0303 	sub.w	r3, r9, r3
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008d4e:	b209      	sxth	r1, r1
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 8008d50:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	@ 0x28
    wIalfa_est_Next += wAux;
 8008d54:	fb08 3301 	mla	r3, r8, r1, r3
    wIalfa_est_Next += wAux;
 8008d58:	fb09 3300 	mla	r3, r9, r0, r3
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008d5c:	fa0f fa8a 	sxth.w	sl, sl
    wIbeta_est_Next += wAux;
 8008d60:	9803      	ldr	r0, [sp, #12]
    wIbeta_est_Next += wAux;
 8008d62:	fb08 280a 	mla	r8, r8, sl, r2
    wIbeta_est_Next += wAux;
 8008d66:	fb09 8800 	mla	r8, r9, r0, r8
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 8008d6a:	f9b4 0026 	ldrsh.w	r0, [r4, #38]	@ 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d6e:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
    wAux = wAux * pHandle->hC6;
 8008d70:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	@ 0x2a
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 8008d74:	fb01 7100 	mla	r1, r1, r0, r7
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 8008d78:	fb00 600a 	mla	r0, r0, sl, r6
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 8008d7c:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	@ 0x24
    wIalfa_est_Next -= wAux;
 8008d80:	fb06 371e 	mls	r7, r6, lr, r3
    wIbeta_est_Next -= wAux;
 8008d84:	fb06 861c 	mls	r6, r6, ip, r8
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d88:	fa4e fe02 	asr.w	lr, lr, r2
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8008d8c:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 8008d90:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
    wAux = wAux * pHandle->hC6;
 8008d94:	fb0e f309 	mul.w	r3, lr, r9
    wBemf_beta_est_Next -= wAux;
 8008d98:	fb03 0812 	mls	r8, r3, r2, r0

    if (0 == pHandle->hForcedDirection)
 8008d9c:	f994 3124 	ldrsb.w	r3, [r4, #292]	@ 0x124
    wAux = wAux * pHandle->hC6;
 8008da0:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 8008da4:	fb0c 1902 	mla	r9, ip, r2, r1
    if (0 == pHandle->hForcedDirection)
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d154      	bne.n	8008e56 <STO_PLL_CalcElAngle+0x1de>
    {
      /* We are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 8008dac:	2a00      	cmp	r2, #0
 8008dae:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 8008db2:	bfa8      	it	ge
 8008db4:	f04f 0a01 	movge.w	sl, #1
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;
  Trig_Components Local_Components;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 8008db8:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8008dbc:	f7f8 fca0 	bl	8001700 <MCM_Trig_Functions>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8008dc0:	9b01      	ldr	r3, [sp, #4]
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 8008dc2:	fb15 f50a 	smulbb	r5, r5, sl
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8008dc6:	fb13 f30a 	smulbb	r3, r3, sl
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 8008dca:	426d      	negs	r5, r5

  /* Alfa & Beta BEMF multiplied by Cos & Sin */
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 8008dcc:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 8008dd0:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 8008dd4:	f340 31cf 	sbfx	r1, r0, #15, #16
 8008dd8:	f345 35cf 	sbfx	r5, r5, #15, #16
 8008ddc:	1a69      	subs	r1, r5, r1
 8008dde:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8008de2:	f7fe fdb1 	bl	8007948 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8008de6:	f894 30f4 	ldrb.w	r3, [r4, #244]	@ 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8008dea:	f894 210e 	ldrb.w	r2, [r4, #270]	@ 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 8008dee:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 8008df0:	3301      	adds	r3, #1
 8008df2:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 8008df4:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8008df6:	bf12      	itee	ne
 8008df8:	461a      	movne	r2, r3
 8008dfa:	2200      	moveq	r2, #0
    bBuffer_index = 0U;
 8008dfc:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8008dfe:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8008e02:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	@ 0x74
 8008e06:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 8008e0a:	f8a2 0074 	strh.w	r0, [r2, #116]	@ 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 8008e0e:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 8008e12:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ialfa_est = wIalfa_est_Next;
 8008e14:	6627      	str	r7, [r4, #96]	@ 0x60
    pHandle->_Super.hElAngle += hRotor_Speed;
 8008e16:	4418      	add	r0, r3
    pHandle->Ibeta_est = wIbeta_est_Next;
 8008e18:	e9c4 6919 	strd	r6, r9, [r4, #100]	@ 0x64
    pHandle->_Super.hElAngle += hRotor_Speed;
 8008e1c:	b200      	sxth	r0, r0
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 8008e1e:	f8c4 806c 	str.w	r8, [r4, #108]	@ 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 8008e22:	80a0      	strh	r0, [r4, #4]
}
 8008e24:	b009      	add	sp, #36	@ 0x24
 8008e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 8008e2a:	4608      	mov	r0, r1
}
 8008e2c:	b009      	add	sp, #36	@ 0x24
 8008e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 8008e32:	6663      	str	r3, [r4, #100]	@ 0x64
 8008e34:	4698      	mov	r8, r3
 8008e36:	e75a      	b.n	8008cee <STO_PLL_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 8008e38:	66e3      	str	r3, [r4, #108]	@ 0x6c
 8008e3a:	461e      	mov	r6, r3
 8008e3c:	e73f      	b.n	8008cbe <STO_PLL_CalcElAngle+0x46>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8008e3e:	425a      	negs	r2, r3
 8008e40:	4297      	cmp	r7, r2
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 8008e42:	bfdc      	itt	le
 8008e44:	6682      	strle	r2, [r0, #104]	@ 0x68
 8008e46:	4617      	movle	r7, r2
 8008e48:	e72a      	b.n	8008ca0 <STO_PLL_CalcElAngle+0x28>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8008e4a:	425a      	negs	r2, r3
 8008e4c:	4591      	cmp	r9, r2
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 8008e4e:	bfdc      	itt	le
 8008e50:	6622      	strle	r2, [r4, #96]	@ 0x60
 8008e52:	4691      	movle	r9, r2
 8008e54:	e742      	b.n	8008cdc <STO_PLL_CalcElAngle+0x64>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8008e56:	fa1f fa83 	uxth.w	sl, r3
 8008e5a:	e7ad      	b.n	8008db8 <STO_PLL_CalcElAngle+0x140>

08008e5c <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 8008e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 8008e5e:	f890 510e 	ldrb.w	r5, [r0, #270]	@ 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e62:	2d00      	cmp	r5, #0
 8008e64:	f000 80a1 	beq.w	8008faa <STO_PLL_CalcAvrgMecSpeedUnit+0x14e>
 8008e68:	f100 0272 	add.w	r2, r0, #114	@ 0x72
 8008e6c:	eb02 0445 	add.w	r4, r2, r5, lsl #1
 8008e70:	4613      	mov	r3, r2
    int32_t wAvrSpeed_dpp = (int32_t)0;
 8008e72:	f04f 0c00 	mov.w	ip, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 8008e76:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e7a:	42a3      	cmp	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 8008e7c:	44f4      	add	ip, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e7e:	d1fa      	bne.n	8008e76 <STO_PLL_CalcAvrgMecSpeedUnit+0x1a>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 8008e80:	fb9c fef5 	sdiv	lr, ip, r5
    int32_t wAvrQuadraticError = 0;
 8008e84:	f04f 0c00 	mov.w	ip, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 8008e88:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
 8008e8c:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e90:	42a2      	cmp	r2, r4
      wAvrQuadraticError += wError;
 8008e92:	fb03 cc03 	mla	ip, r3, r3, ip
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008e96:	d1f7      	bne.n	8008e88 <STO_PLL_CalcAvrgMecSpeedUnit+0x2c>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 8008e98:	fb9c f2f5 	sdiv	r2, ip, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 8008e9c:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 8008ea0:	17de      	asrs	r6, r3, #31
 8008ea2:	f8b0 c110 	ldrh.w	ip, [r0, #272]	@ 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8008ea6:	8b45      	ldrh	r5, [r0, #26]
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 8008ea8:	fbac 4303 	umull	r4, r3, ip, r3
 8008eac:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 8008eb0:	09e4      	lsrs	r4, r4, #7
 8008eb2:	ea44 6443 	orr.w	r4, r4, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 8008eb6:	7883      	ldrb	r3, [r0, #2]
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 8008eb8:	f890 6104 	ldrb.w	r6, [r0, #260]	@ 0x104
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8008ebc:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8008ec0:	4294      	cmp	r4, r2
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 8008ec2:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8008ec6:	bfd8      	it	le
 8008ec8:	f04f 0c00 	movle.w	ip, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 8008ecc:	69c5      	ldr	r5, [r0, #28]
 8008ece:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8008ed2:	bfc8      	it	gt
 8008ed4:	f04f 0c01 	movgt.w	ip, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 8008ed8:	7845      	ldrb	r5, [r0, #1]
 8008eda:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 8008ede:	b21d      	sxth	r5, r3
 8008ee0:	800d      	strh	r5, [r1, #0]
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 8008ee2:	2700      	movs	r7, #0
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 8008ee4:	8185      	strh	r5, [r0, #12]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 8008ee6:	f880 c0f5 	strb.w	ip, [r0, #245]	@ 0xf5
    if (false == pHandle->IsAlgorithmConverged)
 8008eea:	f890 50f8 	ldrb.w	r5, [r0, #248]	@ 0xf8
    if (true == pHandle->EnableDualCheck) /* Do algorithm if it's enabled */
 8008eee:	b996      	cbnz	r6, 8008f16 <STO_PLL_CalcAvrgMecSpeedUnit+0xba>
    if (false == pHandle->IsAlgorithmConverged)
 8008ef0:	2d00      	cmp	r5, #0
 8008ef2:	d04f      	beq.n	8008f94 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8008ef4:	4294      	cmp	r4, r2
 8008ef6:	dc44      	bgt.n	8008f82 <STO_PLL_CalcAvrgMecSpeedUnit+0x126>
        pHandle->ReliabilityCounter++;
 8008ef8:	f890 30f7 	ldrb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 8008efc:	78c2      	ldrb	r2, [r0, #3]
        pHandle->ReliabilityCounter++;
 8008efe:	3301      	adds	r3, #1
 8008f00:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 8008f02:	4293      	cmp	r3, r2
        pHandle->ReliabilityCounter++;
 8008f04:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 8008f08:	d344      	bcc.n	8008f94 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
          pHandle->ReliabilityCounter = 0U;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8008f10:	7002      	strb	r2, [r0, #0]
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 8008f16:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8008f18:	f8b0 611a 	ldrh.w	r6, [r0, #282]	@ 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 8008f1c:	bfb8      	it	lt
 8008f1e:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 8008f20:	429e      	cmp	r6, r3
 8008f22:	dd3b      	ble.n	8008f9c <STO_PLL_CalcAvrgMecSpeedUnit+0x140>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 8008f24:	f9b0 6070 	ldrsh.w	r6, [r0, #112]	@ 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 8008f28:	f9b0 7072 	ldrsh.w	r7, [r0, #114]	@ 0x72
        wObsBemfSq = wObsBemf * wObsBemf;
 8008f2c:	fb06 fc06 	mul.w	ip, r6, r6
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 8008f30:	f890 6118 	ldrb.w	r6, [r0, #280]	@ 0x118
        wObsBemfSq += wObsBemf * wObsBemf;
 8008f34:	fb07 c707 	mla	r7, r7, r7, ip
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 8008f38:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8008f3c:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 8008f40:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 8008f44:	fb03 f606 	mul.w	r6, r3, r6
 8008f48:	2e00      	cmp	r6, #0
 8008f4a:	bfb8      	it	lt
 8008f4c:	363f      	addlt	r6, #63	@ 0x3f
 8008f4e:	11b6      	asrs	r6, r6, #6
        wEstBemfSq *= wEstBemf;
 8008f50:	fb06 f303 	mul.w	r3, r6, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	461e      	mov	r6, r3
 8008f58:	f890 c117 	ldrb.w	ip, [r0, #279]	@ 0x117
 8008f5c:	bfb8      	it	lt
 8008f5e:	f103 063f 	addlt.w	r6, r3, #63	@ 0x3f
 8008f62:	11b6      	asrs	r6, r6, #6
      pHandle->Est_Bemf_Level = wEstBemfSq;
 8008f64:	e9c0 733f 	strd	r7, r3, [r0, #252]	@ 0xfc
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 8008f68:	fb0c 3316 	mls	r3, ip, r6, r3
        if (wObsBemfSq > wEstBemfSqLo)
 8008f6c:	429f      	cmp	r7, r3
 8008f6e:	bfd4      	ite	le
 8008f70:	2600      	movle	r6, #0
 8008f72:	2601      	movgt	r6, #1
 8008f74:	f880 60f9 	strb.w	r6, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 8008f78:	b165      	cbz	r5, 8008f94 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 8008f7a:	4294      	cmp	r4, r2
 8008f7c:	ddbc      	ble.n	8008ef8 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
 8008f7e:	429f      	cmp	r7, r3
 8008f80:	ddba      	ble.n	8008ef8 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
        pHandle->_Super.bSpeedErrorNumber = (pHandle->_Super.bSpeedErrorNumber> 1) ? pHandle->_Super.bSpeedErrorNumber-1 :0;		
 8008f82:	7803      	ldrb	r3, [r0, #0]
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	bf38      	it	cc
 8008f88:	2301      	movcc	r3, #1
        pHandle->ReliabilityCounter = 0U;
 8008f8a:	2200      	movs	r2, #0
        pHandle->_Super.bSpeedErrorNumber = (pHandle->_Super.bSpeedErrorNumber> 1) ? pHandle->_Super.bSpeedErrorNumber-1 :0;		
 8008f8c:	3b01      	subs	r3, #1
        pHandle->ReliabilityCounter = 0U;
 8008f8e:	f880 20f7 	strb.w	r2, [r0, #247]	@ 0xf7
        pHandle->_Super.bSpeedErrorNumber = (pHandle->_Super.bSpeedErrorNumber> 1) ? pHandle->_Super.bSpeedErrorNumber-1 :0;		
 8008f92:	7003      	strb	r3, [r0, #0]
}
 8008f94:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 8008f98:	f7ff be34 	b.w	8008c04 <SPD_IsMecSpeedReliable>
      pHandle->Est_Bemf_Level = wEstBemfSq;
 8008f9c:	e9c0 773f 	strd	r7, r7, [r0, #252]	@ 0xfc
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 8008fa0:	f880 70f9 	strb.w	r7, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 8008fa4:	2d00      	cmp	r5, #0
 8008fa6:	d1a7      	bne.n	8008ef8 <STO_PLL_CalcAvrgMecSpeedUnit+0x9c>
 8008fa8:	e7f4      	b.n	8008f94 <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 8008faa:	462a      	mov	r2, r5
 8008fac:	462b      	mov	r3, r5
 8008fae:	462e      	mov	r6, r5
 8008fb0:	46ae      	mov	lr, r5
 8008fb2:	e776      	b.n	8008ea2 <STO_PLL_CalcAvrgMecSpeedUnit+0x46>

08008fb4 <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 8008fb4:	f890 20f4 	ldrb.w	r2, [r0, #244]	@ 0xf4
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 8008fb8:	f890 c10e 	ldrb.w	ip, [r0, #270]	@ 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8008fbc:	f890 110f 	ldrb.w	r1, [r0, #271]	@ 0x10f
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8008fc0:	eb00 0342 	add.w	r3, r0, r2, lsl #1
{
 8008fc4:	b410      	push	{r4}
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8008fc6:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 8008fca:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8008fce:	ebac 0101 	sub.w	r1, ip, r1
 8008fd2:	b289      	uxth	r1, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8008fd4:	4423      	add	r3, r4
    if (0 == hBufferSizeDiff)
 8008fd6:	b959      	cbnz	r1, 8008ff0 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 8008fd8:	f9b0 210c 	ldrsh.w	r2, [r0, #268]	@ 0x10c
 8008fdc:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8008fde:	f8b0 2120 	ldrh.w	r2, [r0, #288]	@ 0x120
    pHandle->DppBufferSum = wSum;
 8008fe2:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8008fe6:	4113      	asrs	r3, r2
}
 8008fe8:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 8008fec:	81c3      	strh	r3, [r0, #14]
}
 8008fee:	4770      	bx	lr
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 8008ff0:	440a      	add	r2, r1
 8008ff2:	b291      	uxth	r1, r2
 8008ff4:	b212      	sxth	r2, r2
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 8008ff6:	4594      	cmp	ip, r2
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 8008ff8:	bfdc      	itt	le
 8008ffa:	eba1 010c 	suble.w	r1, r1, ip
 8008ffe:	b20a      	sxthle	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 8009000:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8009004:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	@ 0x74
 8009008:	1a9b      	subs	r3, r3, r2
 800900a:	e7e8      	b.n	8008fde <STO_PLL_CalcAvrgElSpeedDpp+0x2a>

0800900c <STO_PLL_Clear>:
{
 800900c:	b510      	push	{r4, lr}
  *
  */
static inline void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 800900e:	f890 210e 	ldrb.w	r2, [r0, #270]	@ 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 8009012:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 8009014:	e9c0 1118 	strd	r1, r1, [r0, #96]	@ 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 8009018:	e9c0 111a 	strd	r1, r1, [r0, #104]	@ 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 800901c:	e9c0 113f 	strd	r1, r1, [r0, #252]	@ 0xfc
{
 8009020:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 8009022:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 8009024:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 8009026:	f8a0 10f6 	strh.w	r1, [r0, #246]	@ 0xf6
    pHandle->IsAlgorithmConverged = false;
 800902a:	f8a0 10f8 	strh.w	r1, [r0, #248]	@ 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 800902e:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
    pHandle->ForceConvergency = false;
 8009032:	f8a0 1122 	strh.w	r1, [r0, #290]	@ 0x122

  /* Init speed buffer */
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 8009036:	b11a      	cbz	r2, 8009040 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 8009038:	0052      	lsls	r2, r2, #1
 800903a:	3074      	adds	r0, #116	@ 0x74
 800903c:	f000 f9ec 	bl	8009418 <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 8009040:	2100      	movs	r1, #0
 8009042:	f884 10f4 	strb.w	r1, [r4, #244]	@ 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 8009046:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800904a:	f104 0034 	add.w	r0, r4, #52	@ 0x34
}
 800904e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 8009052:	f7fe bc47 	b.w	80078e4 <PID_SetIntegralTerm>
 8009056:	bf00      	nop

08009058 <STO_PLL_Init>:
{
 8009058:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800905a:	f890 1116 	ldrb.w	r1, [r0, #278]	@ 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800905e:	4b19      	ldr	r3, [pc, #100]	@ (80090c4 <STO_PLL_Init+0x6c>)
 8009060:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	@ 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8009064:	f880 10f6 	strb.w	r1, [r0, #246]	@ 0xf6
    pHandle->EnableDualCheck = true;
 8009068:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 800906a:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800906c:	fb93 f3fe 	sdiv	r3, r3, lr
 8009070:	b21b      	sxth	r3, r3
{
 8009072:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 8009074:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
    pHandle->F3POW2 = 0U;
 8009078:	8641      	strh	r1, [r0, #50]	@ 0x32
    while (htempk != 0)
 800907a:	b30b      	cbz	r3, 80090c0 <STO_PLL_Init+0x68>
    wAux = ((int32_t)1);
 800907c:	4611      	mov	r1, r2
      htempk /= ((int16_t)2);
 800907e:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 8009082:	f102 0c01 	add.w	ip, r2, #1
 8009086:	105b      	asrs	r3, r3, #1
 8009088:	4610      	mov	r0, r2
      wAux *= ((int32_t)2);
 800908a:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 800908e:	fa1f f28c 	uxth.w	r2, ip
 8009092:	d1f4      	bne.n	800907e <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 8009094:	b20a      	sxth	r2, r1
 8009096:	8660      	strh	r0, [r4, #50]	@ 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 8009098:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800909c:	480a      	ldr	r0, [pc, #40]	@ (80090c8 <STO_PLL_Init+0x70>)
    pHandle->hF3 = (int16_t)wAux;
 800909e:	8622      	strh	r2, [r4, #48]	@ 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 80090a0:	17cb      	asrs	r3, r1, #31
 80090a2:	fb80 0101 	smull	r0, r1, r0, r1
 80090a6:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 80090aa:	8563      	strh	r3, [r4, #42]	@ 0x2a
    STO_PLL_Clear(pHandle);
 80090ac:	4620      	mov	r0, r4
 80090ae:	f7ff ffad 	bl	800900c <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 80090b2:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 80090b6:	f7fe fc01 	bl	80078bc <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 80090ba:	2300      	movs	r3, #0
 80090bc:	8263      	strh	r3, [r4, #18]
}
 80090be:	bd10      	pop	{r4, pc}
 80090c0:	4671      	mov	r1, lr
 80090c2:	e7eb      	b.n	800909c <STO_PLL_Init+0x44>
 80090c4:	000fea5e 	.word	0x000fea5e
 80090c8:	06488dc5 	.word	0x06488dc5

080090cc <STO_PLL_IsObserverConverged>:
    int32_t wtemp;
    int16_t hEstimatedSpeedUnit;
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;

    if (true == pHandle->ForceConvergency2)
 80090cc:	f890 2123 	ldrb.w	r2, [r0, #291]	@ 0x123
{
 80090d0:	4603      	mov	r3, r0
    if (true == pHandle->ForceConvergency2)
 80090d2:	b112      	cbz	r2, 80090da <STO_PLL_IsObserverConverged+0xe>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 80090d4:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 80090d8:	800a      	strh	r2, [r1, #0]
    else
    {
      /* Nothing to do */
    }

    if (true == pHandle->ForceConvergency)
 80090da:	f893 0122 	ldrb.w	r0, [r3, #290]	@ 0x122
 80090de:	b128      	cbz	r0, 80090ec <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 80090e0:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80090e2:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 80090e4:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 80090e8:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 80090ea:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 80090ec:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 80090f0:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
{
 80090f4:	b530      	push	{r4, r5, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 80090f6:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 80090fa:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 80090fe:	4614      	mov	r4, r2
      if (wtemp > 0)
 8009100:	dd38      	ble.n	8009174 <STO_PLL_IsObserverConverged+0xa8>
        if (hEstimatedSpeedUnit < 0)
 8009102:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 8009106:	bfbc      	itt	lt
 8009108:	f1cc 0c00 	rsblt	ip, ip, #0
 800910c:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 8009110:	2a00      	cmp	r2, #0
 8009112:	db34      	blt.n	800917e <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 8009114:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009118:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800911c:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 8009120:	b349      	cbz	r1, 8009176 <STO_PLL_IsObserverConverged+0xaa>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 8009122:	f8b3 5114 	ldrh.w	r5, [r3, #276]	@ 0x114
 8009126:	fa1f f18c 	uxth.w	r1, ip
 800912a:	428d      	cmp	r5, r1
 800912c:	d223      	bcs.n	8009176 <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800912e:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 8009132:	2a00      	cmp	r2, #0
 8009134:	bfb8      	it	lt
 8009136:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 8009138:	f342 120f 	sbfx	r2, r2, #4, #16
 800913c:	4594      	cmp	ip, r2
 800913e:	db1a      	blt.n	8009176 <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009140:	fb04 fe0e 	mul.w	lr, r4, lr
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 8009144:	f1be 0f00 	cmp.w	lr, #0
 8009148:	bfb8      	it	lt
 800914a:	f10e 0e0f 	addlt.w	lr, lr, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 800914e:	f34e 1e0f 	sbfx	lr, lr, #4, #16
 8009152:	45f4      	cmp	ip, lr
 8009154:	dc0f      	bgt.n	8009176 <STO_PLL_IsObserverConverged+0xaa>
                pHandle->ConsistencyCounter++;
 8009156:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800915a:	f893 1116 	ldrb.w	r1, [r3, #278]	@ 0x116
                pHandle->ConsistencyCounter++;
 800915e:	3201      	adds	r2, #1
 8009160:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 8009162:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 8009164:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 8009168:	d804      	bhi.n	8009174 <STO_PLL_IsObserverConverged+0xa8>
      pHandle->IsAlgorithmConverged = true;
 800916a:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800916c:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 800916e:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 8009172:	701a      	strb	r2, [r3, #0]
}
 8009174:	bd30      	pop	{r4, r5, pc}
                pHandle->ConsistencyCounter = 0U;
 8009176:	2200      	movs	r2, #0
 8009178:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 800917c:	bd30      	pop	{r4, r5, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 800917e:	4252      	negs	r2, r2
 8009180:	b212      	sxth	r2, r2
 8009182:	800a      	strh	r2, [r1, #0]
        if (true == pHandle->IsSpeedReliable)
 8009184:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 8009188:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
 800918c:	4614      	mov	r4, r2
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800918e:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 8009192:	2900      	cmp	r1, #0
 8009194:	d0ef      	beq.n	8009176 <STO_PLL_IsObserverConverged+0xaa>
 8009196:	e7c4      	b.n	8009122 <STO_PLL_IsObserverConverged+0x56>

08009198 <STO_PLL_GetEstimatedBemf>:
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
}
 8009198:	6f00      	ldr	r0, [r0, #112]	@ 0x70
{
 800919a:	b082      	sub	sp, #8
}
 800919c:	b002      	add	sp, #8
 800919e:	4770      	bx	lr

080091a0 <STO_PLL_GetEstimatedCurrent>:
  * @brief  Exports from @p pHandle the stator current alpha-beta as estimated by state observer.
  * 
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta.
  */
__weak alphabeta_t STO_PLL_GetEstimatedCurrent(STO_PLL_Handle_t *pHandle)
{
 80091a0:	4603      	mov	r3, r0
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 80091a2:	2000      	movs	r0, #0
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80091a4:	f8b3 111c 	ldrh.w	r1, [r3, #284]	@ 0x11c
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 80091a8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 80091ac:	410a      	asrs	r2, r1
  return (iaux);
 80091ae:	410b      	asrs	r3, r1
 80091b0:	b292      	uxth	r2, r2
 80091b2:	f362 000f 	bfi	r0, r2, #0, #16
 80091b6:	b29b      	uxth	r3, r3
{
 80091b8:	b082      	sub	sp, #8
  return (iaux);
 80091ba:	f363 401f 	bfi	r0, r3, #16, #16
}
 80091be:	b002      	add	sp, #8
 80091c0:	4770      	bx	lr
 80091c2:	bf00      	nop

080091c4 <STO_PLL_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 80091c4:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 80091c8:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 80091ca:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
 80091ce:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80091d0:	4770      	bx	lr
 80091d2:	bf00      	nop

080091d4 <STO_PLL_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 80091d4:	8441      	strh	r1, [r0, #34]	@ 0x22
    pHandle->hC4 = hhC2;
 80091d6:	84c2      	strh	r2, [r0, #38]	@ 0x26
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80091d8:	4770      	bx	lr
 80091da:	bf00      	nop

080091dc <STO_OTF_ResetPLL>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 80091dc:	6800      	ldr	r0, [r0, #0]
 80091de:	2100      	movs	r1, #0
 80091e0:	3034      	adds	r0, #52	@ 0x34
 80091e2:	f7fe bb7f 	b.w	80078e4 <PID_SetIntegralTerm>
 80091e6:	bf00      	nop

080091e8 <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    const STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 80091e8:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 80091ea:	f893 00f5 	ldrb.w	r0, [r3, #245]	@ 0xf5
 80091ee:	4770      	bx	lr

080091f0 <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 80091f0:	6803      	ldr	r3, [r0, #0]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 80091f8:	4770      	bx	lr
 80091fa:	bf00      	nop

080091fc <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 80091fc:	6803      	ldr	r3, [r0, #0]
 80091fe:	2201      	movs	r2, #1
 8009200:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop

08009208 <STO_SetDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
 8009208:	f880 1124 	strb.w	r1, [r0, #292]	@ 0x124
#ifdef NULL_PTR_CHECK_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop

08009210 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8009210:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009212:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8009214:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 8009216:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 800921a:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 800921c:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 800921e:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 8009220:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 8009222:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8009224:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 8009226:	6303      	str	r3, [r0, #48]	@ 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop

0800922c <VSS_Init>:
{
 800922c:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 800922e:	f7ff ffef 	bl	8009210 <VSS_Clear>
}
 8009232:	bd08      	pop	{r3, pc}

08009234 <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 8009234:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 8009238:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 800923a:	b11a      	cbz	r2, 8009244 <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 800923c:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 8009240:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 8009242:	4770      	bx	lr
{
 8009244:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009246:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 800924a:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800924c:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800924e:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009252:	785a      	ldrb	r2, [r3, #1]
 8009254:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009258:	4460      	add	r0, ip
 800925a:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800925e:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009260:	b200      	sxth	r0, r0
 8009262:	8618      	strh	r0, [r3, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8009264:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 8009266:	b1fc      	cbz	r4, 80092a8 <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 8009268:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 800926c:	b1f2      	cbz	r2, 80092ac <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 800926e:	3a01      	subs	r2, #1
 8009270:	b212      	sxth	r2, r2
 8009272:	85da      	strh	r2, [r3, #46]	@ 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8009274:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8009278:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800927a:	db26      	blt.n	80092ca <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800927c:	eba1 0e0e 	sub.w	lr, r1, lr
 8009280:	fa0f fe8e 	sxth.w	lr, lr
 8009284:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8009286:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 800928a:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 800928e:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 8009292:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 8009296:	fb12 f205 	smulbb	r2, r2, r5
 800929a:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 800929c:	db0e      	blt.n	80092bc <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 800929e:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80092a0:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 80092a2:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80092a6:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 80092a8:	8098      	strh	r0, [r3, #4]
}
 80092aa:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 80092ac:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 80092b0:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 80092b2:	2401      	movs	r4, #1
 80092b4:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 80092b8:	8098      	strh	r0, [r3, #4]
}
 80092ba:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 80092bc:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 80092c0:	2c00      	cmp	r4, #0
 80092c2:	d0f1      	beq.n	80092a8 <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 80092c4:	440a      	add	r2, r1
 80092c6:	b210      	sxth	r0, r2
 80092c8:	e7ee      	b.n	80092a8 <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 80092ca:	ebae 0e01 	sub.w	lr, lr, r1
 80092ce:	fa0f fe8e 	sxth.w	lr, lr
 80092d2:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 80092d6:	e7d6      	b.n	8009286 <VSS_CalcElAngle+0x52>

080092d8 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 80092d8:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 80092da:	2a01      	cmp	r2, #1
{
 80092dc:	4603      	mov	r3, r0
    if (pHandle->hRemainingStep > 1u)
 80092de:	d922      	bls.n	8009326 <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 80092e0:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 80092e2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80092e4:	6a1c      	ldr	r4, [r3, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 80092e6:	8b5a      	ldrh	r2, [r3, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 80092e8:	4420      	add	r0, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 80092ea:	ea4f 4c20 	mov.w	ip, r0, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 80092ee:	69dc      	ldr	r4, [r3, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 80092f0:	6258      	str	r0, [r3, #36]	@ 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 80092f2:	fb0c f202 	mul.w	r2, ip, r2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 80092f6:	7858      	ldrb	r0, [r3, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 80092f8:	f8a3 c00e 	strh.w	ip, [r3, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 80092fc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009300:	fb04 f000 	mul.w	r0, r4, r0
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8009304:	0052      	lsls	r2, r2, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8009306:	fb92 f2f0 	sdiv	r2, r2, r0
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 800930a:	b212      	sxth	r2, r2
 800930c:	800a      	strh	r2, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 800930e:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009310:	819a      	strh	r2, [r3, #12]
      pHandle->hRemainingStep--;
 8009312:	1e42      	subs	r2, r0, #1
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 8009314:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->hRemainingStep--;
 8009318:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800931a:	b970      	cbnz	r0, 800933a <VSS_CalcAvrgMecSpeedUnit+0x62>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800931c:	78da      	ldrb	r2, [r3, #3]
 800931e:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8009320:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009324:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 8009326:	d00d      	beq.n	8009344 <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009328:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    if (false == pHandle->bTransitionEnded)
 800932c:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009330:	800a      	strh	r2, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 8009332:	bb00      	cbnz	r0, 8009376 <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009334:	78da      	ldrb	r2, [r3, #3]
 8009336:	701a      	strb	r2, [r3, #0]
}
 8009338:	4770      	bx	lr
 800933a:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800933e:	4618      	mov	r0, r3
 8009340:	f7ff bc60 	b.w	8008c04 <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 8009344:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 8009348:	f8a1 c000 	strh.w	ip, [r1]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800934c:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800934e:	69c0      	ldr	r0, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009350:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009354:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009358:	0052      	lsls	r2, r2, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800935a:	fb00 f00c 	mul.w	r0, r0, ip
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800935e:	fb90 f0f2 	sdiv	r0, r0, r2
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009362:	785a      	ldrb	r2, [r3, #1]
 8009364:	fb12 f200 	smulbb	r2, r2, r0
      pHandle->hRemainingStep = 0U;
 8009368:	2000      	movs	r0, #0
 800936a:	8518      	strh	r0, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800936c:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009370:	81da      	strh	r2, [r3, #14]
    if (false == pHandle->bTransitionEnded)
 8009372:	2800      	cmp	r0, #0
 8009374:	d0de      	beq.n	8009334 <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8009376:	4618      	mov	r0, r3
 8009378:	f7ff bc44 	b.w	8008c04 <SPD_IsMecSpeedReliable>

0800937c <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 800937c:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8009380:	b9a3      	cbnz	r3, 80093ac <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009382:	8b43      	ldrh	r3, [r0, #26]
{
 8009384:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009386:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8009388:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800938c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8009390:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8009394:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 8009396:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 800939a:	b942      	cbnz	r2, 80093ae <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800939c:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 80093a0:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80093a2:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 80093a6:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80093a8:	8541      	strh	r1, [r0, #42]	@ 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80093aa:	bd10      	pop	{r4, pc}
 80093ac:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 80093ae:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 80093b0:	fb02 f303 	mul.w	r3, r2, r3
 80093b4:	4a0e      	ldr	r2, [pc, #56]	@ (80093f0 <VSS_SetMecAcceleration+0x74>)
 80093b6:	fba2 2303 	umull	r2, r3, r2, r3
 80093ba:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 80093be:	3301      	adds	r3, #1
 80093c0:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 80093c2:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 80093c6:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 80093c8:	b91b      	cbnz	r3, 80093d2 <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80093ca:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80093cc:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80093ce:	6242      	str	r2, [r0, #36]	@ 0x24
}
 80093d0:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 80093d2:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 80093d6:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 80093da:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80093de:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 80093e0:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 80093e4:	fb0e f303 	mul.w	r3, lr, r3
 80093e8:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80093ea:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80093ec:	6242      	str	r2, [r0, #36]	@ 0x24
    }
 80093ee:	e7ef      	b.n	80093d0 <VSS_SetMecAcceleration+0x54>
 80093f0:	10624dd3 	.word	0x10624dd3

080093f4 <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 80093f4:	b151      	cbz	r1, 800940c <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 80093f6:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
      pHandle->bTransitionStarted = true;
 80093fa:	2201      	movs	r2, #1
 80093fc:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      if (0 == pHandle->hTransitionSteps)
 8009400:	b923      	cbnz	r3, 800940c <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 8009402:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 8009406:	7003      	strb	r3, [r0, #0]
        bAux = false;
 8009408:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 800940a:	4770      	bx	lr
  bool bAux = true;
 800940c:	2001      	movs	r0, #1
 800940e:	4770      	bx	lr

08009410 <VSS_TransitionEnded>:
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 8009410:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 8009414:	4770      	bx	lr
 8009416:	bf00      	nop

08009418 <memset>:
 8009418:	4402      	add	r2, r0
 800941a:	4603      	mov	r3, r0
 800941c:	4293      	cmp	r3, r2
 800941e:	d100      	bne.n	8009422 <memset+0xa>
 8009420:	4770      	bx	lr
 8009422:	f803 1b01 	strb.w	r1, [r3], #1
 8009426:	e7f9      	b.n	800941c <memset+0x4>

08009428 <__libc_init_array>:
 8009428:	b570      	push	{r4, r5, r6, lr}
 800942a:	4d0d      	ldr	r5, [pc, #52]	@ (8009460 <__libc_init_array+0x38>)
 800942c:	4c0d      	ldr	r4, [pc, #52]	@ (8009464 <__libc_init_array+0x3c>)
 800942e:	1b64      	subs	r4, r4, r5
 8009430:	10a4      	asrs	r4, r4, #2
 8009432:	2600      	movs	r6, #0
 8009434:	42a6      	cmp	r6, r4
 8009436:	d109      	bne.n	800944c <__libc_init_array+0x24>
 8009438:	4d0b      	ldr	r5, [pc, #44]	@ (8009468 <__libc_init_array+0x40>)
 800943a:	4c0c      	ldr	r4, [pc, #48]	@ (800946c <__libc_init_array+0x44>)
 800943c:	f000 f826 	bl	800948c <_init>
 8009440:	1b64      	subs	r4, r4, r5
 8009442:	10a4      	asrs	r4, r4, #2
 8009444:	2600      	movs	r6, #0
 8009446:	42a6      	cmp	r6, r4
 8009448:	d105      	bne.n	8009456 <__libc_init_array+0x2e>
 800944a:	bd70      	pop	{r4, r5, r6, pc}
 800944c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009450:	4798      	blx	r3
 8009452:	3601      	adds	r6, #1
 8009454:	e7ee      	b.n	8009434 <__libc_init_array+0xc>
 8009456:	f855 3b04 	ldr.w	r3, [r5], #4
 800945a:	4798      	blx	r3
 800945c:	3601      	adds	r6, #1
 800945e:	e7f2      	b.n	8009446 <__libc_init_array+0x1e>
 8009460:	080098c0 	.word	0x080098c0
 8009464:	080098c0 	.word	0x080098c0
 8009468:	080098c0 	.word	0x080098c0
 800946c:	080098c4 	.word	0x080098c4

08009470 <memcpy>:
 8009470:	440a      	add	r2, r1
 8009472:	4291      	cmp	r1, r2
 8009474:	f100 33ff 	add.w	r3, r0, #4294967295
 8009478:	d100      	bne.n	800947c <memcpy+0xc>
 800947a:	4770      	bx	lr
 800947c:	b510      	push	{r4, lr}
 800947e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009482:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009486:	4291      	cmp	r1, r2
 8009488:	d1f9      	bne.n	800947e <memcpy+0xe>
 800948a:	bd10      	pop	{r4, pc}

0800948c <_init>:
 800948c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948e:	bf00      	nop
 8009490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009492:	bc08      	pop	{r3}
 8009494:	469e      	mov	lr, r3
 8009496:	4770      	bx	lr

08009498 <_fini>:
 8009498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800949a:	bf00      	nop
 800949c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800949e:	bc08      	pop	{r3}
 80094a0:	469e      	mov	lr, r3
 80094a2:	4770      	bx	lr
