strict digraph "compose( ,  )" {
	node [label="\N"];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f70dc6e6ad0>",
		clk_sens=True,
		fillcolor=gold,
		label="26:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset']"];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f70dc6e6450>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f70dc6e6950>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f70dc6e6d10>",
		fillcolor=turquoise,
		label="30:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:IF" -> "30:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=27];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f70dc6fd6d0>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:IF" -> "27:BL"	[cond="['reset']",
		label=reset,
		lineno=27];
	"Leaf_26:AL"	[def_var="[]",
		label="Leaf_26:AL"];
	"30:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f70dc68ecd0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="16:AS
r_next = r_reg ^ feedback_value;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'feedback_value']"];
	"26:BL" -> "27:IF"	[cond="[]",
		lineno=None];
	"27:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f70dc6e3e10>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="15:AS
feedback_value = r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"15:AS" -> "16:AS";
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f70dc6f1450>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="17:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
}
