module shift_reg_shift(
    input clk,
    input rst,
    input s_in,
    output s_out
    );
    
    reg [7:0] q;
    assign s_out = q[7];
    
    always@(posedge clk) begin
    if(rst)
    q<=8'h00;
    else begin
    q<=q<<1;
    q[0]<=s_in;
    end
    end
    
endmodule
