Oh no...

Cycle: 29
RARS instruction number: 24	Instruction: addi x2,x2,-16
Expected:	Register Write to Reg: 0x02 Val: 0x7FFFEFEC
Got     :	Register Write to Reg: 0x02 Val: 0xFFFFFFF0
Incorrect write

Cycle: 30
RARS instruction number: 28	Instruction: sw x1,12(x2)
Expected:	Memory Write to Addr: 0x7FFFEFF8 Val: 0x00400044
Got     :	Memory Write to Addr: 0x00000000 Val: 0x00000000
Incorrect write

Cycle: 31
RARS instruction number: 29	Instruction: sw x13,8(x2)
Expected:	Memory Write to Addr: 0x7FFFEFF4 Val: 0x0000000F
Got     :	Memory Write to Addr: 0xFFFFFFFC Val: 0x00400044
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


