verilog xil_defaultlib -i "../../../../example_tb/core/include" --include "../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0_2/hdl" \
"../../../../cv32e40p.gen/sources_1/ip/axi_crossbar_0_2/axi_crossbar_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
