{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702302335105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702302335116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:45:34 2023 " "Processing started: Mon Dec 11 15:45:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702302335116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302335116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302335117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702302337689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702302337689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsipo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsipo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subSIPO_tb-subSIPO_tb_rtl " "Found design unit 1: subSIPO_tb-subSIPO_tb_rtl" {  } { { "subSIPO_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/subSIPO_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360631 ""} { "Info" "ISGN_ENTITY_NAME" "1 subSIPO_tb " "Found entity 1: subSIPO_tb" {  } { { "subSIPO_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/subSIPO_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subSIPO-subSIPO_rtl " "Found design unit 1: subSIPO-subSIPO_rtl" {  } { { "subSIPO.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/subSIPO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360644 ""} { "Info" "ISGN_ENTITY_NAME" "1 subSIPO " "Found entity 1: subSIPO" {  } { { "subSIPO.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/subSIPO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subpiso_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subpiso_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subPISO_tb-subPISO_tb_rtl " "Found design unit 1: subPISO_tb-subPISO_tb_rtl" {  } { { "subPISO_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/subPISO_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360651 ""} { "Info" "ISGN_ENTITY_NAME" "1 subPISO_tb " "Found entity 1: subPISO_tb" {  } { { "subPISO_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/subPISO_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subpiso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subpiso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subPISO-subPISO_rtl " "Found design unit 1: subPISO-subPISO_rtl" {  } { { "subPISO.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/subPISO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360662 ""} { "Info" "ISGN_ENTITY_NAME" "1 subPISO " "Found entity 1: subPISO" {  } { { "subPISO.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/subPISO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randi_tb-randi_tb_rtl " "Found design unit 1: randi_tb-randi_tb_rtl" {  } { { "randi_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/randi_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360673 ""} { "Info" "ISGN_ENTITY_NAME" "1 randi_tb " "Found entity 1: randi_tb" {  } { { "randi_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/randi_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randi-randi_rtl " "Found design unit 1: randi-randi_rtl" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/randi.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360684 ""} { "Info" "ISGN_ENTITY_NAME" "1 randi " "Found entity 1: randi" {  } { { "randi.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/randi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppl_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ppl_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PPL_BLOCK-SYN " "Found design unit 1: PPL_BLOCK-SYN" {  } { { "PPL_BLOCK.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/PPL_BLOCK.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360696 ""} { "Info" "ISGN_ENTITY_NAME" "1 PPL_BLOCK " "Found entity 1: PPL_BLOCK" {  } { { "PPL_BLOCK.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/PPL_BLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODU_tb-MODU_tb_rtl " "Found design unit 1: MODU_tb-MODU_tb_rtl" {  } { { "MODU_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/MODU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360704 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODU_tb " "Found entity 1: MODU_tb" {  } { { "MODU_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/MODU_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODU-MODU_rtl " "Found design unit 1: MODU-MODU_rtl" {  } { { "MODU.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/MODU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360712 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODU " "Found entity 1: MODU" {  } { { "MODU.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/MODU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER_tb-INTER_tb_rtl " "Found design unit 1: INTER_tb-INTER_tb_rtl" {  } { { "INTER_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/INTER_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360716 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER_tb " "Found entity 1: INTER_tb" {  } { { "INTER_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/INTER_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTER-INTER_rtl " "Found design unit 1: INTER-INTER_rtl" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/INTER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360719 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTER " "Found entity 1: INTER" {  } { { "INTER.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/INTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC_tb-FEC_tb_rtl " "Found design unit 1: FEC_tb-FEC_tb_rtl" {  } { { "FEC_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/FEC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360723 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC_tb " "Found entity 1: FEC_tb" {  } { { "FEC_tb.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/FEC_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FEC-FEC_rtl " "Found design unit 1: FEC-FEC_rtl" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/FEC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360730 ""} { "Info" "ISGN_ENTITY_NAME" "1 FEC " "Found entity 1: FEC" {  } { { "FEC.vhd" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/FEC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302360730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302360730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "INTER " "Elaborating entity \"INTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702302361234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subPISO subPISO:PISO " "Elaborating entity \"subPISO\" for hierarchy \"subPISO:PISO\"" {  } { { "INTER.vhd" "PISO" { Text "D:/AUC/ASIC/Project/Phase1_Submission/INTER.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702302361297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subSIPO subSIPO:SIPO " "Elaborating entity \"subSIPO\" for hierarchy \"subSIPO:SIPO\"" {  } { { "INTER.vhd" "SIPO" { Text "D:/AUC/ASIC/Project/Phase1_Submission/INTER.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702302361329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702302362060 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "subSIPO:SIPO\|temp1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"subSIPO:SIPO\|temp1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702302362306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 192 " "Parameter TAP_DISTANCE set to 192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702302362306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702302362306 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1702302362306 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702302362306 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702302362306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "subSIPO:SIPO\|altshift_taps:temp1_rtl_0 " "Elaborated megafunction instantiation \"subSIPO:SIPO\|altshift_taps:temp1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702302362675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "subSIPO:SIPO\|altshift_taps:temp1_rtl_0 " "Instantiated megafunction \"subSIPO:SIPO\|altshift_taps:temp1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702302362675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 192 " "Parameter \"TAP_DISTANCE\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702302362675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702302362675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702302362675 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702302362675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_iev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_iev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_iev " "Found entity 1: shift_taps_iev" {  } { { "db/shift_taps_iev.tdf" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/db/shift_taps_iev.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302362750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302362750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/db/altsyncram_3jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302362838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302362838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7lf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7lf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7lf " "Found entity 1: cntr_7lf" {  } { { "db/cntr_7lf.tdf" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/db/cntr_7lf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302363079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302363079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/db/cmpr_g9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302363158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302363158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r4h " "Found entity 1: cntr_r4h" {  } { { "db/cntr_r4h.tdf" "" { Text "D:/AUC/ASIC/Project/Phase1_Submission/db/cntr_r4h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702302363225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302363225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702302364312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702302364312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702302364534 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702302364534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "468 " "Implemented 468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702302364534 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702302364534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702302364534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702302364558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:46:04 2023 " "Processing ended: Mon Dec 11 15:46:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702302364558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702302364558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702302364558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702302364558 ""}
