Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 14 02:55:41 2024
| Host         : kchugh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    50          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1900)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1900)
---------------------------
 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[10]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[11]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[12]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[13]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[2]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[3]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[4]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[5]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[6]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[7]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[8]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.381        0.000                      0                 1158        0.130        0.000                      0                 1158        4.500        0.000                       0                   445  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.381        0.000                      0                  892        0.130        0.000                      0                  892        4.500        0.000                       0                   445  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.134        0.000                      0                  266        0.724        0.000                      0                  266  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 3.798ns (39.700%)  route 5.769ns (60.300%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.899    14.396    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.310    14.706 r  eggs_unit/time_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.706    ghost_bottom_unit/D[2]
    SLICE_X10Y16         FDCE                                         r  ghost_bottom_unit/time_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.444    14.785    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  ghost_bottom_unit/time_reg_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         FDCE (Setup_fdce_C_D)        0.077    15.087    ghost_bottom_unit/time_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 3.790ns (39.650%)  route 5.769ns (60.350%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.899    14.396    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.302    14.698 r  eggs_unit/time_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.698    ghost_bottom_unit/D[3]
    SLICE_X10Y16         FDCE                                         r  ghost_bottom_unit/time_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.444    14.785    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X10Y16         FDCE                                         r  ghost_bottom_unit/time_reg_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         FDCE (Setup_fdce_C_D)        0.118    15.128    ghost_bottom_unit/time_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.698    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 3.798ns (40.175%)  route 5.656ns (59.825%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.786    14.283    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.310    14.593 r  eggs_unit/time_reg[12]_i_1__1/O
                         net (fo=1, routed)           0.000    14.593    ghost_bottom_unit/D[12]
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.442    14.783    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[12]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.031    15.039    ghost_bottom_unit/time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 3.798ns (40.179%)  route 5.655ns (59.821%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.785    14.282    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.310    14.592 r  eggs_unit/time_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000    14.592    ghost_bottom_unit/D[4]
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.442    14.783    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.032    15.040    ghost_bottom_unit/time_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 3.794ns (40.150%)  route 5.656ns (59.850%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.786    14.283    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.306    14.589 r  eggs_unit/time_reg[13]_i_1__1/O
                         net (fo=1, routed)           0.000    14.589    ghost_bottom_unit/D[13]
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.442    14.783    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.075    15.083    ghost_bottom_unit/time_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 3.798ns (40.388%)  route 5.606ns (59.612%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.736    14.233    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.310    14.543 r  eggs_unit/time_reg[10]_i_1__1/O
                         net (fo=1, routed)           0.000    14.543    ghost_bottom_unit/D[10]
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.442    14.783    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.031    15.039    ghost_bottom_unit/time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 3.798ns (40.405%)  route 5.602ns (59.595%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.732    14.229    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.310    14.539 r  eggs_unit/time_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.539    ghost_bottom_unit/D[0]
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.442    14.783    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.029    15.037    ghost_bottom_unit/time_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 3.791ns (40.135%)  route 5.655ns (59.865%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.785    14.282    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.303    14.585 r  eggs_unit/time_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    14.585    ghost_bottom_unit/D[5]
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.442    14.783    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  ghost_bottom_unit/time_reg_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.075    15.083    ghost_bottom_unit/time_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 3.798ns (40.296%)  route 5.627ns (59.704%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.757    14.254    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.310    14.564 r  eggs_unit/time_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    14.564    ghost_bottom_unit/D[6]
    SLICE_X5Y16          FDCE                                         r  ghost_bottom_unit/time_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.510    14.851    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  ghost_bottom_unit/time_reg_reg[6]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.031    15.107    ghost_bottom_unit/time_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 eggs_unit/score_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/time_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.424ns  (logic 3.798ns (40.300%)  route 5.626ns (59.699%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.618     5.139    eggs_unit/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  eggs_unit/score_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  eggs_unit/score_reg_reg[5]/Q
                         net (fo=12, routed)          1.204     6.799    eggs_unit/score[5]
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.124     6.923 f  eggs_unit/sprite_y_next[9]_i_33/O
                         net (fo=1, routed)           0.444     7.367    eggs_unit/sprite_y_next[9]_i_33_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.491 f  eggs_unit/sprite_y_next[9]_i_30/O
                         net (fo=1, routed)           0.488     7.979    eggs_unit/sprite_y_next[9]_i_30_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.124     8.103 r  eggs_unit/sprite_y_next[9]_i_17/O
                         net (fo=72, routed)          0.959     9.061    eggs_unit/sprite_y_next[8]_i_27_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     9.653 r  eggs_unit/sprite_y_next_reg[8]_i_15/CO[2]
                         net (fo=4, routed)           0.741    10.394    eggs_unit/sprite_y_next[8]_i_27_0[0]
    SLICE_X6Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.178 r  eggs_unit/sprite_y_next_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.178    eggs_unit/sprite_y_next_reg[8]_i_14_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  eggs_unit/sprite_y_next_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.295    eggs_unit/sprite_y_next_reg[8]_i_13_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  eggs_unit/time_reg_reg[25]_i_19__1/O[1]
                         net (fo=3, routed)           1.035    12.653    eggs_unit/time_next2_1[9]
    SLICE_X6Y18          LUT4 (Prop_lut4_I0_O)        0.306    12.959 r  eggs_unit/time_reg[25]_i_9__1/O
                         net (fo=1, routed)           0.000    12.959    eggs_unit/time_reg[25]_i_9__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.497 r  eggs_unit/time_reg_reg[25]_i_2__1/CO[2]
                         net (fo=26, routed)          0.756    14.253    eggs_unit/time_reg_reg[25]_i_2__1_n_1
    SLICE_X5Y16          LUT2 (Prop_lut2_I0_O)        0.310    14.563 r  eggs_unit/time_reg[8]_i_1__1/O
                         net (fo=1, routed)           0.000    14.563    ghost_bottom_unit/D[8]
    SLICE_X5Y16          FDCE                                         r  ghost_bottom_unit/time_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.510    14.851    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  ghost_bottom_unit/time_reg_reg[8]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.032    15.108    ghost_bottom_unit/time_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.563    
  -------------------------------------------------------------------
                         slack                                  0.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 eggs_unit/F_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/F_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.554     1.437    eggs_unit/clk_IBUF_BUFG
    SLICE_X9Y26          FDPE                                         r  eggs_unit/F_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  eggs_unit/F_reg_reg[3]/Q
                         net (fo=8, routed)           0.078     1.657    eggs_unit/F_reg_reg[3]
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.045     1.702 r  eggs_unit/F_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.702    eggs_unit/p_0_in__3[5]
    SLICE_X8Y26          FDPE                                         r  eggs_unit/F_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X8Y26          FDPE                                         r  eggs_unit/F_reg_reg[5]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X8Y26          FDPE (Hold_fdpe_C_D)         0.121     1.571    eggs_unit/F_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eggs_unit/E_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.553     1.436    eggs_unit/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  eggs_unit/E_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  eggs_unit/E_reg_reg[9]/Q
                         net (fo=3, routed)           0.078     1.655    eggs_unit/E_reg_reg[9]
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.700 r  eggs_unit/egg_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.700    eggs_unit/p_0_out[9]
    SLICE_X10Y24         FDCE                                         r  eggs_unit/egg_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.820     1.947    eggs_unit/clk_IBUF_BUFG
    SLICE_X10Y24         FDCE                                         r  eggs_unit/egg_x_reg_reg[9]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X10Y24         FDCE (Hold_fdce_C_D)         0.120     1.569    eggs_unit/egg_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 controller/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    controller/clk_IBUF_BUFG
    SLICE_X13Y34         FDCE                                         r  controller/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  controller/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.111     1.698    controller/count_reg[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.743 r  controller/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.743    controller/count_reg[4]_i_1_n_0
    SLICE_X12Y34         FDCE                                         r  controller/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.830     1.957    controller/clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  controller/count_reg_reg[4]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.120     1.578    controller/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 controller/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    controller/clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  controller/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  controller/count_reg_reg[1]/Q
                         net (fo=10, routed)          0.121     1.708    controller/count_reg[1]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.048     1.756 r  controller/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.756    controller/count_reg[3]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  controller/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    controller/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  controller/count_reg_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.131     1.589    controller/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 controller/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    controller/clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  controller/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  controller/count_reg_reg[1]/Q
                         net (fo=10, routed)          0.121     1.708    controller/count_reg[1]
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.753 r  controller/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    controller/count_reg[2]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  controller/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.831     1.958    controller/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  controller/count_reg_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.120     1.578    controller/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 eggs_unit/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/A_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    eggs_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  eggs_unit/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  eggs_unit/A_reg_reg[0]/Q
                         net (fo=9, routed)           0.133     1.713    eggs_unit/A_reg_reg[0]
    SLICE_X12Y27         LUT5 (Prop_lut5_I2_O)        0.048     1.761 r  eggs_unit/A_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    eggs_unit/p_0_in[3]
    SLICE_X12Y27         FDCE                                         r  eggs_unit/A_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.823     1.950    eggs_unit/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  eggs_unit/A_reg_reg[3]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.131     1.583    eggs_unit/A_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 eggs_unit/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/A_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    eggs_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  eggs_unit/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  eggs_unit/A_reg_reg[0]/Q
                         net (fo=9, routed)           0.133     1.713    eggs_unit/A_reg_reg[0]
    SLICE_X12Y27         LUT4 (Prop_lut4_I1_O)        0.045     1.758 r  eggs_unit/A_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    eggs_unit/p_0_in[2]
    SLICE_X12Y27         FDCE                                         r  eggs_unit/A_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.823     1.950    eggs_unit/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  eggs_unit/A_reg_reg[2]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.120     1.572    eggs_unit/A_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 eggs_unit/A_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/A_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    eggs_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  eggs_unit/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  eggs_unit/A_reg_reg[0]/Q
                         net (fo=9, routed)           0.137     1.717    eggs_unit/A_reg_reg[0]
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.762 r  eggs_unit/A_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    eggs_unit/p_0_in[1]
    SLICE_X12Y27         FDCE                                         r  eggs_unit/A_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.823     1.950    eggs_unit/clk_IBUF_BUFG
    SLICE_X12Y27         FDCE                                         r  eggs_unit/A_reg_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y27         FDCE (Hold_fdce_C_D)         0.121     1.573    eggs_unit/A_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 eggs_unit/E_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_x_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.565%)  route 0.132ns (41.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.554     1.437    eggs_unit/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  eggs_unit/E_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  eggs_unit/E_reg_reg[2]/Q
                         net (fo=7, routed)           0.132     1.710    eggs_unit/E_reg_reg[2]
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  eggs_unit/egg_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    eggs_unit/p_0_out[2]
    SLICE_X9Y25          FDCE                                         r  eggs_unit/egg_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.820     1.947    eggs_unit/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  eggs_unit/egg_x_reg_reg[2]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X9Y25          FDCE (Hold_fdce_C_D)         0.092     1.561    eggs_unit/egg_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 eggs_unit/B_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/B_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.553     1.436    eggs_unit/clk_IBUF_BUFG
    SLICE_X8Y25          FDPE                                         r  eggs_unit/B_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDPE (Prop_fdpe_C_Q)         0.148     1.584 r  eggs_unit/B_reg_reg[6]/Q
                         net (fo=6, routed)           0.073     1.657    eggs_unit/B_reg_reg[6]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.098     1.755 r  eggs_unit/B_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.755    eggs_unit/p_0_in__0[7]
    SLICE_X8Y25          FDPE                                         r  eggs_unit/B_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.820     1.947    eggs_unit/clk_IBUF_BUFG
    SLICE_X8Y25          FDPE                                         r  eggs_unit/B_reg_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X8Y25          FDPE (Hold_fdpe_C_D)         0.121     1.557    eggs_unit/B_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   sel_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   sel_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   sel_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   sel_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   sel_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   sel_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   sel_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   sel_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  sel_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   sel_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y1    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y1    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y0    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y0    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3    rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3    rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y1    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y1    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y0    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y0    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3    rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3    rgb_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.606ns (9.614%)  route 5.697ns (90.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.455    11.386    yoshi_unit/rst
    SLICE_X2Y7           FDCE                                         f  yoshi_unit/collision_time_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518    14.859    yoshi_unit/clk
    SLICE_X2Y7           FDCE                                         r  yoshi_unit/collision_time_reg_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y7           FDCE (Recov_fdce_C_CLR)     -0.563    14.521    yoshi_unit/collision_time_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.606ns (9.614%)  route 5.697ns (90.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.455    11.386    yoshi_unit/rst
    SLICE_X2Y7           FDCE                                         f  yoshi_unit/collision_time_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518    14.859    yoshi_unit/clk
    SLICE_X2Y7           FDCE                                         r  yoshi_unit/collision_time_reg_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y7           FDCE (Recov_fdce_C_CLR)     -0.521    14.563    yoshi_unit/collision_time_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.606ns (10.121%)  route 5.381ns (89.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.139    11.071    yoshi_unit/rst
    SLICE_X0Y7           FDCE                                         f  yoshi_unit/collision_time_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518    14.859    yoshi_unit/clk
    SLICE_X0Y7           FDCE                                         r  yoshi_unit/collision_time_reg_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y7           FDCE (Recov_fdce_C_CLR)     -0.607    14.477    yoshi_unit/collision_time_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.606ns (10.121%)  route 5.381ns (89.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.139    11.071    yoshi_unit/rst
    SLICE_X0Y7           FDCE                                         f  yoshi_unit/collision_time_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518    14.859    yoshi_unit/clk
    SLICE_X0Y7           FDCE                                         r  yoshi_unit/collision_time_reg_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y7           FDCE (Recov_fdce_C_CLR)     -0.607    14.477    yoshi_unit/collision_time_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.606ns (10.297%)  route 5.279ns (89.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.037    10.969    yoshi_unit/rst
    SLICE_X0Y8           FDCE                                         f  yoshi_unit/collision_time_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518    14.859    yoshi_unit/clk
    SLICE_X0Y8           FDCE                                         r  yoshi_unit/collision_time_reg_reg[4]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y8           FDCE (Recov_fdce_C_CLR)     -0.607    14.477    yoshi_unit/collision_time_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.606ns (10.297%)  route 5.279ns (89.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.037    10.969    yoshi_unit/rst
    SLICE_X0Y8           FDCE                                         f  yoshi_unit/collision_time_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518    14.859    yoshi_unit/clk
    SLICE_X0Y8           FDCE                                         r  yoshi_unit/collision_time_reg_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y8           FDCE (Recov_fdce_C_CLR)     -0.607    14.477    yoshi_unit/collision_time_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.606ns (10.297%)  route 5.279ns (89.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.037    10.969    yoshi_unit/rst
    SLICE_X0Y8           FDCE                                         f  yoshi_unit/collision_time_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518    14.859    yoshi_unit/clk
    SLICE_X0Y8           FDCE                                         r  yoshi_unit/collision_time_reg_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y8           FDCE (Recov_fdce_C_CLR)     -0.607    14.477    yoshi_unit/collision_time_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.606ns (10.297%)  route 5.279ns (89.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.037    10.969    yoshi_unit/rst
    SLICE_X0Y8           FDCE                                         f  yoshi_unit/collision_time_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518    14.859    yoshi_unit/clk
    SLICE_X0Y8           FDCE                                         r  yoshi_unit/collision_time_reg_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y8           FDCE (Recov_fdce_C_CLR)     -0.607    14.477    yoshi_unit/collision_time_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 0.606ns (10.383%)  route 5.230ns (89.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.988    10.920    yoshi_unit/rst
    SLICE_X0Y9           FDCE                                         f  yoshi_unit/collision_time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.517    14.858    yoshi_unit/clk
    SLICE_X0Y9           FDCE                                         r  yoshi_unit/collision_time_reg_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y9           FDCE (Recov_fdce_C_CLR)     -0.607    14.476    yoshi_unit/collision_time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 controller/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 0.606ns (10.383%)  route 5.230ns (89.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X15Y34         FDCE                                         r  controller/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  controller/start_reg_reg/Q
                         net (fo=3, routed)           1.243     6.782    game_FSM/start_reg
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.150     6.932 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.988    10.920    yoshi_unit/rst
    SLICE_X0Y9           FDCE                                         f  yoshi_unit/collision_time_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.517    14.858    yoshi_unit/clk
    SLICE_X0Y9           FDCE                                         r  yoshi_unit/collision_time_reg_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y9           FDCE (Recov_fdce_C_CLR)     -0.607    14.476    yoshi_unit/collision_time_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  3.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/F_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.185ns (30.531%)  route 0.421ns (69.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.202     2.045    eggs_unit/rst
    SLICE_X10Y26         FDCE                                         f  eggs_unit/F_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  eggs_unit/F_reg_reg[0]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.129     1.321    eggs_unit/F_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/F_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.185ns (30.531%)  route 0.421ns (69.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.202     2.045    eggs_unit/rst
    SLICE_X10Y26         FDCE                                         f  eggs_unit/F_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  eggs_unit/F_reg_reg[6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.129     1.321    eggs_unit/F_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/F_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.185ns (30.531%)  route 0.421ns (69.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.202     2.045    eggs_unit/rst
    SLICE_X10Y26         FDCE                                         f  eggs_unit/F_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  eggs_unit/F_reg_reg[9]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.129     1.321    eggs_unit/F_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/F_reg_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.185ns (30.531%)  route 0.421ns (69.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.202     2.045    eggs_unit/rst
    SLICE_X10Y26         FDPE                                         f  eggs_unit/F_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X10Y26         FDPE                                         r  eggs_unit/F_reg_reg[8]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y26         FDPE (Remov_fdpe_C_PRE)     -0.133     1.317    eggs_unit/F_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/E_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.185ns (30.531%)  route 0.421ns (69.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.202     2.045    eggs_unit/rst
    SLICE_X11Y26         FDCE                                         f  eggs_unit/E_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  eggs_unit/E_reg_reg[0]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.154     1.296    eggs_unit/E_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/E_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.185ns (30.531%)  route 0.421ns (69.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.202     2.045    eggs_unit/rst
    SLICE_X11Y26         FDCE                                         f  eggs_unit/E_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  eggs_unit/E_reg_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.154     1.296    eggs_unit/E_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/E_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.185ns (30.531%)  route 0.421ns (69.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.202     2.045    eggs_unit/rst
    SLICE_X11Y26         FDCE                                         f  eggs_unit/E_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  eggs_unit/E_reg_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.154     1.296    eggs_unit/E_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/E_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.185ns (30.531%)  route 0.421ns (69.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.202     2.045    eggs_unit/rst
    SLICE_X11Y26         FDCE                                         f  eggs_unit/E_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  eggs_unit/E_reg_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y26         FDCE (Remov_fdce_C_CLR)     -0.154     1.296    eggs_unit/E_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_x_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.185ns (25.778%)  route 0.533ns (74.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.314     2.157    eggs_unit/rst
    SLICE_X10Y24         FDCE                                         f  eggs_unit/egg_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.820     1.947    eggs_unit/clk_IBUF_BUFG
    SLICE_X10Y24         FDCE                                         r  eggs_unit/egg_x_reg_reg[9]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X10Y24         FDCE (Remov_fdce_C_CLR)     -0.129     1.340    eggs_unit/egg_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_x_reg_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.185ns (25.778%)  route 0.533ns (74.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.556     1.439    game_FSM/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  game_FSM/start_reg_reg/Q
                         net (fo=2, routed)           0.219     1.799    game_FSM/start_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.044     1.843 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.314     2.157    eggs_unit/rst
    SLICE_X10Y24         FDPE                                         f  eggs_unit/egg_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.820     1.947    eggs_unit/clk_IBUF_BUFG
    SLICE_X10Y24         FDPE                                         r  eggs_unit/egg_x_reg_reg[8]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X10Y24         FDPE (Remov_fdpe_C_PRE)     -0.133     1.336    eggs_unit/egg_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.821    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_bottom_unit/sprite_x_next_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 1.100ns (10.795%)  route 9.090ns (89.205%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.128    10.190    ghost_bottom_unit/rst
    SLICE_X5Y9           FDPE                                         f  ghost_bottom_unit/sprite_x_next_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_bottom_unit/sprite_x_next_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 1.100ns (10.803%)  route 9.082ns (89.197%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.120    10.182    ghost_bottom_unit/rst
    SLICE_X7Y9           FDPE                                         f  ghost_bottom_unit/sprite_x_next_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_top_unit/sprite_x_next_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.094ns  (logic 1.100ns (10.897%)  route 8.994ns (89.103%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.032    10.094    ghost_top_unit/rst
    SLICE_X6Y13          FDPE                                         f  ghost_top_unit/sprite_x_next_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_top_unit/sprite_x_next_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.094ns  (logic 1.100ns (10.897%)  route 8.994ns (89.103%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.032    10.094    ghost_top_unit/rst
    SLICE_X6Y13          FDPE                                         f  ghost_top_unit/sprite_x_next_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_y_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 1.100ns (10.950%)  route 8.945ns (89.050%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.983    10.045    ghost_crazy_unit/rst
    SLICE_X2Y10          FDCE                                         f  ghost_crazy_unit/sprite_y_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_y_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 1.100ns (10.950%)  route 8.945ns (89.050%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.983    10.045    ghost_crazy_unit/rst
    SLICE_X2Y10          FDCE                                         f  ghost_crazy_unit/sprite_y_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_y_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 1.100ns (10.950%)  route 8.945ns (89.050%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.983    10.045    ghost_crazy_unit/rst
    SLICE_X2Y10          FDCE                                         f  ghost_crazy_unit/sprite_y_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_y_next_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 1.100ns (10.950%)  route 8.945ns (89.050%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.983    10.045    ghost_crazy_unit/rst
    SLICE_X2Y10          FDPE                                         f  ghost_crazy_unit/sprite_y_next_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_y_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 1.100ns (10.950%)  route 8.945ns (89.050%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.983    10.045    ghost_crazy_unit/rst
    SLICE_X2Y10          FDCE                                         f  ghost_crazy_unit/sprite_y_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_y_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 1.100ns (10.950%)  route 8.945ns (89.050%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.983    10.045    ghost_crazy_unit/rst
    SLICE_X2Y10          FDCE                                         f  ghost_crazy_unit/sprite_y_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_bottom_unit/sprite_x_next_reg[9]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.195ns  (logic 0.221ns (6.916%)  route 2.974ns (93.084%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.830     3.195    ghost_bottom_unit/rst
    SLICE_X8Y11          FDPE                                         f  ghost_bottom_unit/sprite_x_next_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_x_next_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 0.221ns (6.680%)  route 3.087ns (93.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.943     3.308    ghost_crazy_unit/rst
    SLICE_X12Y17         FDPE                                         f  ghost_crazy_unit/sprite_x_next_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_x_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 0.221ns (6.680%)  route 3.087ns (93.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.943     3.308    ghost_crazy_unit/rst
    SLICE_X12Y17         FDCE                                         f  ghost_crazy_unit/sprite_x_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_x_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 0.221ns (6.680%)  route 3.087ns (93.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.943     3.308    ghost_crazy_unit/rst
    SLICE_X12Y17         FDCE                                         f  ghost_crazy_unit/sprite_x_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_x_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 0.221ns (6.680%)  route 3.087ns (93.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.943     3.308    ghost_crazy_unit/rst
    SLICE_X12Y17         FDCE                                         f  ghost_crazy_unit/sprite_x_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_x_next_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 0.221ns (6.680%)  route 3.087ns (93.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.943     3.308    ghost_crazy_unit/rst
    SLICE_X13Y17         FDPE                                         f  ghost_crazy_unit/sprite_x_next_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_x_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 0.221ns (6.680%)  route 3.087ns (93.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.943     3.308    ghost_crazy_unit/rst
    SLICE_X13Y17         FDCE                                         f  ghost_crazy_unit/sprite_x_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_crazy_unit/sprite_x_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 0.221ns (6.680%)  route 3.087ns (93.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.943     3.308    ghost_crazy_unit/rst
    SLICE_X13Y17         FDCE                                         f  ghost_crazy_unit/sprite_x_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_bottom_unit/sprite_y_next_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.317ns  (logic 0.221ns (6.662%)  route 3.096ns (93.338%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.952     3.317    ghost_bottom_unit/rst
    SLICE_X9Y10          FDPE                                         f  ghost_bottom_unit/sprite_y_next_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            ghost_bottom_unit/sprite_y_next_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.322ns  (logic 0.221ns (6.652%)  route 3.101ns (93.348%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.177     0.177 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          2.144     2.321    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.044     2.365 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         0.957     3.322    ghost_bottom_unit/rst
    SLICE_X8Y9           FDPE                                         f  ghost_bottom_unit/sprite_y_next_reg[2]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nes_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.405ns  (logic 4.519ns (39.622%)  route 6.886ns (60.378%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.562     5.083    controller/clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  controller/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     5.601 f  controller/count_reg_reg[4]/Q
                         net (fo=5, routed)           0.844     6.446    controller/count_reg[4]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.570 r  controller/count_reg[5]_i_2/O
                         net (fo=5, routed)           0.331     6.901    controller/count_reg[5]_i_2_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.025 r  controller/nes_clk_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.444     7.468    controller/nes_clk_OBUF_inst_i_3_n_0
    SLICE_X15Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.592 r  controller/nes_clk_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.530     8.122    controller/nes_clk_OBUF_inst_i_2_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.246 r  controller/nes_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.737    12.983    nes_clk_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    16.488 r  nes_clk_OBUF_inst/O
                         net (fo=0)                   0.000    16.488    nes_clk
    J1                                                                r  nes_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 4.384ns (45.379%)  route 5.277ns (54.621%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.564     5.085    controller/clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  controller/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  controller/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=11, routed)          0.709     6.312    controller/state_reg[0]
    SLICE_X14Y36         LUT4 (Prop_lut4_I3_O)        0.146     6.458 r  controller/latch_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.568    11.026    latch_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.720    14.746 r  latch_OBUF_inst/O
                         net (fo=0)                   0.000    14.746    latch
    L2                                                                r  latch (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/m_count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 4.393ns (53.029%)  route 3.891ns (46.971%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.557     5.078    score_display_unit/clk
    SLICE_X14Y30         FDCE                                         r  score_display_unit/m_count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  score_display_unit/m_count_reg_reg[16]/Q
                         net (fo=5, routed)           0.740     6.336    score_display_unit/p_0_in[1]
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.150     6.486 r  score_display_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.152     9.637    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    13.362 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.362    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/m_count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 4.141ns (51.645%)  route 3.877ns (48.355%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.557     5.078    score_display_unit/clk
    SLICE_X14Y30         FDCE                                         r  score_display_unit/m_count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  score_display_unit/m_count_reg_reg[16]/Q
                         net (fo=5, routed)           0.740     6.336    score_display_unit/p_0_in[1]
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.460 r  score_display_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.138     9.597    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.097 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.097    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/m_count_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 4.379ns (54.800%)  route 3.612ns (45.200%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.556     5.077    score_display_unit/clk
    SLICE_X14Y29         FDCE                                         r  score_display_unit/m_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  score_display_unit/m_count_reg_reg[15]/Q
                         net (fo=5, routed)           0.733     6.329    score_display_unit/p_0_in[0]
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.150     6.479 r  score_display_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.878     9.357    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.068 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.068    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_unit/m_count_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.890ns  (logic 4.152ns (52.629%)  route 3.737ns (47.371%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.556     5.077    score_display_unit/clk
    SLICE_X14Y29         FDCE                                         r  score_display_unit/m_count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  score_display_unit/m_count_reg_reg[15]/Q
                         net (fo=5, routed)           0.733     6.329    score_display_unit/p_0_in[0]
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  score_display_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.004     9.457    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.967 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.967    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 4.048ns (52.949%)  route 3.598ns (47.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518     5.609 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.598     9.207    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.737 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.737    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.273ns  (logic 4.037ns (55.507%)  route 3.236ns (44.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518     5.609 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           3.236     8.845    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.365 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.365    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 4.047ns (56.094%)  route 3.168ns (43.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518     5.609 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           3.168     8.777    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.306 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.306    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 4.043ns (56.936%)  route 3.058ns (43.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518     5.609 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           3.058     8.667    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.192 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.192    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/sprite_y_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.565     1.448    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  ghost_bottom_unit/sprite_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ghost_bottom_unit/sprite_y_reg_reg[8]/Q
                         net (fo=12, routed)          0.140     1.730    ghost_bottom_unit/sprite_y_reg_reg[8]_0[4]
    SLICE_X8Y9           FDPE                                         r  ghost_bottom_unit/sprite_y_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/sprite_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.592     1.475    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  ghost_bottom_unit/sprite_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ghost_bottom_unit/sprite_x_reg_reg[3]/Q
                         net (fo=21, routed)          0.122     1.738    ghost_bottom_unit/Q[1]
    SLICE_X5Y6           FDPE                                         r  ghost_bottom_unit/sprite_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_y_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/sprite_y_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.019%)  route 0.153ns (51.981%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.565     1.448    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  ghost_bottom_unit/sprite_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ghost_bottom_unit/sprite_y_reg_reg[7]/Q
                         net (fo=12, routed)          0.153     1.742    ghost_bottom_unit/sprite_y_reg_reg[8]_0[3]
    SLICE_X8Y9           FDPE                                         r  ghost_bottom_unit/sprite_y_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/sprite_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.222%)  route 0.134ns (48.778%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.592     1.475    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  ghost_bottom_unit/sprite_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ghost_bottom_unit/sprite_x_reg_reg[6]/Q
                         net (fo=18, routed)          0.134     1.750    ghost_bottom_unit/Q[3]
    SLICE_X5Y6           FDPE                                         r  ghost_bottom_unit/sprite_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_x_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/sprite_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.208%)  route 0.134ns (48.792%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.592     1.475    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  ghost_bottom_unit/sprite_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ghost_bottom_unit/sprite_x_reg_reg[5]/Q
                         net (fo=19, routed)          0.134     1.750    ghost_bottom_unit/Q[2]
    SLICE_X5Y9           FDPE                                         r  ghost_bottom_unit/sprite_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_top_unit/sprite_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/sprite_y_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.469%)  route 0.094ns (33.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.591     1.474    ghost_top_unit/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  ghost_top_unit/sprite_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ghost_top_unit/sprite_y_reg_reg[8]/Q
                         net (fo=14, routed)          0.094     1.709    ghost_top_unit/ghost_top_y[8]
    SLICE_X0Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  ghost_top_unit/sprite_y_next[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.754    ghost_top_unit/sprite_y_next[9]_i_1__0_n_0
    SLICE_X0Y14          FDCE                                         r  ghost_top_unit/sprite_y_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_top_unit/sprite_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/sprite_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    ghost_top_unit/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  ghost_top_unit/sprite_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ghost_top_unit/sprite_x_reg_reg[9]/Q
                         net (fo=14, routed)          0.124     1.710    ghost_top_unit/sprite_x_reg_reg[9]_0[9]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.755 r  ghost_top_unit/sprite_x_next[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    ghost_top_unit/sprite_x_next[9]_i_1__0_n_0
    SLICE_X10Y15         FDPE                                         r  ghost_top_unit/sprite_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_crazy_unit/sprite_x_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/sprite_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.993%)  route 0.146ns (44.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.562     1.445    ghost_crazy_unit/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  ghost_crazy_unit/sprite_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ghost_crazy_unit/sprite_x_reg_reg[7]/Q
                         net (fo=21, routed)          0.146     1.732    ghost_crazy_unit/sprite_x_reg_reg[9]_0[7]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.777 r  ghost_crazy_unit/sprite_x_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.777    ghost_crazy_unit/sprite_x_next[7]_i_1_n_0
    SLICE_X14Y15         FDCE                                         r  ghost_crazy_unit/sprite_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/sprite_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.852%)  route 0.172ns (51.148%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.564     1.447    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  ghost_bottom_unit/sprite_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ghost_bottom_unit/sprite_x_reg_reg[9]/Q
                         net (fo=17, routed)          0.172     1.783    ghost_bottom_unit/Q[4]
    SLICE_X8Y11          FDPE                                         r  ghost_bottom_unit/sprite_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/sprite_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.175%)  route 0.201ns (58.825%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.566     1.449    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  ghost_bottom_unit/sprite_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ghost_bottom_unit/sprite_y_reg_reg[6]/Q
                         net (fo=12, routed)          0.201     1.792    ghost_bottom_unit/sprite_y_reg_reg[8]_0[2]
    SLICE_X8Y6           FDPE                                         r  ghost_bottom_unit/sprite_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           426 Endpoints
Min Delay           426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.517ns  (logic 1.100ns (10.459%)  route 9.417ns (89.541%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.455    10.517    yoshi_unit/rst
    SLICE_X2Y7           FDCE                                         f  yoshi_unit/collision_time_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518     4.859    yoshi_unit/clk
    SLICE_X2Y7           FDCE                                         r  yoshi_unit/collision_time_reg_reg[0]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.517ns  (logic 1.100ns (10.459%)  route 9.417ns (89.541%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.455    10.517    yoshi_unit/rst
    SLICE_X2Y7           FDCE                                         f  yoshi_unit/collision_time_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518     4.859    yoshi_unit/clk
    SLICE_X2Y7           FDCE                                         r  yoshi_unit/collision_time_reg_reg[1]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.201ns  (logic 1.100ns (10.783%)  route 9.101ns (89.217%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.139    10.201    yoshi_unit/rst
    SLICE_X0Y7           FDCE                                         f  yoshi_unit/collision_time_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518     4.859    yoshi_unit/clk
    SLICE_X0Y7           FDCE                                         r  yoshi_unit/collision_time_reg_reg[2]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.201ns  (logic 1.100ns (10.783%)  route 9.101ns (89.217%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.139    10.201    yoshi_unit/rst
    SLICE_X0Y7           FDCE                                         f  yoshi_unit/collision_time_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518     4.859    yoshi_unit/clk
    SLICE_X0Y7           FDCE                                         r  yoshi_unit/collision_time_reg_reg[3]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.099ns  (logic 1.100ns (10.892%)  route 8.999ns (89.108%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.037    10.099    yoshi_unit/rst
    SLICE_X0Y8           FDCE                                         f  yoshi_unit/collision_time_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518     4.859    yoshi_unit/clk
    SLICE_X0Y8           FDCE                                         r  yoshi_unit/collision_time_reg_reg[4]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.099ns  (logic 1.100ns (10.892%)  route 8.999ns (89.108%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.037    10.099    yoshi_unit/rst
    SLICE_X0Y8           FDCE                                         f  yoshi_unit/collision_time_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518     4.859    yoshi_unit/clk
    SLICE_X0Y8           FDCE                                         r  yoshi_unit/collision_time_reg_reg[5]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.099ns  (logic 1.100ns (10.892%)  route 8.999ns (89.108%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.037    10.099    yoshi_unit/rst
    SLICE_X0Y8           FDCE                                         f  yoshi_unit/collision_time_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518     4.859    yoshi_unit/clk
    SLICE_X0Y8           FDCE                                         r  yoshi_unit/collision_time_reg_reg[6]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.099ns  (logic 1.100ns (10.892%)  route 8.999ns (89.108%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         4.037    10.099    yoshi_unit/rst
    SLICE_X0Y8           FDCE                                         f  yoshi_unit/collision_time_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.518     4.859    yoshi_unit/clk
    SLICE_X0Y8           FDCE                                         r  yoshi_unit/collision_time_reg_reg[7]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.050ns  (logic 1.100ns (10.945%)  route 8.950ns (89.055%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.988    10.050    yoshi_unit/rst
    SLICE_X0Y9           FDCE                                         f  yoshi_unit/collision_time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.517     4.858    yoshi_unit/clk
    SLICE_X0Y9           FDCE                                         r  yoshi_unit/collision_time_reg_reg[10]/C

Slack:                    inf
  Source:                 hard_rst
                            (input port)
  Destination:            yoshi_unit/collision_time_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.050ns  (logic 1.100ns (10.945%)  route 8.950ns (89.055%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  hard_rst (IN)
                         net (fo=0)                   0.000     0.000    hard_rst
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  hard_rst_IBUF_inst/O
                         net (fo=86, routed)          4.962     5.910    game_FSM/AR[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.152     6.062 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=320, routed)         3.988    10.050    yoshi_unit/rst
    SLICE_X0Y9           FDCE                                         f  yoshi_unit/collision_time_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.517     4.858    yoshi_unit/clk
    SLICE_X0Y9           FDCE                                         r  yoshi_unit/collision_time_reg_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghost_top_unit/sprite_y_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_top_unit/sprite_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.209ns (77.907%)  route 0.059ns (22.093%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  ghost_top_unit/sprite_y_next_reg[3]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.209     0.209 r  ghost_top_unit/sprite_y_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.268    ghost_top_unit/sprite_y_next[3]
    SLICE_X2Y13          FDRE                                         r  ghost_top_unit/sprite_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.861     1.988    ghost_top_unit/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  ghost_top_unit/sprite_y_reg_reg[3]/C

Slack:                    inf
  Source:                 ghost_crazy_unit/sprite_y_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_crazy_unit/sprite_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.229ns (79.516%)  route 0.059ns (20.484%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  ghost_crazy_unit/sprite_y_next_reg[6]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.229     0.229 r  ghost_crazy_unit/sprite_y_next_reg[6]/Q
                         net (fo=1, routed)           0.059     0.288    ghost_crazy_unit/sprite_y_next[6]
    SLICE_X3Y11          FDRE                                         r  ghost_crazy_unit/sprite_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.864     1.991    ghost_crazy_unit/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ghost_crazy_unit/sprite_y_reg_reg[6]/C

Slack:                    inf
  Source:                 ghost_top_unit/sprite_y_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_top_unit/sprite_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.222ns (71.919%)  route 0.087ns (28.081%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  ghost_top_unit/sprite_y_next_reg[5]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.222     0.222 r  ghost_top_unit/sprite_y_next_reg[5]/Q
                         net (fo=1, routed)           0.087     0.309    ghost_top_unit/sprite_y_next[5]
    SLICE_X1Y13          FDRE                                         r  ghost_top_unit/sprite_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.861     1.988    ghost_top_unit/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  ghost_top_unit/sprite_y_reg_reg[5]/C

Slack:                    inf
  Source:                 ghost_crazy_unit/sprite_x_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_crazy_unit/sprite_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.222ns (68.730%)  route 0.101ns (31.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE                         0.000     0.000 r  ghost_crazy_unit/sprite_x_next_reg[5]/C
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.222     0.222 r  ghost_crazy_unit/sprite_x_next_reg[5]/Q
                         net (fo=1, routed)           0.101     0.323    ghost_crazy_unit/sprite_x_next[5]
    SLICE_X14Y17         FDRE                                         r  ghost_crazy_unit/sprite_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.828     1.955    ghost_crazy_unit/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  ghost_crazy_unit/sprite_x_reg_reg[5]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_y_next_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ghost_bottom_unit/sprite_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.243ns (74.745%)  route 0.082ns (25.255%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDPE                         0.000     0.000 r  ghost_bottom_unit/sprite_y_next_reg[6]/C
    SLICE_X8Y6           FDPE (Prop_fdpe_C_Q)         0.243     0.243 r  ghost_bottom_unit/sprite_y_next_reg[6]/Q
                         net (fo=1, routed)           0.082     0.325    ghost_bottom_unit/sprite_y_next[6]
    SLICE_X9Y6           FDRE                                         r  ghost_bottom_unit/sprite_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.836     1.963    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  ghost_bottom_unit/sprite_y_reg_reg[6]/C

Slack:                    inf
  Source:                 ghost_crazy_unit/sprite_y_next_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ghost_crazy_unit/sprite_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.245ns (74.900%)  route 0.082ns (25.100%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDPE                         0.000     0.000 r  ghost_crazy_unit/sprite_y_next_reg[4]/C
    SLICE_X2Y10          FDPE (Prop_fdpe_C_Q)         0.245     0.245 r  ghost_crazy_unit/sprite_y_next_reg[4]/Q
                         net (fo=1, routed)           0.082     0.327    ghost_crazy_unit/sprite_y_next[4]
    SLICE_X3Y10          FDRE                                         r  ghost_crazy_unit/sprite_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.864     1.991    ghost_crazy_unit/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  ghost_crazy_unit/sprite_y_reg_reg[4]/C

Slack:                    inf
  Source:                 ghost_crazy_unit/sprite_y_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_crazy_unit/sprite_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.245ns (74.671%)  route 0.083ns (25.329%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE                         0.000     0.000 r  ghost_crazy_unit/sprite_y_next_reg[5]/C
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.245     0.245 r  ghost_crazy_unit/sprite_y_next_reg[5]/Q
                         net (fo=1, routed)           0.083     0.328    ghost_crazy_unit/sprite_y_next[5]
    SLICE_X3Y11          FDRE                                         r  ghost_crazy_unit/sprite_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.864     1.991    ghost_crazy_unit/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  ghost_crazy_unit/sprite_y_reg_reg[5]/C

Slack:                    inf
  Source:                 ghost_top_unit/sprite_y_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_top_unit/sprite_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.222ns (65.296%)  route 0.118ns (34.704%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  ghost_top_unit/sprite_y_next_reg[7]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.222     0.222 r  ghost_top_unit/sprite_y_next_reg[7]/Q
                         net (fo=1, routed)           0.118     0.340    ghost_top_unit/sprite_y_next[7]
    SLICE_X1Y14          FDRE                                         r  ghost_top_unit/sprite_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.861     1.988    ghost_top_unit/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  ghost_top_unit/sprite_y_reg_reg[7]/C

Slack:                    inf
  Source:                 ghost_top_unit/sprite_x_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ghost_top_unit/sprite_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.222ns (63.852%)  route 0.126ns (36.148%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  ghost_top_unit/sprite_x_next_reg[3]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.222     0.222 r  ghost_top_unit/sprite_x_next_reg[3]/Q
                         net (fo=1, routed)           0.126     0.348    ghost_top_unit/sprite_x_next[3]
    SLICE_X4Y15          FDRE                                         r  ghost_top_unit/sprite_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.858     1.985    ghost_top_unit/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  ghost_top_unit/sprite_x_reg_reg[3]/C

Slack:                    inf
  Source:                 ghost_bottom_unit/sprite_x_next_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ghost_bottom_unit/sprite_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.243ns (68.838%)  route 0.110ns (31.162%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDPE                         0.000     0.000 r  ghost_bottom_unit/sprite_x_next_reg[9]/C
    SLICE_X8Y11          FDPE (Prop_fdpe_C_Q)         0.243     0.243 r  ghost_bottom_unit/sprite_x_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.353    ghost_bottom_unit/sprite_x_next[9]
    SLICE_X8Y10          FDRE                                         r  ghost_bottom_unit/sprite_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.834     1.961    ghost_bottom_unit/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  ghost_bottom_unit/sprite_x_reg_reg[9]/C





