{"vcs1":{"timestamp_begin":1731493852.784624587, "rt":3.05, "ut":1.99, "st":0.38}}
{"vcselab":{"timestamp_begin":1731493855.899108690, "rt":0.22, "ut":0.01, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731493852.217615814}
{"VCS_COMP_START_TIME": 1731493852.217615814}
{"VCS_COMP_END_TIME": 1731493856.154595396}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+FUNC +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 363948}}
