EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 435 479
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 1500 1500 0    50   BiDi ~ 0
DATA_8
Text HLabel 1500 1600 0    50   BiDi ~ 0
DATA_7
Text HLabel 1500 1700 0    50   BiDi ~ 0
DATA_6
Text HLabel 1500 1800 0    50   BiDi ~ 0
DATA_5
Text HLabel 1500 1900 0    50   BiDi ~ 0
DATA_4
Text HLabel 1500 2000 0    50   BiDi ~ 0
DATA_3
Text HLabel 1500 2100 0    50   BiDi ~ 0
DATA_2
Text HLabel 1500 2200 0    50   BiDi ~ 0
DATA_1
Text HLabel 4650 1550 2    50   BiDi ~ 0
DATA_8
Text HLabel 4650 1650 2    50   BiDi ~ 0
DATA_7
Text HLabel 4650 1750 2    50   BiDi ~ 0
DATA_6
Text HLabel 4650 1850 2    50   BiDi ~ 0
DATA_5
Text HLabel 4650 1950 2    50   BiDi ~ 0
DATA_4
Text HLabel 4650 2050 2    50   BiDi ~ 0
DATA_3
Text HLabel 4650 2150 2    50   BiDi ~ 0
DATA_2
Text HLabel 4650 2250 2    50   BiDi ~ 0
DATA_1
$Sheet
S 4000 1500 500  1000
U 600C007A
F0 "RAM Data Bus Output" 50
F1 "RAMBusOutput.sch" 50
F2 "EN" I L 4000 2450 50 
F3 "D1" I L 4000 2250 50 
F4 "D2" I L 4000 2150 50 
F5 "D3" I L 4000 2050 50 
F6 "D4" I L 4000 1950 50 
F7 "D5" I L 4000 1850 50 
F8 "D6" I L 4000 1750 50 
F9 "D7" I L 4000 1650 50 
F10 "D8" I L 4000 1550 50 
F11 "Q8" O R 4500 1550 50 
F12 "Q7" O R 4500 1650 50 
F13 "Q6" O R 4500 1750 50 
F14 "Q5" O R 4500 1850 50 
F15 "Q4" O R 4500 1950 50 
F16 "Q3" O R 4500 2050 50 
F17 "Q2" O R 4500 2150 50 
F18 "Q1" O R 4500 2250 50 
$EndSheet
Wire Wire Line
	4500 1550 4650 1550
Wire Wire Line
	4650 1650 4500 1650
Wire Wire Line
	4500 1750 4650 1750
Wire Wire Line
	4650 1850 4500 1850
Wire Wire Line
	4500 1950 4650 1950
Wire Wire Line
	4650 2050 4500 2050
Wire Wire Line
	4500 2150 4650 2150
Wire Wire Line
	4650 2250 4500 2250
Text HLabel 3850 2450 0    50   Input ~ 0
SRAM_OUT
Wire Wire Line
	3850 2450 4000 2450
Text HLabel 1500 2500 0    50   Input ~ 0
SRAM_IN
Text HLabel 1500 3500 0    50   BiDi ~ 0
ADDR_16
Text HLabel 1500 3600 0    50   BiDi ~ 0
ADDR_15
Text HLabel 1500 3700 0    50   BiDi ~ 0
ADDR_14
Text HLabel 1500 3800 0    50   BiDi ~ 0
ADDR_13
Text HLabel 1500 3900 0    50   BiDi ~ 0
ADDR_12
Text HLabel 1500 4000 0    50   BiDi ~ 0
ADDR_11
Text HLabel 1500 4100 0    50   BiDi ~ 0
ADDR_10
Text HLabel 1500 4200 0    50   BiDi ~ 0
ADDR_9
Text HLabel 1500 4300 0    50   BiDi ~ 0
ADDR_8
Text HLabel 1500 4400 0    50   BiDi ~ 0
ADDR_7
Text HLabel 1500 4500 0    50   BiDi ~ 0
ADDR_6
Text HLabel 1500 4600 0    50   BiDi ~ 0
ADDR_5
Text HLabel 1500 4700 0    50   BiDi ~ 0
ADDR_4
Text HLabel 1500 4800 0    50   BiDi ~ 0
ADDR_3
Text HLabel 1500 4900 0    50   BiDi ~ 0
ADDR_2
Text HLabel 1500 5000 0    50   BiDi ~ 0
ADDR_1
$EndSCHEMATC
