P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		 1024 B
associativity 		4-way
n_set 			16
n_cache_line 	64
tag: 18, index: 4, offset: 10
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		249965
0.n_misses 		36
0.hit_rate 		99.99
0.miss_rate 		0.01
0.n_upgrade_miss 	20
0.n_bus_snoops 	24
0.n_snoop_hits 	15
0.n_writebacks 	12
Memory Traffic:
0.B_written_bus_to_cache 	36864
0.B_written_cache_to_bus_wb 	12288
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	49152
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		249975
1.n_misses 		24
1.hit_rate 		99.99
1.miss_rate 		0.01
1.n_upgrade_miss 	16
1.n_bus_snoops 	36
1.n_snoop_hits 	14
1.n_writebacks 	8
Memory Traffic:
1.B_written_bus_to_cache 	24576
1.B_written_cache_to_bus_wb 	8192
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	32768
1.B_total_traffic_wt 	0
