
==============================================================
    Jasper Verification Results
==============================================================
    2024.06 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: blackrock-s.ece.virginia.edu
    User Name: brg8ve
    Printed on: Monday, Dec22, 2025 05:52:46 PM EST
    Working Directory: /net/marysrock.ece.Virginia.EDU/maryisan/users/brg8ve/cva6_verif


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 27
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 14                  
           - proven       : 9                   ( 64.3% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 5                   ( 35.7% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 13                  
           - unreachable  : 3                   ( 23.1% )
           - covered      : 10                  ( 76.9% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

-----------------------------------------------------------------------------------------------------
       Name                                         |    Result    |  Engine  |  Bound  |  Time    
-----------------------------------------------------------------------------------------------------

---[ <embedded> ]------------------------------------------------------------------------------------
[1]   cva6.id_stage_i._assert_1                          proven          PRE    Infinite    0.000 s      
[2]   cva6.id_stage_i._assert_1:precondition1            unreachable     PRE    Infinite    0.000 s      
[3]   cva6.id_stage_i._assert_2                          proven          PRE    Infinite    0.000 s      
[4]   cva6.id_stage_i._assert_2:precondition1            covered         Bm          262    13.094 s     
[5]   cva6.id_stage_i._assert_3                          cex             Bm          262    13.094 s     
[6]   cva6.id_stage_i._assert_3:precondition1            covered         Bm          261    12.112 s     
[7]   cva6.id_stage_i._assert_4                          proven          PRE    Infinite    0.000 s      
[8]   cva6.id_stage_i._assert_4:precondition1            covered         Bm          260    11.740 s     
[9]   cva6.id_stage_i._assert_5                          cex             Bm          261    12.408 s     
[10]  cva6.id_stage_i._assert_5:precondition1            covered         Bm          261    12.112 s     
[11]  cva6.id_stage_i._assert_6                          proven          PRE    Infinite    0.000 s      
[12]  cva6.id_stage_i._assert_6:precondition1            covered         Bm          261    12.112 s     
[13]  cva6.id_stage_i._assert_7                          proven          PRE    Infinite    0.000 s      
[14]  cva6.id_stage_i._assert_7:precondition1            covered         Bm          261    12.112 s     
[15]  cva6.id_stage_i._assert_8                          cex             PRE           1    0.000 s      
[16]  cva6.id_stage_i._assert_8:precondition1            covered         PRE           1    0.000 s      
[17]  cva6.id_stage_i._assert_9                          proven          PRE    Infinite    0.000 s      
[18]  cva6.id_stage_i._assert_9:precondition1            unreachable     PRE    Infinite    0.000 s      
[19]  cva6.id_stage_i._assert_10                         proven          PRE    Infinite    0.000 s      
[20]  cva6.id_stage_i._assert_10:precondition1           unreachable     PRE    Infinite    0.000 s      
[21]  cva6.id_stage_i._assert_11                         cex             Bm          263    14.042 s     
[22]  cva6.id_stage_i._assert_11:precondition1           covered         Bm          260    11.740 s     
[23]  cva6.id_stage_i._assert_12                         proven          PRE    Infinite    0.000 s      
[24]  cva6.id_stage_i._assert_13                         proven          Hp     Infinite    0.431 s      
[25]  cva6.id_stage_i._assert_13:precondition1           covered         PRE           1    0.000 s      
[26]  cva6.id_stage_i._assert_14                         cex             Bm          261    12.408 s     
[27]  cva6.id_stage_i._assert_14:precondition1           covered         PRE           1    0.000 s      
