// Seed: 146187574
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output tri id_2,
    output wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    output tri id_9,
    input supply0 id_10,
    output uwire id_11,
    input supply0 id_12,
    output wor id_13,
    input wand id_14,
    output supply1 id_15,
    output uwire id_16,
    output wor id_17,
    input tri0 id_18,
    output tri id_19,
    input supply1 id_20,
    input tri0 id_21,
    input wor id_22,
    output tri1 id_23,
    input supply0 id_24,
    input tri0 id_25,
    input wand id_26,
    input wire id_27,
    input wire id_28,
    input tri0 id_29,
    output tri1 id_30,
    output uwire id_31
);
  wire id_33;
  assign id_5 = id_26;
  wire id_34;
  wire id_35;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wire  id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri1  id_6
);
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_6,
      id_1,
      id_4,
      id_3,
      id_6,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_6,
      id_4,
      id_3,
      id_2,
      id_1,
      id_1,
      id_5,
      id_6,
      id_6,
      id_3,
      id_3
  );
  assign modCall_1.id_22 = 0;
  wire id_29;
endmodule
