
raspbian-preinstalled/systemd-hwdb:     file format elf32-littlearm


Disassembly of section .init:

00001a14 <.init>:
    1a14:	push	{r3, lr}
    1a18:	bl	3ad4 <ftello64@plt+0x1ac4>
    1a1c:	pop	{r3, pc}

Disassembly of section .plt:

00001a20 <fdopen@plt-0x14>:
    1a20:	push	{lr}		; (str lr, [sp, #-4]!)
    1a24:	ldr	lr, [pc, #4]	; 1a30 <fdopen@plt-0x4>
    1a28:	add	lr, pc, lr
    1a2c:	ldr	pc, [lr, #8]!
    1a30:	andeq	r2, r2, r0, lsl #7

00001a34 <fdopen@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #139264	; 0x22000
    1a3c:	ldr	pc, [ip, #896]!	; 0x380

00001a40 <calloc@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #139264	; 0x22000
    1a48:	ldr	pc, [ip, #888]!	; 0x378

00001a4c <raise@plt>:
    1a4c:	add	ip, pc, #0, 12
    1a50:	add	ip, ip, #139264	; 0x22000
    1a54:	ldr	pc, [ip, #880]!	; 0x370

00001a58 <fsync@plt>:
    1a58:	add	ip, pc, #0, 12
    1a5c:	add	ip, ip, #139264	; 0x22000
    1a60:	ldr	pc, [ip, #872]!	; 0x368

00001a64 <is_selinux_enabled@plt>:
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #139264	; 0x22000
    1a6c:	ldr	pc, [ip, #864]!	; 0x360

00001a70 <get_current_dir_name@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #139264	; 0x22000
    1a78:	ldr	pc, [ip, #856]!	; 0x358

00001a7c <strcmp@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #139264	; 0x22000
    1a84:	ldr	pc, [ip, #848]!	; 0x350

00001a88 <__cxa_finalize@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #139264	; 0x22000
    1a90:	ldr	pc, [ip, #840]!	; 0x348

00001a94 <basename@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #139264	; 0x22000
    1a9c:	ldr	pc, [ip, #832]!	; 0x340

00001aa0 <setsockopt@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #139264	; 0x22000
    1aa8:	ldr	pc, [ip, #824]!	; 0x338

00001aac <strcspn@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #139264	; 0x22000
    1ab4:	ldr	pc, [ip, #816]!	; 0x330

00001ab8 <secure_getenv@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #139264	; 0x22000
    1ac0:	ldr	pc, [ip, #808]!	; 0x328

00001ac4 <read@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #139264	; 0x22000
    1acc:	ldr	pc, [ip, #800]!	; 0x320

00001ad0 <fflush@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #139264	; 0x22000
    1ad8:	ldr	pc, [ip, #792]!	; 0x318

00001adc <memmove@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #139264	; 0x22000
    1ae4:	ldr	pc, [ip, #784]!	; 0x310

00001ae8 <reallocarray@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #139264	; 0x22000
    1af0:	ldr	pc, [ip, #776]!	; 0x308

00001af4 <strchrnul@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #139264	; 0x22000
    1afc:	ldr	pc, [ip, #768]!	; 0x300

00001b00 <free@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #139264	; 0x22000
    1b08:	ldr	pc, [ip, #760]!	; 0x2f8

00001b0c <ferror@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #139264	; 0x22000
    1b14:	ldr	pc, [ip, #752]!	; 0x2f0

00001b18 <strndup@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #139264	; 0x22000
    1b20:	ldr	pc, [ip, #744]!	; 0x2e8

00001b24 <clock_gettime@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #139264	; 0x22000
    1b2c:	ldr	pc, [ip, #736]!	; 0x2e0

00001b30 <__vsnprintf_chk@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #139264	; 0x22000
    1b38:	ldr	pc, [ip, #728]!	; 0x2d8

00001b3c <memcpy@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #139264	; 0x22000
    1b44:	ldr	pc, [ip, #720]!	; 0x2d0

00001b48 <mmap64@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #139264	; 0x22000
    1b50:	ldr	pc, [ip, #712]!	; 0x2c8

00001b54 <getfilecon_raw@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #139264	; 0x22000
    1b5c:	ldr	pc, [ip, #704]!	; 0x2c0

00001b60 <sendmsg@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #139264	; 0x22000
    1b68:	ldr	pc, [ip, #696]!	; 0x2b8

00001b6c <memcmp@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #139264	; 0x22000
    1b74:	ldr	pc, [ip, #688]!	; 0x2b0

00001b78 <setfilecon_raw@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #139264	; 0x22000
    1b80:	ldr	pc, [ip, #680]!	; 0x2a8

00001b84 <stpcpy@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #139264	; 0x22000
    1b8c:	ldr	pc, [ip, #672]!	; 0x2a0

00001b90 <strdup@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #139264	; 0x22000
    1b98:	ldr	pc, [ip, #664]!	; 0x298

00001b9c <__stack_chk_fail@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #139264	; 0x22000
    1ba4:	ldr	pc, [ip, #656]!	; 0x290

00001ba8 <parse_printf_format@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #139264	; 0x22000
    1bb0:	ldr	pc, [ip, #648]!	; 0x288

00001bb4 <setfscreatecon_raw@plt>:
    1bb4:	add	ip, pc, #0, 12
    1bb8:	add	ip, ip, #139264	; 0x22000
    1bbc:	ldr	pc, [ip, #640]!	; 0x280

00001bc0 <__register_atfork@plt>:
    1bc0:	add	ip, pc, #0, 12
    1bc4:	add	ip, ip, #139264	; 0x22000
    1bc8:	ldr	pc, [ip, #632]!	; 0x278

00001bcc <sysconf@plt>:
    1bcc:	add	ip, pc, #0, 12
    1bd0:	add	ip, ip, #139264	; 0x22000
    1bd4:	ldr	pc, [ip, #624]!	; 0x270

00001bd8 <unlink@plt>:
    1bd8:	add	ip, pc, #0, 12
    1bdc:	add	ip, ip, #139264	; 0x22000
    1be0:	ldr	pc, [ip, #616]!	; 0x268

00001be4 <dup2@plt>:
    1be4:	add	ip, pc, #0, 12
    1be8:	add	ip, ip, #139264	; 0x22000
    1bec:	ldr	pc, [ip, #608]!	; 0x260

00001bf0 <realloc@plt>:
    1bf0:	add	ip, pc, #0, 12
    1bf4:	add	ip, ip, #139264	; 0x22000
    1bf8:	ldr	pc, [ip, #600]!	; 0x258

00001bfc <localtime_r@plt>:
    1bfc:	add	ip, pc, #0, 12
    1c00:	add	ip, ip, #139264	; 0x22000
    1c04:	ldr	pc, [ip, #592]!	; 0x250

00001c08 <strcasecmp@plt>:
    1c08:	add	ip, pc, #0, 12
    1c0c:	add	ip, ip, #139264	; 0x22000
    1c10:	ldr	pc, [ip, #584]!	; 0x248

00001c14 <funlockfile@plt>:
    1c14:	add	ip, pc, #0, 12
    1c18:	add	ip, ip, #139264	; 0x22000
    1c1c:	ldr	pc, [ip, #576]!	; 0x240

00001c20 <geteuid@plt>:
    1c20:	add	ip, pc, #0, 12
    1c24:	add	ip, ip, #139264	; 0x22000
    1c28:	ldr	pc, [ip, #568]!	; 0x238

00001c2c <__fxstatat64@plt>:
    1c2c:	add	ip, pc, #0, 12
    1c30:	add	ip, ip, #139264	; 0x22000
    1c34:	ldr	pc, [ip, #560]!	; 0x230

00001c38 <__fxstat64@plt>:
    1c38:	add	ip, pc, #0, 12
    1c3c:	add	ip, ip, #139264	; 0x22000
    1c40:	ldr	pc, [ip, #552]!	; 0x228

00001c44 <mkostemp64@plt>:
    1c44:	add	ip, pc, #0, 12
    1c48:	add	ip, ip, #139264	; 0x22000
    1c4c:	ldr	pc, [ip, #544]!	; 0x220

00001c50 <fwrite@plt>:
    1c50:	add	ip, pc, #0, 12
    1c54:	add	ip, ip, #139264	; 0x22000
    1c58:	ldr	pc, [ip, #536]!	; 0x218

00001c5c <getsockopt@plt>:
    1c5c:	add	ip, pc, #0, 12
    1c60:	add	ip, ip, #139264	; 0x22000
    1c64:	ldr	pc, [ip, #528]!	; 0x210

00001c68 <getxattr@plt>:
    1c68:	add	ip, pc, #0, 12
    1c6c:	add	ip, ip, #139264	; 0x22000
    1c70:	ldr	pc, [ip, #520]!	; 0x208

00001c74 <usleep@plt>:
    1c74:	add	ip, pc, #0, 12
    1c78:	add	ip, ip, #139264	; 0x22000
    1c7c:	ldr	pc, [ip, #512]!	; 0x200

00001c80 <selabel_close@plt>:
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #139264	; 0x22000
    1c88:	ldr	pc, [ip, #504]!	; 0x1f8

00001c8c <strcpy@plt>:
    1c8c:	add	ip, pc, #0, 12
    1c90:	add	ip, ip, #139264	; 0x22000
    1c94:	ldr	pc, [ip, #496]!	; 0x1f0

00001c98 <opendir@plt>:
    1c98:	add	ip, pc, #0, 12
    1c9c:	add	ip, ip, #139264	; 0x22000
    1ca0:	ldr	pc, [ip, #488]!	; 0x1e8

00001ca4 <setxattr@plt>:
    1ca4:	add	ip, pc, #0, 12
    1ca8:	add	ip, ip, #139264	; 0x22000
    1cac:	ldr	pc, [ip, #480]!	; 0x1e0

00001cb0 <fnmatch@plt>:
    1cb0:	add	ip, pc, #0, 12
    1cb4:	add	ip, ip, #139264	; 0x22000
    1cb8:	ldr	pc, [ip, #472]!	; 0x1d8

00001cbc <open64@plt>:
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #139264	; 0x22000
    1cc4:	ldr	pc, [ip, #464]!	; 0x1d0

00001cc8 <getenv@plt>:
    1cc8:	add	ip, pc, #0, 12
    1ccc:	add	ip, ip, #139264	; 0x22000
    1cd0:	ldr	pc, [ip, #456]!	; 0x1c8

00001cd4 <ppoll@plt>:
    1cd4:	add	ip, pc, #0, 12
    1cd8:	add	ip, ip, #139264	; 0x22000
    1cdc:	ldr	pc, [ip, #448]!	; 0x1c0

00001ce0 <puts@plt>:
    1ce0:	add	ip, pc, #0, 12
    1ce4:	add	ip, ip, #139264	; 0x22000
    1ce8:	ldr	pc, [ip, #440]!	; 0x1b8

00001cec <malloc@plt>:
    1cec:	add	ip, pc, #0, 12
    1cf0:	add	ip, ip, #139264	; 0x22000
    1cf4:	ldr	pc, [ip, #432]!	; 0x1b0

00001cf8 <__libc_start_main@plt>:
    1cf8:	add	ip, pc, #0, 12
    1cfc:	add	ip, ip, #139264	; 0x22000
    1d00:	ldr	pc, [ip, #424]!	; 0x1a8

00001d04 <readlinkat@plt>:
    1d04:	add	ip, pc, #0, 12
    1d08:	add	ip, ip, #139264	; 0x22000
    1d0c:	ldr	pc, [ip, #416]!	; 0x1a0

00001d10 <strftime@plt>:
    1d10:	add	ip, pc, #0, 12
    1d14:	add	ip, ip, #139264	; 0x22000
    1d18:	ldr	pc, [ip, #408]!	; 0x198

00001d1c <dirname@plt>:
    1d1c:	add	ip, pc, #0, 12
    1d20:	add	ip, ip, #139264	; 0x22000
    1d24:	ldr	pc, [ip, #400]!	; 0x190

00001d28 <__gmon_start__@plt>:
    1d28:	add	ip, pc, #0, 12
    1d2c:	add	ip, ip, #139264	; 0x22000
    1d30:	ldr	pc, [ip, #392]!	; 0x188

00001d34 <mempcpy@plt>:
    1d34:	add	ip, pc, #0, 12
    1d38:	add	ip, ip, #139264	; 0x22000
    1d3c:	ldr	pc, [ip, #384]!	; 0x180

00001d40 <rename@plt>:
    1d40:	add	ip, pc, #0, 12
    1d44:	add	ip, ip, #139264	; 0x22000
    1d48:	ldr	pc, [ip, #376]!	; 0x178

00001d4c <getopt_long@plt>:
    1d4c:	add	ip, pc, #0, 12
    1d50:	add	ip, ip, #139264	; 0x22000
    1d54:	ldr	pc, [ip, #368]!	; 0x170

00001d58 <kill@plt>:
    1d58:	add	ip, pc, #0, 12
    1d5c:	add	ip, ip, #139264	; 0x22000
    1d60:	ldr	pc, [ip, #360]!	; 0x168

00001d64 <__ctype_b_loc@plt>:
    1d64:	add	ip, pc, #0, 12
    1d68:	add	ip, ip, #139264	; 0x22000
    1d6c:	ldr	pc, [ip, #352]!	; 0x160

00001d70 <syscall@plt>:
    1d70:	add	ip, pc, #0, 12
    1d74:	add	ip, ip, #139264	; 0x22000
    1d78:	ldr	pc, [ip, #344]!	; 0x158

00001d7c <waitid@plt>:
    1d7c:	add	ip, pc, #0, 12
    1d80:	add	ip, ip, #139264	; 0x22000
    1d84:	ldr	pc, [ip, #336]!	; 0x150

00001d88 <strtoul@plt>:
    1d88:	add	ip, pc, #0, 12
    1d8c:	add	ip, ip, #139264	; 0x22000
    1d90:	ldr	pc, [ip, #328]!	; 0x148

00001d94 <strlen@plt>:
    1d94:	add	ip, pc, #0, 12
    1d98:	add	ip, ip, #139264	; 0x22000
    1d9c:	ldr	pc, [ip, #320]!	; 0x140

00001da0 <selabel_open@plt>:
    1da0:	add	ip, pc, #0, 12
    1da4:	add	ip, ip, #139264	; 0x22000
    1da8:	ldr	pc, [ip, #312]!	; 0x138

00001dac <strchr@plt>:
    1dac:	add	ip, pc, #0, 12
    1db0:	add	ip, ip, #139264	; 0x22000
    1db4:	ldr	pc, [ip, #304]!	; 0x130

00001db8 <srand@plt>:
    1db8:	add	ip, pc, #0, 12
    1dbc:	add	ip, ip, #139264	; 0x22000
    1dc0:	ldr	pc, [ip, #296]!	; 0x128

00001dc4 <openat64@plt>:
    1dc4:	add	ip, pc, #0, 12
    1dc8:	add	ip, ip, #139264	; 0x22000
    1dcc:	ldr	pc, [ip, #288]!	; 0x120

00001dd0 <qsort_r@plt>:
    1dd0:	add	ip, pc, #0, 12
    1dd4:	add	ip, ip, #139264	; 0x22000
    1dd8:	ldr	pc, [ip, #280]!	; 0x118

00001ddc <ungetc@plt>:
    1ddc:	add	ip, pc, #0, 12
    1de0:	add	ip, ip, #139264	; 0x22000
    1de4:	ldr	pc, [ip, #272]!	; 0x110

00001de8 <__errno_location@plt>:
    1de8:	add	ip, pc, #0, 12
    1dec:	add	ip, ip, #139264	; 0x22000
    1df0:	ldr	pc, [ip, #264]!	; 0x108

00001df4 <__sprintf_chk@plt>:
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #139264	; 0x22000
    1dfc:	ldr	pc, [ip, #256]!	; 0x100

00001e00 <__vasprintf_chk@plt>:
    1e00:	add	ip, pc, #0, 12
    1e04:	add	ip, ip, #139264	; 0x22000
    1e08:	ldr	pc, [ip, #248]!	; 0xf8

00001e0c <mkdir@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #139264	; 0x22000
    1e14:	ldr	pc, [ip, #240]!	; 0xf0

00001e18 <memset@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #139264	; 0x22000
    1e20:	ldr	pc, [ip, #232]!	; 0xe8

00001e24 <strncpy@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #139264	; 0x22000
    1e2c:	ldr	pc, [ip, #224]!	; 0xe0

00001e30 <__fsetlocking@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #139264	; 0x22000
    1e38:	ldr	pc, [ip, #216]!	; 0xd8

00001e3c <fgetc@plt>:
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #139264	; 0x22000
    1e44:	ldr	pc, [ip, #208]!	; 0xd0

00001e48 <__printf_chk@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #139264	; 0x22000
    1e50:	ldr	pc, [ip, #200]!	; 0xc8

00001e54 <security_getenforce@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #139264	; 0x22000
    1e5c:	ldr	pc, [ip, #192]!	; 0xc0

00001e60 <fileno@plt>:
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #139264	; 0x22000
    1e68:	ldr	pc, [ip, #184]!	; 0xb8

00001e6c <access@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #139264	; 0x22000
    1e74:	ldr	pc, [ip, #176]!	; 0xb0

00001e78 <rand@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #139264	; 0x22000
    1e80:	ldr	pc, [ip, #168]!	; 0xa8

00001e84 <writev@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #139264	; 0x22000
    1e8c:	ldr	pc, [ip, #160]!	; 0xa0

00001e90 <fclose@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #139264	; 0x22000
    1e98:	ldr	pc, [ip, #152]!	; 0x98

00001e9c <getauxval@plt>:
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #139264	; 0x22000
    1ea4:	ldr	pc, [ip, #144]!	; 0x90

00001ea8 <strnlen@plt>:
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #139264	; 0x22000
    1eb0:	ldr	pc, [ip, #136]!	; 0x88

00001eb4 <fseeko64@plt>:
    1eb4:	add	ip, pc, #0, 12
    1eb8:	add	ip, ip, #139264	; 0x22000
    1ebc:	ldr	pc, [ip, #128]!	; 0x80

00001ec0 <munmap@plt>:
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #139264	; 0x22000
    1ec8:	ldr	pc, [ip, #120]!	; 0x78

00001ecc <fcntl64@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #139264	; 0x22000
    1ed4:	ldr	pc, [ip, #112]!	; 0x70

00001ed8 <mallinfo@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #139264	; 0x22000
    1ee0:	ldr	pc, [ip, #104]!	; 0x68

00001ee4 <strrchr@plt>:
    1ee4:	add	ip, pc, #0, 12
    1ee8:	add	ip, ip, #139264	; 0x22000
    1eec:	ldr	pc, [ip, #96]!	; 0x60

00001ef0 <statfs64@plt>:
    1ef0:	add	ip, pc, #0, 12
    1ef4:	add	ip, ip, #139264	; 0x22000
    1ef8:	ldr	pc, [ip, #88]!	; 0x58

00001efc <sscanf@plt>:
    1efc:	add	ip, pc, #0, 12
    1f00:	add	ip, ip, #139264	; 0x22000
    1f04:	ldr	pc, [ip, #80]!	; 0x50

00001f08 <readdir64@plt>:
    1f08:	add	ip, pc, #0, 12
    1f0c:	add	ip, ip, #139264	; 0x22000
    1f10:	ldr	pc, [ip, #72]!	; 0x48

00001f14 <flockfile@plt>:
    1f14:	add	ip, pc, #0, 12
    1f18:	add	ip, ip, #139264	; 0x22000
    1f1c:	ldr	pc, [ip, #64]!	; 0x40

00001f20 <fopen64@plt>:
    1f20:	add	ip, pc, #0, 12
    1f24:	add	ip, ip, #139264	; 0x22000
    1f28:	ldr	pc, [ip, #56]!	; 0x38

00001f2c <qsort@plt>:
    1f2c:	add	ip, pc, #0, 12
    1f30:	add	ip, ip, #139264	; 0x22000
    1f34:	ldr	pc, [ip, #48]!	; 0x30

00001f38 <freecon@plt>:
    1f38:	add	ip, pc, #0, 12
    1f3c:	add	ip, ip, #139264	; 0x22000
    1f40:	ldr	pc, [ip, #40]!	; 0x28

00001f44 <strpbrk@plt>:
    1f44:	add	ip, pc, #0, 12
    1f48:	add	ip, ip, #139264	; 0x22000
    1f4c:	ldr	pc, [ip, #32]!

00001f50 <socket@plt>:
    1f50:	add	ip, pc, #0, 12
    1f54:	add	ip, ip, #139264	; 0x22000
    1f58:	ldr	pc, [ip, #24]!

00001f5c <__tls_get_addr@plt>:
    1f5c:	add	ip, pc, #0, 12
    1f60:	add	ip, ip, #139264	; 0x22000
    1f64:	ldr	pc, [ip, #16]!

00001f68 <getrandom@plt>:
    1f68:	add	ip, pc, #0, 12
    1f6c:	add	ip, ip, #139264	; 0x22000
    1f70:	ldr	pc, [ip, #8]!

00001f74 <umask@plt>:
    1f74:	add	ip, pc, #0, 12
    1f78:	add	ip, ip, #139264	; 0x22000
    1f7c:	ldr	pc, [ip, #0]!

00001f80 <__xstat64@plt>:
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #135168	; 0x21000
    1f88:	ldr	pc, [ip, #4088]!	; 0xff8

00001f8c <isatty@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #135168	; 0x21000
    1f94:	ldr	pc, [ip, #4080]!	; 0xff0

00001f98 <strncmp@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #135168	; 0x21000
    1fa0:	ldr	pc, [ip, #4072]!	; 0xfe8

00001fa4 <selabel_lookup_raw@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #135168	; 0x21000
    1fac:	ldr	pc, [ip, #4064]!	; 0xfe0

00001fb0 <abort@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #135168	; 0x21000
    1fb8:	ldr	pc, [ip, #4056]!	; 0xfd8

00001fbc <getc@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #135168	; 0x21000
    1fc4:	ldr	pc, [ip, #4048]!	; 0xfd0

00001fc8 <close@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #135168	; 0x21000
    1fd0:	ldr	pc, [ip, #4040]!	; 0xfc8

00001fd4 <connect@plt>:
    1fd4:	add	ip, pc, #0, 12
    1fd8:	add	ip, ip, #135168	; 0x21000
    1fdc:	ldr	pc, [ip, #4032]!	; 0xfc0

00001fe0 <closedir@plt>:
    1fe0:	add	ip, pc, #0, 12
    1fe4:	add	ip, ip, #135168	; 0x21000
    1fe8:	ldr	pc, [ip, #4024]!	; 0xfb8

00001fec <__snprintf_chk@plt>:
    1fec:	add	ip, pc, #0, 12
    1ff0:	add	ip, ip, #135168	; 0x21000
    1ff4:	ldr	pc, [ip, #4016]!	; 0xfb0

00001ff8 <strspn@plt>:
    1ff8:	add	ip, pc, #0, 12
    1ffc:	add	ip, ip, #135168	; 0x21000
    2000:	ldr	pc, [ip, #4008]!	; 0xfa8

00002004 <fchmod@plt>:
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #135168	; 0x21000
    200c:	ldr	pc, [ip, #4000]!	; 0xfa0

00002010 <ftello64@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #135168	; 0x21000
    2018:	ldr	pc, [ip, #3992]!	; 0xf98

Disassembly of section .text:

00002020 <.text>:
    2020:	ldr	r0, [pc, #48]	; 2058 <ftello64@plt+0x48>
    2024:	push	{r4, lr}
    2028:	add	r0, pc, r0
    202c:	bl	1cc8 <getenv@plt>
    2030:	cmp	r0, #0
    2034:	beq	2050 <ftello64@plt+0x40>
    2038:	ldr	r1, [pc, #28]	; 205c <ftello64@plt+0x4c>
    203c:	add	r1, pc, r1
    2040:	bl	1a7c <strcmp@plt>
    2044:	clz	r0, r0
    2048:	lsr	r0, r0, #5
    204c:	pop	{r4, pc}
    2050:	mov	r0, #1
    2054:	pop	{r4, pc}
    2058:	andeq	pc, r0, r8, lsl #1
    205c:	andeq	pc, r0, ip, ror r0	; <UNPREDICTABLE>
    2060:	push	{r4, r5, r6, lr}
    2064:	mov	r4, r0
    2068:	mov	r0, r1
    206c:	mov	r6, r1
    2070:	bl	1d94 <strlen@plt>
    2074:	mov	r1, r6
    2078:	mov	r5, r0
    207c:	mov	r2, r0
    2080:	mov	r0, r4
    2084:	bl	1f98 <strncmp@plt>
    2088:	cmp	r0, #0
    208c:	addeq	r0, r4, r5
    2090:	movne	r0, #0
    2094:	pop	{r4, r5, r6, pc}
    2098:	ldr	r3, [pc, #424]	; 2248 <ftello64@plt+0x238>
    209c:	ldr	r2, [pc, #424]	; 224c <ftello64@plt+0x23c>
    20a0:	add	r3, pc, r3
    20a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    20a8:	add	fp, sp, #32
    20ac:	sub	sp, sp, #28
    20b0:	ldr	r3, [r3, r2]
    20b4:	mov	r6, r0
    20b8:	str	r3, [fp, #-48]	; 0xffffffd0
    20bc:	ldr	r3, [r3]
    20c0:	str	r3, [fp, #-40]	; 0xffffffd8
    20c4:	bl	4930 <ftello64@plt+0x2920>
    20c8:	cmp	r0, #1
    20cc:	bne	210c <ftello64@plt+0xfc>
    20d0:	mov	r4, r0
    20d4:	ldr	r0, [pc, #372]	; 2250 <ftello64@plt+0x240>
    20d8:	add	r0, pc, r0
    20dc:	bl	1cc8 <getenv@plt>
    20e0:	subs	r3, r0, #0
    20e4:	moveq	r5, r3
    20e8:	streq	r3, [r6]
    20ec:	moveq	r4, r5
    20f0:	beq	221c <ftello64@plt+0x20c>
    20f4:	bl	1b90 <strdup@plt>
    20f8:	subs	r5, r0, #0
    20fc:	strne	r5, [r6]
    2100:	movne	r5, #0
    2104:	mvneq	r4, #11
    2108:	b	221c <ftello64@plt+0x20c>
    210c:	sub	sp, sp, #40	; 0x28
    2110:	ldr	r3, [pc, #316]	; 2254 <ftello64@plt+0x244>
    2114:	mov	r1, #1
    2118:	add	r4, sp, #8
    211c:	str	r1, [sp]
    2120:	add	r3, pc, r3
    2124:	mov	r2, #27
    2128:	mov	r0, r4
    212c:	bl	1df4 <__sprintf_chk@plt>
    2130:	ldr	r1, [pc, #288]	; 2258 <ftello64@plt+0x248>
    2134:	mov	r0, r4
    2138:	add	r1, pc, r1
    213c:	bl	1f20 <fopen64@plt>
    2140:	subs	r5, r0, #0
    2144:	bne	2160 <ftello64@plt+0x150>
    2148:	bl	1de8 <__errno_location@plt>
    214c:	ldr	r4, [r0]
    2150:	cmp	r4, #2
    2154:	rsbne	r4, r4, #0
    2158:	mvneq	r4, #2
    215c:	b	221c <ftello64@plt+0x20c>
    2160:	mov	r1, #2
    2164:	bl	1e30 <__fsetlocking@plt>
    2168:	ldr	sl, [pc, #236]	; 225c <ftello64@plt+0x24c>
    216c:	mov	r7, #0
    2170:	add	sl, pc, sl
    2174:	mov	r9, r7
    2178:	sub	r8, fp, #44	; 0x2c
    217c:	cmp	r7, #5242880	; 0x500000
    2180:	str	r9, [fp, #-44]	; 0xffffffd4
    2184:	bhi	2200 <ftello64@plt+0x1f0>
    2188:	mov	r2, r8
    218c:	mov	r1, #1
    2190:	mov	r0, r5
    2194:	bl	5d58 <ftello64@plt+0x3d48>
    2198:	subs	r4, r0, #0
    219c:	blt	2204 <ftello64@plt+0x1f4>
    21a0:	ldr	r3, [fp, #-44]	; 0xffffffd4
    21a4:	beq	2210 <ftello64@plt+0x200>
    21a8:	mov	r0, r3
    21ac:	mov	r2, #9
    21b0:	mov	r1, sl
    21b4:	str	r3, [fp, #-52]	; 0xffffffcc
    21b8:	bl	1f98 <strncmp@plt>
    21bc:	add	r7, r7, r4
    21c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
    21c4:	cmp	r0, #0
    21c8:	bne	21f4 <ftello64@plt+0x1e4>
    21cc:	ldrb	r2, [r3, #9]
    21d0:	cmp	r2, #61	; 0x3d
    21d4:	bne	21f4 <ftello64@plt+0x1e4>
    21d8:	add	r0, r3, #10
    21dc:	bl	1b90 <strdup@plt>
    21e0:	cmp	r0, #0
    21e4:	strne	r0, [r6]
    21e8:	movne	r4, #1
    21ec:	mvneq	r4, #11
    21f0:	b	2204 <ftello64@plt+0x1f4>
    21f4:	mov	r0, r3
    21f8:	bl	1b00 <free@plt>
    21fc:	b	217c <ftello64@plt+0x16c>
    2200:	mvn	r4, #104	; 0x68
    2204:	ldr	r0, [fp, #-44]	; 0xffffffd4
    2208:	bl	1b00 <free@plt>
    220c:	b	221c <ftello64@plt+0x20c>
    2210:	mov	r0, r3
    2214:	bl	1b00 <free@plt>
    2218:	str	r4, [r6]
    221c:	mov	r0, r5
    2220:	bl	cac0 <ftello64@plt+0xaab0>
    2224:	ldr	r3, [fp, #-48]	; 0xffffffd0
    2228:	ldr	r2, [fp, #-40]	; 0xffffffd8
    222c:	mov	r0, r4
    2230:	ldr	r3, [r3]
    2234:	cmp	r2, r3
    2238:	beq	2240 <ftello64@plt+0x230>
    223c:	bl	1b9c <__stack_chk_fail@plt>
    2240:	sub	sp, fp, #32
    2244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2248:	andeq	r1, r2, r8, lsl #26
    224c:	andeq	r0, r0, r8, lsl r2
    2250:	andeq	pc, r0, r4, lsl sp	; <UNPREDICTABLE>
    2254:	ldrdeq	pc, [r0], -r8
    2258:	andeq	r0, r1, ip, lsl r9
    225c:	andeq	pc, r0, ip, ror ip	; <UNPREDICTABLE>
    2260:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2264:	sub	sp, sp, #388	; 0x184
    2268:	ldr	r8, [pc, #3568]	; 3060 <ftello64@plt+0x1050>
    226c:	ldr	r3, [pc, #3568]	; 3064 <ftello64@plt+0x1054>
    2270:	add	r8, pc, r8
    2274:	mov	fp, r0
    2278:	ldr	r3, [r8, r3]
    227c:	mov	r7, r1
    2280:	str	r3, [sp, #48]	; 0x30
    2284:	ldr	r3, [r3]
    2288:	str	r3, [sp, #380]	; 0x17c
    228c:	bl	ce38 <ftello64@plt+0xae28>
    2290:	cmp	r0, #0
    2294:	blt	27c0 <ftello64@plt+0x7b0>
    2298:	ldr	r0, [pc, #3528]	; 3068 <ftello64@plt+0x1058>
    229c:	add	r0, pc, r0
    22a0:	bl	1cc8 <getenv@plt>
    22a4:	subs	r4, r0, #0
    22a8:	beq	22b8 <ftello64@plt+0x2a8>
    22ac:	bl	75a8 <ftello64@plt+0x5598>
    22b0:	cmp	r0, #0
    22b4:	blt	28f8 <ftello64@plt+0x8e8>
    22b8:	ldr	r0, [pc, #3500]	; 306c <ftello64@plt+0x105c>
    22bc:	add	r0, pc, r0
    22c0:	bl	1cc8 <getenv@plt>
    22c4:	subs	r4, r0, #0
    22c8:	beq	22d8 <ftello64@plt+0x2c8>
    22cc:	bl	7478 <ftello64@plt+0x5468>
    22d0:	cmp	r0, #0
    22d4:	blt	294c <ftello64@plt+0x93c>
    22d8:	ldr	r0, [pc, #3472]	; 3070 <ftello64@plt+0x1060>
    22dc:	add	r0, pc, r0
    22e0:	bl	1cc8 <getenv@plt>
    22e4:	subs	r4, r0, #0
    22e8:	beq	230c <ftello64@plt+0x2fc>
    22ec:	bl	4a70 <ftello64@plt+0x2a60>
    22f0:	cmp	r0, #0
    22f4:	blt	2740 <ftello64@plt+0x730>
    22f8:	ldr	r3, [pc, #3444]	; 3074 <ftello64@plt+0x1064>
    22fc:	movne	r2, #1
    2300:	add	r3, pc, r3
    2304:	moveq	r2, #0
    2308:	strb	r2, [r3, #2090]	; 0x82a
    230c:	ldr	r0, [pc, #3428]	; 3078 <ftello64@plt+0x1068>
    2310:	add	r0, pc, r0
    2314:	bl	1cc8 <getenv@plt>
    2318:	subs	r4, r0, #0
    231c:	beq	2340 <ftello64@plt+0x330>
    2320:	bl	4a70 <ftello64@plt+0x2a60>
    2324:	cmp	r0, #0
    2328:	blt	23e4 <ftello64@plt+0x3d4>
    232c:	ldr	r3, [pc, #3400]	; 307c <ftello64@plt+0x106c>
    2330:	movne	r2, #1
    2334:	add	r3, pc, r3
    2338:	moveq	r2, #0
    233c:	strb	r2, [r3, #2089]	; 0x829
    2340:	bl	4d20 <ftello64@plt+0x2d10>
    2344:	cmp	fp, #0
    2348:	blt	2b0c <ftello64@plt+0xafc>
    234c:	cmp	r7, #0
    2350:	beq	2b34 <ftello64@plt+0xb24>
    2354:	ldr	r4, [pc, #3364]	; 3080 <ftello64@plt+0x1070>
    2358:	ldr	r5, [pc, #3364]	; 3084 <ftello64@plt+0x1074>
    235c:	ldr	r6, [pc, #3364]	; 3088 <ftello64@plt+0x1078>
    2360:	add	r4, pc, r4
    2364:	add	r5, pc, r5
    2368:	add	r4, r4, #328	; 0x148
    236c:	add	r6, pc, r6
    2370:	mov	r9, #0
    2374:	str	r9, [sp]
    2378:	mov	r3, r4
    237c:	mov	r2, r5
    2380:	mov	r1, r7
    2384:	mov	r0, fp
    2388:	bl	1d4c <getopt_long@plt>
    238c:	cmp	r0, #0
    2390:	blt	2694 <ftello64@plt+0x684>
    2394:	cmp	r0, #114	; 0x72
    2398:	beq	27ac <ftello64@plt+0x79c>
    239c:	ble	25fc <ftello64@plt+0x5ec>
    23a0:	cmp	r0, #256	; 0x100
    23a4:	beq	2438 <ftello64@plt+0x428>
    23a8:	ldr	r3, [pc, #3292]	; 308c <ftello64@plt+0x107c>
    23ac:	cmp	r0, r3
    23b0:	beq	2794 <ftello64@plt+0x784>
    23b4:	cmp	r0, #115	; 0x73
    23b8:	beq	25e8 <ftello64@plt+0x5d8>
    23bc:	ldr	r3, [pc, #3276]	; 3090 <ftello64@plt+0x1080>
    23c0:	ldr	r1, [pc, #3276]	; 3094 <ftello64@plt+0x1084>
    23c4:	add	r3, pc, r3
    23c8:	ldr	r0, [pc, #3272]	; 3098 <ftello64@plt+0x1088>
    23cc:	add	r3, r3, #1808	; 0x710
    23d0:	mov	r2, #98	; 0x62
    23d4:	add	r3, r3, #4
    23d8:	add	r1, pc, r1
    23dc:	add	r0, pc, r0
    23e0:	bl	a6a4 <ftello64@plt+0x8694>
    23e4:	ldr	r3, [pc, #3248]	; 309c <ftello64@plt+0x108c>
    23e8:	add	r3, pc, r3
    23ec:	ldr	r3, [r3, #36]	; 0x24
    23f0:	cmp	r3, #3
    23f4:	ble	2340 <ftello64@plt+0x330>
    23f8:	ldr	r3, [pc, #3232]	; 30a0 <ftello64@plt+0x1090>
    23fc:	ldr	r2, [pc, #3232]	; 30a4 <ftello64@plt+0x1094>
    2400:	add	r3, pc, r3
    2404:	add	r2, pc, r2
    2408:	str	r2, [sp, #4]
    240c:	add	r3, r3, #1776	; 0x6f0
    2410:	ldr	r2, [pc, #3216]	; 30a8 <ftello64@plt+0x1098>
    2414:	add	r3, r3, #8
    2418:	str	r3, [sp]
    241c:	str	r4, [sp, #8]
    2420:	ldr	r3, [pc, #3204]	; 30ac <ftello64@plt+0x109c>
    2424:	add	r2, pc, r2
    2428:	mov	r1, #0
    242c:	mov	r0, #4
    2430:	bl	9120 <ftello64@plt+0x7110>
    2434:	b	2340 <ftello64@plt+0x330>
    2438:	ldr	r0, [pc, #3184]	; 30b0 <ftello64@plt+0x10a0>
    243c:	add	r0, pc, r0
    2440:	bl	1ce0 <puts@plt>
    2444:	ldr	r3, [pc, #3176]	; 30b4 <ftello64@plt+0x10a4>
    2448:	ldr	r4, [r8, r3]
    244c:	cmp	r4, #0
    2450:	beq	2480 <ftello64@plt+0x470>
    2454:	ldr	r3, [pc, #3164]	; 30b8 <ftello64@plt+0x10a8>
    2458:	add	r4, r4, #3
    245c:	bic	r4, r4, #3
    2460:	ldr	r5, [r8, r3]
    2464:	cmp	r4, r5
    2468:	bcs	2480 <ftello64@plt+0x470>
    246c:	ldm	r4, {r0, r3}
    2470:	add	r4, r4, #8
    2474:	blx	r3
    2478:	cmp	r4, r5
    247c:	bcc	246c <ftello64@plt+0x45c>
    2480:	ldr	r5, [pc, #3124]	; 30bc <ftello64@plt+0x10ac>
    2484:	add	r5, pc, r5
    2488:	ldr	r4, [r5, #2128]	; 0x850
    248c:	cmp	r4, #0
    2490:	ble	24ac <ftello64@plt+0x49c>
    2494:	mov	r0, r4
    2498:	bl	48a8 <ftello64@plt+0x2898>
    249c:	mov	r0, r4
    24a0:	bl	8e20 <ftello64@plt+0x6e10>
    24a4:	mov	r3, #0
    24a8:	str	r3, [r5, #2128]	; 0x850
    24ac:	ldr	r5, [pc, #3084]	; 30c0 <ftello64@plt+0x10b0>
    24b0:	add	r5, pc, r5
    24b4:	ldr	r4, [r5, #2132]	; 0x854
    24b8:	cmp	r4, #0
    24bc:	ble	24d8 <ftello64@plt+0x4c8>
    24c0:	mov	r0, r4
    24c4:	bl	48a8 <ftello64@plt+0x2898>
    24c8:	mov	r0, r4
    24cc:	bl	8e20 <ftello64@plt+0x6e10>
    24d0:	mov	r3, #0
    24d4:	str	r3, [r5, #2132]	; 0x854
    24d8:	ldr	r4, [pc, #3044]	; 30c4 <ftello64@plt+0x10b4>
    24dc:	add	r4, pc, r4
    24e0:	ldr	r0, [r4, #2092]	; 0x82c
    24e4:	cmp	r0, #0
    24e8:	beq	24f8 <ftello64@plt+0x4e8>
    24ec:	bl	1c80 <selabel_close@plt>
    24f0:	mov	r3, #0
    24f4:	str	r3, [r4, #2092]	; 0x82c
    24f8:	ldr	r4, [pc, #3016]	; 30c8 <ftello64@plt+0x10b8>
    24fc:	add	r4, pc, r4
    2500:	ldr	r3, [r4, #2064]	; 0x810
    2504:	cmp	r3, #0
    2508:	ble	25c8 <ftello64@plt+0x5b8>
    250c:	ldr	r3, [pc, #3000]	; 30cc <ftello64@plt+0x10bc>
    2510:	ldr	r3, [r8, r3]
    2514:	ldr	r0, [r3]
    2518:	bl	1ad0 <fflush@plt>
    251c:	ldrb	r3, [r4, #2136]	; 0x858
    2520:	cmp	r3, #0
    2524:	beq	254c <ftello64@plt+0x53c>
    2528:	ldr	r3, [pc, #2976]	; 30d0 <ftello64@plt+0x10c0>
    252c:	add	r3, pc, r3
    2530:	ldr	r0, [r3, #160]	; 0xa0
    2534:	cmp	r0, #0
    2538:	blt	2a0c <ftello64@plt+0x9fc>
    253c:	mov	r1, #1
    2540:	bl	1be4 <dup2@plt>
    2544:	cmp	r0, #0
    2548:	blt	2a0c <ftello64@plt+0x9fc>
    254c:	ldr	r4, [pc, #2944]	; 30d4 <ftello64@plt+0x10c4>
    2550:	add	r4, pc, r4
    2554:	ldr	r0, [r4, #160]	; 0xa0
    2558:	bl	8260 <ftello64@plt+0x6250>
    255c:	ldr	r3, [pc, #2932]	; 30d8 <ftello64@plt+0x10c8>
    2560:	str	r0, [r4, #160]	; 0xa0
    2564:	ldr	r3, [r8, r3]
    2568:	ldr	r0, [r3]
    256c:	bl	1ad0 <fflush@plt>
    2570:	ldr	r3, [pc, #2916]	; 30dc <ftello64@plt+0x10cc>
    2574:	add	r3, pc, r3
    2578:	ldrb	r3, [r3, #2137]	; 0x859
    257c:	cmp	r3, #0
    2580:	bne	29a0 <ftello64@plt+0x990>
    2584:	ldr	r5, [pc, #2900]	; 30e0 <ftello64@plt+0x10d0>
    2588:	ldr	r4, [pc, #2900]	; 30e4 <ftello64@plt+0x10d4>
    258c:	add	r5, pc, r5
    2590:	add	r4, pc, r4
    2594:	ldr	r0, [r5, #164]	; 0xa4
    2598:	bl	8260 <ftello64@plt+0x6250>
    259c:	ldr	r7, [r4, #2064]	; 0x810
    25a0:	mov	r6, #0
    25a4:	mov	r1, #18
    25a8:	strb	r6, [r4, #2137]	; 0x859
    25ac:	strb	r6, [r4, #2136]	; 0x858
    25b0:	str	r0, [r5, #164]	; 0xa4
    25b4:	mov	r0, r7
    25b8:	bl	1d58 <kill@plt>
    25bc:	mov	r0, r7
    25c0:	bl	8e20 <ftello64@plt+0x6e10>
    25c4:	str	r6, [r4, #2064]	; 0x810
    25c8:	ldr	r3, [sp, #48]	; 0x30
    25cc:	ldr	r2, [sp, #380]	; 0x17c
    25d0:	lsr	r0, r9, #31
    25d4:	ldr	r3, [r3]
    25d8:	cmp	r2, r3
    25dc:	bne	39e8 <ftello64@plt+0x19d8>
    25e0:	add	sp, sp, #388	; 0x184
    25e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    25e8:	ldr	r3, [pc, #2808]	; 30e8 <ftello64@plt+0x10d8>
    25ec:	mov	r2, #1
    25f0:	add	r3, pc, r3
    25f4:	strb	r2, [r3, #2124]	; 0x84c
    25f8:	b	2370 <ftello64@plt+0x360>
    25fc:	cmp	r0, #63	; 0x3f
    2600:	beq	2738 <ftello64@plt+0x728>
    2604:	cmp	r0, #104	; 0x68
    2608:	bne	23bc <ftello64@plt+0x3ac>
    260c:	add	r0, sp, #384	; 0x180
    2610:	str	r9, [r0, #-176]!	; 0xffffff50
    2614:	bl	58dc <ftello64@plt+0x38cc>
    2618:	cmp	r0, #0
    261c:	blt	264c <ftello64@plt+0x63c>
    2620:	ldr	r2, [pc, #2756]	; 30ec <ftello64@plt+0x10dc>
    2624:	ldr	r1, [pc, #2756]	; 30f0 <ftello64@plt+0x10e0>
    2628:	ldr	r3, [sp, #208]	; 0xd0
    262c:	ldr	r2, [r8, r2]
    2630:	add	r1, pc, r1
    2634:	mov	r0, #1
    2638:	ldr	r2, [r2]
    263c:	bl	1e48 <__printf_chk@plt>
    2640:	ldr	r0, [sp, #208]	; 0xd0
    2644:	bl	1b00 <free@plt>
    2648:	b	2444 <ftello64@plt+0x434>
    264c:	ldr	r2, [pc, #2720]	; 30f4 <ftello64@plt+0x10e4>
    2650:	ldr	r3, [pc, #2720]	; 30f8 <ftello64@plt+0x10e8>
    2654:	add	r2, pc, r2
    2658:	str	r2, [sp, #4]
    265c:	add	r3, pc, r3
    2660:	ldr	r2, [pc, #2708]	; 30fc <ftello64@plt+0x10ec>
    2664:	add	r3, r3, #1824	; 0x720
    2668:	str	r3, [sp]
    266c:	add	r2, pc, r2
    2670:	mov	r3, #33	; 0x21
    2674:	mov	r1, #12
    2678:	mov	r0, #3
    267c:	bl	9120 <ftello64@plt+0x7110>
    2680:	mov	r9, r0
    2684:	ldr	r0, [sp, #208]	; 0xd0
    2688:	bl	1b00 <free@plt>
    268c:	cmp	r9, #0
    2690:	ble	2444 <ftello64@plt+0x434>
    2694:	ldr	r6, [pc, #2660]	; 3100 <ftello64@plt+0x10f0>
    2698:	add	r6, pc, r6
    269c:	ldr	sl, [r6, #2092]	; 0x82c
    26a0:	cmp	sl, #0
    26a4:	beq	2b5c <ftello64@plt+0xb4c>
    26a8:	ldr	r3, [pc, #2644]	; 3104 <ftello64@plt+0x10f4>
    26ac:	ldr	r3, [r8, r3]
    26b0:	ldr	r6, [r3]
    26b4:	cmp	fp, r6
    26b8:	blt	302c <ftello64@plt+0x101c>
    26bc:	ldr	r4, [pc, #2628]	; 3108 <ftello64@plt+0x10f8>
    26c0:	mov	r2, #0
    26c4:	add	r4, pc, r4
    26c8:	str	r2, [r3]
    26cc:	add	sl, r7, r6, lsl #2
    26d0:	ldr	r5, [r7, r6, lsl #2]
    26d4:	add	r4, r4, #144	; 0x90
    26d8:	b	2708 <ftello64@plt+0x6f8>
    26dc:	ldr	r1, [r4]
    26e0:	mov	r0, r5
    26e4:	bl	1a7c <strcmp@plt>
    26e8:	clz	r0, r0
    26ec:	lsr	r0, r0, #5
    26f0:	cmp	r0, #0
    26f4:	bne	2a30 <ftello64@plt+0xa20>
    26f8:	add	r4, r4, #20
    26fc:	ldr	r3, [r4, #16]
    2700:	cmp	r3, #0
    2704:	beq	271c <ftello64@plt+0x70c>
    2708:	cmp	r5, #0
    270c:	bne	26dc <ftello64@plt+0x6cc>
    2710:	ldr	r0, [r4, #12]
    2714:	and	r0, r0, #1
    2718:	b	26f0 <ftello64@plt+0x6e0>
    271c:	ldr	r3, [pc, #2536]	; 310c <ftello64@plt+0x10fc>
    2720:	cmp	r5, #0
    2724:	add	r3, pc, r3
    2728:	ldr	r3, [r3, #36]	; 0x24
    272c:	beq	2fa8 <ftello64@plt+0xf98>
    2730:	cmp	r3, #2
    2734:	bgt	2e34 <ftello64@plt+0xe24>
    2738:	mvn	r9, #21
    273c:	b	2444 <ftello64@plt+0x434>
    2740:	ldr	r3, [pc, #2504]	; 3110 <ftello64@plt+0x1100>
    2744:	add	r3, pc, r3
    2748:	ldr	r3, [r3, #36]	; 0x24
    274c:	cmp	r3, #3
    2750:	ble	230c <ftello64@plt+0x2fc>
    2754:	ldr	r3, [pc, #2488]	; 3114 <ftello64@plt+0x1104>
    2758:	ldr	r2, [pc, #2488]	; 3118 <ftello64@plt+0x1108>
    275c:	add	r3, pc, r3
    2760:	add	r2, pc, r2
    2764:	str	r2, [sp, #4]
    2768:	add	r3, r3, #1776	; 0x6f0
    276c:	ldr	r2, [pc, #2472]	; 311c <ftello64@plt+0x110c>
    2770:	add	r3, r3, #8
    2774:	str	r3, [sp]
    2778:	str	r4, [sp, #8]
    277c:	ldr	r3, [pc, #2460]	; 3120 <ftello64@plt+0x1110>
    2780:	add	r2, pc, r2
    2784:	mov	r1, #0
    2788:	mov	r0, #4
    278c:	bl	9120 <ftello64@plt+0x7110>
    2790:	b	230c <ftello64@plt+0x2fc>
    2794:	ldr	r3, [pc, #2440]	; 3124 <ftello64@plt+0x1114>
    2798:	ldr	r2, [pc, #2440]	; 3128 <ftello64@plt+0x1118>
    279c:	add	r3, pc, r3
    27a0:	add	r2, pc, r2
    27a4:	str	r2, [r3, #2120]	; 0x848
    27a8:	b	2370 <ftello64@plt+0x360>
    27ac:	ldr	r3, [pc, #2424]	; 312c <ftello64@plt+0x111c>
    27b0:	ldr	r3, [r8, r3]
    27b4:	ldr	r3, [r3]
    27b8:	str	r3, [r6, #2116]	; 0x844
    27bc:	b	2370 <ftello64@plt+0x360>
    27c0:	ldr	r0, [pc, #2408]	; 3130 <ftello64@plt+0x1120>
    27c4:	mov	r3, #0
    27c8:	add	r0, pc, r0
    27cc:	str	r3, [sp, #100]	; 0x64
    27d0:	bl	1ab8 <secure_getenv@plt>
    27d4:	subs	r9, r0, #0
    27d8:	beq	29c8 <ftello64@plt+0x9b8>
    27dc:	bl	1b90 <strdup@plt>
    27e0:	cmp	r0, #0
    27e4:	beq	2a24 <ftello64@plt+0xa14>
    27e8:	str	r0, [sp, #100]	; 0x64
    27ec:	ldr	r3, [pc, #2368]	; 3134 <ftello64@plt+0x1124>
    27f0:	ldr	r5, [sp, #100]	; 0x64
    27f4:	add	r3, pc, r3
    27f8:	str	r3, [sp, #64]	; 0x40
    27fc:	ldr	r3, [pc, #2356]	; 3138 <ftello64@plt+0x1128>
    2800:	str	fp, [sp, #40]	; 0x28
    2804:	add	r3, pc, r3
    2808:	str	r3, [sp, #68]	; 0x44
    280c:	str	r7, [sp, #52]	; 0x34
    2810:	str	r8, [sp, #56]	; 0x38
    2814:	ldr	r7, [pc, #2336]	; 313c <ftello64@plt+0x112c>
    2818:	add	r7, pc, r7
    281c:	mov	r3, #0
    2820:	cmp	r5, #0
    2824:	str	r3, [sp, #104]	; 0x68
    2828:	str	r3, [sp, #208]	; 0xd0
    282c:	beq	2a18 <ftello64@plt+0xa08>
    2830:	ldrb	r4, [r5]
    2834:	cmp	r4, r3
    2838:	bne	284c <ftello64@plt+0x83c>
    283c:	b	2a18 <ftello64@plt+0xa08>
    2840:	ldrb	r4, [r5, #1]!
    2844:	cmp	r4, #0
    2848:	beq	2a18 <ftello64@plt+0xa08>
    284c:	mov	r1, r4
    2850:	mov	r0, r7
    2854:	bl	1dac <strchr@plt>
    2858:	cmp	r0, #0
    285c:	bne	2840 <ftello64@plt+0x830>
    2860:	add	sl, sp, #208	; 0xd0
    2864:	add	r9, sp, #104	; 0x68
    2868:	mov	r8, r0
    286c:	mov	r1, sl
    2870:	mov	r0, r9
    2874:	mov	r2, #1
    2878:	bl	5d00 <ftello64@plt+0x3cf0>
    287c:	cmp	r0, #0
    2880:	beq	33d8 <ftello64@plt+0x13c8>
    2884:	ldr	r6, [sp, #64]	; 0x40
    2888:	str	r7, [sp, #72]	; 0x48
    288c:	mov	fp, r8
    2890:	mov	r7, r8
    2894:	cmp	r8, #0
    2898:	bne	2ff0 <ftello64@plt+0xfe0>
    289c:	cmp	fp, #0
    28a0:	beq	2e1c <ftello64@plt+0xe0c>
    28a4:	b	28d0 <ftello64@plt+0x8c0>
    28a8:	add	r2, r7, #2
    28ac:	mov	r1, sl
    28b0:	mov	r0, r9
    28b4:	bl	5d00 <ftello64@plt+0x3cf0>
    28b8:	cmp	r0, #0
    28bc:	beq	33d8 <ftello64@plt+0x13c8>
    28c0:	ldr	r3, [sp, #104]	; 0x68
    28c4:	strb	r4, [r3, r7]
    28c8:	ldrb	r4, [r5, #1]!
    28cc:	add	r7, r7, #1
    28d0:	cmp	r4, #0
    28d4:	beq	32ec <ftello64@plt+0x12dc>
    28d8:	cmp	fp, r4
    28dc:	beq	354c <ftello64@plt+0x153c>
    28e0:	cmp	r4, #92	; 0x5c
    28e4:	bne	28a8 <ftello64@plt+0x898>
    28e8:	mov	r8, #1
    28ec:	ldrb	r4, [r5, #1]
    28f0:	add	r5, r5, #1
    28f4:	b	2894 <ftello64@plt+0x884>
    28f8:	ldr	r3, [pc, #2112]	; 3140 <ftello64@plt+0x1130>
    28fc:	add	r3, pc, r3
    2900:	ldr	r3, [r3, #36]	; 0x24
    2904:	cmp	r3, #3
    2908:	ble	22b8 <ftello64@plt+0x2a8>
    290c:	ldr	r3, [pc, #2096]	; 3144 <ftello64@plt+0x1134>
    2910:	ldr	r2, [pc, #2096]	; 3148 <ftello64@plt+0x1138>
    2914:	add	r3, pc, r3
    2918:	add	r2, pc, r2
    291c:	str	r2, [sp, #4]
    2920:	add	r3, r3, #1776	; 0x6f0
    2924:	ldr	r2, [pc, #2080]	; 314c <ftello64@plt+0x113c>
    2928:	add	r3, r3, #8
    292c:	str	r3, [sp]
    2930:	str	r4, [sp, #8]
    2934:	ldr	r3, [pc, #2068]	; 3150 <ftello64@plt+0x1140>
    2938:	add	r2, pc, r2
    293c:	mov	r1, #0
    2940:	mov	r0, #4
    2944:	bl	9120 <ftello64@plt+0x7110>
    2948:	b	22b8 <ftello64@plt+0x2a8>
    294c:	ldr	r3, [pc, #2048]	; 3154 <ftello64@plt+0x1144>
    2950:	add	r3, pc, r3
    2954:	ldr	r3, [r3, #36]	; 0x24
    2958:	cmp	r3, #3
    295c:	ble	22d8 <ftello64@plt+0x2c8>
    2960:	ldr	r3, [pc, #2032]	; 3158 <ftello64@plt+0x1148>
    2964:	ldr	r2, [pc, #2032]	; 315c <ftello64@plt+0x114c>
    2968:	add	r3, pc, r3
    296c:	add	r2, pc, r2
    2970:	str	r2, [sp, #4]
    2974:	add	r3, r3, #1776	; 0x6f0
    2978:	ldr	r2, [pc, #2016]	; 3160 <ftello64@plt+0x1150>
    297c:	add	r3, r3, #8
    2980:	str	r3, [sp]
    2984:	str	r4, [sp, #8]
    2988:	ldr	r3, [pc, #2004]	; 3164 <ftello64@plt+0x1154>
    298c:	add	r2, pc, r2
    2990:	mov	r1, #0
    2994:	mov	r0, #4
    2998:	bl	9120 <ftello64@plt+0x7110>
    299c:	b	22d8 <ftello64@plt+0x2c8>
    29a0:	ldr	r0, [r4, #164]	; 0xa4
    29a4:	cmp	r0, #0
    29a8:	blt	29bc <ftello64@plt+0x9ac>
    29ac:	mov	r1, #2
    29b0:	bl	1be4 <dup2@plt>
    29b4:	cmp	r0, #0
    29b8:	bge	2584 <ftello64@plt+0x574>
    29bc:	mov	r0, #2
    29c0:	bl	1fc8 <close@plt>
    29c4:	b	2584 <ftello64@plt+0x574>
    29c8:	ldr	r0, [pc, #1944]	; 3168 <ftello64@plt+0x1158>
    29cc:	str	r9, [sp, #208]	; 0xd0
    29d0:	add	r0, pc, r0
    29d4:	bl	1f5c <__tls_get_addr@plt>
    29d8:	ldr	r4, [pc, #1932]	; 316c <ftello64@plt+0x115c>
    29dc:	ldr	r5, [r4, r0]
    29e0:	cmp	r5, #0
    29e4:	blt	2ee8 <ftello64@plt+0xed8>
    29e8:	ldr	r0, [sp, #208]	; 0xd0
    29ec:	bl	1b00 <free@plt>
    29f0:	cmp	r5, #0
    29f4:	ble	2ed4 <ftello64@plt+0xec4>
    29f8:	add	r0, sp, #100	; 0x64
    29fc:	bl	cb34 <ftello64@plt+0xab24>
    2a00:	cmp	r0, #0
    2a04:	blt	2a24 <ftello64@plt+0xa14>
    2a08:	b	27ec <ftello64@plt+0x7dc>
    2a0c:	mov	r0, #1
    2a10:	bl	1fc8 <close@plt>
    2a14:	b	254c <ftello64@plt+0x53c>
    2a18:	ldr	fp, [sp, #40]	; 0x28
    2a1c:	ldr	r7, [sp, #52]	; 0x34
    2a20:	ldr	r8, [sp, #56]	; 0x38
    2a24:	ldr	r0, [sp, #100]	; 0x64
    2a28:	bl	1b00 <free@plt>
    2a2c:	b	2298 <ftello64@plt+0x288>
    2a30:	cmp	r5, #0
    2a34:	subne	r6, fp, r6
    2a38:	beq	3024 <ftello64@plt+0x1014>
    2a3c:	ldr	r3, [r4, #4]
    2a40:	cmn	r3, #1
    2a44:	beq	2aa4 <ftello64@plt+0xa94>
    2a48:	cmp	r3, r6
    2a4c:	bls	2aa4 <ftello64@plt+0xa94>
    2a50:	ldr	r3, [pc, #1816]	; 3170 <ftello64@plt+0x1160>
    2a54:	add	r3, pc, r3
    2a58:	ldr	r3, [r3, #36]	; 0x24
    2a5c:	cmp	r3, #2
    2a60:	ble	2738 <ftello64@plt+0x728>
    2a64:	ldr	r3, [pc, #1800]	; 3174 <ftello64@plt+0x1164>
    2a68:	ldr	r2, [pc, #1800]	; 3178 <ftello64@plt+0x1168>
    2a6c:	add	r3, pc, r3
    2a70:	add	r2, pc, r2
    2a74:	str	r2, [sp, #4]
    2a78:	add	r3, r3, #1856	; 0x740
    2a7c:	ldr	r2, [pc, #1784]	; 317c <ftello64@plt+0x116c>
    2a80:	add	r3, r3, #12
    2a84:	str	r3, [sp]
    2a88:	add	r2, pc, r2
    2a8c:	mov	r3, #97	; 0x61
    2a90:	mov	r1, #1073741846	; 0x40000016
    2a94:	mov	r0, #3
    2a98:	bl	9120 <ftello64@plt+0x7110>
    2a9c:	mov	r9, r0
    2aa0:	b	2444 <ftello64@plt+0x434>
    2aa4:	ldr	r3, [r4, #8]
    2aa8:	cmn	r3, #1
    2aac:	beq	2e78 <ftello64@plt+0xe68>
    2ab0:	cmp	r3, r6
    2ab4:	bcs	2e78 <ftello64@plt+0xe68>
    2ab8:	ldr	r3, [pc, #1728]	; 3180 <ftello64@plt+0x1170>
    2abc:	add	r3, pc, r3
    2ac0:	ldr	r3, [r3, #36]	; 0x24
    2ac4:	cmp	r3, #2
    2ac8:	ble	2738 <ftello64@plt+0x728>
    2acc:	ldr	r3, [pc, #1712]	; 3184 <ftello64@plt+0x1174>
    2ad0:	ldr	r2, [pc, #1712]	; 3188 <ftello64@plt+0x1178>
    2ad4:	add	r3, pc, r3
    2ad8:	add	r2, pc, r2
    2adc:	str	r2, [sp, #4]
    2ae0:	add	r3, r3, #1856	; 0x740
    2ae4:	ldr	r2, [pc, #1696]	; 318c <ftello64@plt+0x117c>
    2ae8:	add	r3, r3, #12
    2aec:	str	r3, [sp]
    2af0:	add	r2, pc, r2
    2af4:	mov	r3, #102	; 0x66
    2af8:	mov	r1, #1073741846	; 0x40000016
    2afc:	mov	r0, #3
    2b00:	bl	9120 <ftello64@plt+0x7110>
    2b04:	mov	r9, r0
    2b08:	b	2444 <ftello64@plt+0x434>
    2b0c:	ldr	r3, [pc, #1660]	; 3190 <ftello64@plt+0x1180>
    2b10:	ldr	r1, [pc, #1660]	; 3194 <ftello64@plt+0x1184>
    2b14:	add	r3, pc, r3
    2b18:	ldr	r0, [pc, #1656]	; 3198 <ftello64@plt+0x1188>
    2b1c:	add	r3, r3, #1808	; 0x710
    2b20:	mov	r2, #70	; 0x46
    2b24:	add	r3, r3, #4
    2b28:	add	r1, pc, r1
    2b2c:	add	r0, pc, r0
    2b30:	bl	5878 <ftello64@plt+0x3868>
    2b34:	ldr	r3, [pc, #1632]	; 319c <ftello64@plt+0x118c>
    2b38:	ldr	r1, [pc, #1632]	; 31a0 <ftello64@plt+0x1190>
    2b3c:	add	r3, pc, r3
    2b40:	ldr	r0, [pc, #1628]	; 31a4 <ftello64@plt+0x1194>
    2b44:	add	r3, r3, #1808	; 0x710
    2b48:	mov	r2, #71	; 0x47
    2b4c:	add	r3, r3, #4
    2b50:	add	r1, pc, r1
    2b54:	add	r0, pc, r0
    2b58:	bl	5878 <ftello64@plt+0x3868>
    2b5c:	bl	48f0 <ftello64@plt+0x28e0>
    2b60:	cmp	r0, #0
    2b64:	beq	26a8 <ftello64@plt+0x698>
    2b68:	add	r0, sp, #104	; 0x68
    2b6c:	bl	1ed8 <mallinfo@plt>
    2b70:	mov	r0, #1
    2b74:	ldr	r9, [sp, #132]	; 0x84
    2b78:	bl	627c <ftello64@plt+0x426c>
    2b7c:	mov	r2, sl
    2b80:	mov	r4, r0
    2b84:	mov	r5, r1
    2b88:	mov	r0, sl
    2b8c:	mov	r1, sl
    2b90:	bl	1da0 <selabel_open@plt>
    2b94:	cmp	r0, #0
    2b98:	str	r0, [r6, #2092]	; 0x82c
    2b9c:	beq	3580 <ftello64@plt+0x1570>
    2ba0:	mov	r0, #1
    2ba4:	bl	627c <ftello64@plt+0x426c>
    2ba8:	strd	r0, [sp, #40]	; 0x28
    2bac:	add	r0, sp, #208	; 0xd0
    2bb0:	bl	1ed8 <mallinfo@plt>
    2bb4:	ldr	r3, [sp, #236]	; 0xec
    2bb8:	cmp	r9, r3
    2bbc:	sublt	r3, r3, r9
    2bc0:	strlt	r3, [sp, #52]	; 0x34
    2bc4:	ldr	r3, [pc, #1500]	; 31a8 <ftello64@plt+0x1198>
    2bc8:	strge	sl, [sp, #52]	; 0x34
    2bcc:	add	r3, pc, r3
    2bd0:	ldr	r3, [r3, #36]	; 0x24
    2bd4:	cmp	r3, #6
    2bd8:	ble	26a8 <ftello64@plt+0x698>
    2bdc:	ldrd	r2, [sp, #40]	; 0x28
    2be0:	subs	r2, r2, r4
    2be4:	sbc	r3, r3, r5
    2be8:	mov	r1, r3
    2bec:	mov	r5, r3
    2bf0:	mvn	r3, #0
    2bf4:	mov	r0, r2
    2bf8:	mov	r4, r2
    2bfc:	cmp	r1, r3
    2c00:	mvn	r2, #0
    2c04:	cmpeq	r0, r2
    2c08:	beq	391c <ftello64@plt+0x190c>
    2c0c:	mov	r2, r0
    2c10:	mov	r3, r1
    2c14:	orrs	r3, r2, r3
    2c18:	beq	38f4 <ftello64@plt+0x18e4>
    2c1c:	ldr	r0, [pc, #1416]	; 31ac <ftello64@plt+0x119c>
    2c20:	ldr	r2, [pc, #1416]	; 31b0 <ftello64@plt+0x11a0>
    2c24:	add	r0, pc, r0
    2c28:	ldr	r3, [pc, #1412]	; 31b4 <ftello64@plt+0x11a4>
    2c2c:	add	r1, sp, #316	; 0x13c
    2c30:	str	r0, [sp, #84]	; 0x54
    2c34:	ldr	r0, [pc, #1404]	; 31b8 <ftello64@plt+0x11a8>
    2c38:	add	r2, pc, r2
    2c3c:	add	r3, pc, r3
    2c40:	str	r7, [sp, #76]	; 0x4c
    2c44:	str	r8, [sp, #80]	; 0x50
    2c48:	mov	sl, #0
    2c4c:	mov	r9, #64	; 0x40
    2c50:	mov	r6, r4
    2c54:	mov	r7, r5
    2c58:	mov	r8, r1
    2c5c:	add	r0, pc, r0
    2c60:	add	r2, r2, #424	; 0x1a8
    2c64:	add	r3, r3, #424	; 0x1a8
    2c68:	str	r1, [sp, #40]	; 0x28
    2c6c:	str	r0, [sp, #92]	; 0x5c
    2c70:	str	r2, [sp, #64]	; 0x40
    2c74:	str	r3, [sp, #88]	; 0x58
    2c78:	str	fp, [sp, #72]	; 0x48
    2c7c:	ldr	r3, [sp, #64]	; 0x40
    2c80:	add	r3, r3, sl
    2c84:	ldrd	r4, [r3, #8]
    2c88:	cmp	r7, r5
    2c8c:	cmpeq	r6, r4
    2c90:	bcc	35d8 <ftello64@plt+0x15c8>
    2c94:	cmp	r9, #1
    2c98:	bls	2d60 <ftello64@plt+0xd50>
    2c9c:	mov	r2, r4
    2ca0:	mov	r3, r5
    2ca4:	mov	r0, r6
    2ca8:	mov	r1, r7
    2cac:	bl	10664 <ftello64@plt+0xe654>
    2cb0:	mov	fp, r2
    2cb4:	strd	r0, [sp, #56]	; 0x38
    2cb8:	str	r3, [sp, #68]	; 0x44
    2cbc:	mov	r1, r3
    2cc0:	add	r3, pc, #912	; 0x390
    2cc4:	ldrd	r2, [r3]
    2cc8:	cmp	r7, r3
    2ccc:	cmpeq	r6, r2
    2cd0:	movls	r3, #1
    2cd4:	movhi	r3, #0
    2cd8:	orrs	r2, r1, fp
    2cdc:	moveq	r3, #0
    2ce0:	cmp	r3, #0
    2ce4:	bne	3678 <ftello64@plt+0x1668>
    2ce8:	ldr	r3, [sp, #40]	; 0x28
    2cec:	cmp	r8, r3
    2cf0:	ldrls	r3, [sp, #84]	; 0x54
    2cf4:	ldrhi	r3, [pc, #1216]	; 31bc <ftello64@plt+0x11ac>
    2cf8:	addhi	r3, pc, r3
    2cfc:	ldr	r2, [sp, #88]	; 0x58
    2d00:	ldrd	r0, [sp, #56]	; 0x38
    2d04:	str	r3, [sp, #4]
    2d08:	ldr	r2, [sl, r2]
    2d0c:	ldr	r3, [sp, #92]	; 0x5c
    2d10:	strd	r0, [sp, #8]
    2d14:	str	r3, [sp]
    2d18:	str	r2, [sp, #16]
    2d1c:	mvn	r3, #0
    2d20:	mov	r2, #1
    2d24:	mov	r1, r9
    2d28:	mov	r0, r8
    2d2c:	bl	1fec <__snprintf_chk@plt>
    2d30:	ldr	r7, [sp, #68]	; 0x44
    2d34:	mov	r6, fp
    2d38:	cmp	r0, r9
    2d3c:	movcc	r3, r0
    2d40:	movcs	r3, r9
    2d44:	cmp	sl, #128	; 0x80
    2d48:	sub	r9, r9, r3
    2d4c:	add	r8, r8, r3
    2d50:	beq	2d60 <ftello64@plt+0xd50>
    2d54:	orrs	r3, r6, r7
    2d58:	add	sl, sl, #16
    2d5c:	bne	2c7c <ftello64@plt+0xc6c>
    2d60:	mov	r2, r8
    2d64:	ldr	fp, [sp, #72]	; 0x48
    2d68:	ldr	r7, [sp, #76]	; 0x4c
    2d6c:	ldr	r8, [sp, #80]	; 0x50
    2d70:	mov	r3, #0
    2d74:	strb	r3, [r2]
    2d78:	ldr	r3, [sp, #52]	; 0x34
    2d7c:	ldr	r2, [pc, #1084]	; 31c0 <ftello64@plt+0x11b0>
    2d80:	add	r9, r3, #1020	; 0x3fc
    2d84:	ldr	r3, [pc, #1080]	; 31c4 <ftello64@plt+0x11b4>
    2d88:	add	r2, pc, r2
    2d8c:	add	r3, pc, r3
    2d90:	add	r9, r9, #3
    2d94:	ldr	r1, [sp, #40]	; 0x28
    2d98:	str	r2, [sp, #4]
    2d9c:	add	r3, r3, #1824	; 0x720
    2da0:	ldr	r2, [pc, #1056]	; 31c8 <ftello64@plt+0x11b8>
    2da4:	asr	r9, r9, #10
    2da8:	add	r3, r3, #8
    2dac:	str	r1, [sp, #8]
    2db0:	str	r3, [sp]
    2db4:	str	r9, [sp, #12]
    2db8:	mov	r3, #90	; 0x5a
    2dbc:	add	r2, pc, r2
    2dc0:	mov	r1, #0
    2dc4:	mov	r0, #7
    2dc8:	bl	9120 <ftello64@plt+0x7110>
    2dcc:	b	26a8 <ftello64@plt+0x698>
    2dd0:	cmp	r4, #39	; 0x27
    2dd4:	beq	2e2c <ftello64@plt+0xe1c>
    2dd8:	cmp	r4, #92	; 0x5c
    2ddc:	beq	28e8 <ftello64@plt+0x8d8>
    2de0:	mov	r1, r4
    2de4:	mov	r0, r6
    2de8:	bl	1dac <strchr@plt>
    2dec:	cmp	r0, #0
    2df0:	bne	3554 <ftello64@plt+0x1544>
    2df4:	add	r2, r7, #2
    2df8:	mov	r1, sl
    2dfc:	mov	r0, r9
    2e00:	bl	5d00 <ftello64@plt+0x3cf0>
    2e04:	cmp	r0, #0
    2e08:	beq	33d8 <ftello64@plt+0x13c8>
    2e0c:	ldr	r3, [sp, #104]	; 0x68
    2e10:	strb	r4, [r3, r7]
    2e14:	ldrb	r4, [r5, #1]!
    2e18:	add	r7, r7, #1
    2e1c:	cmp	r4, #0
    2e20:	beq	32ec <ftello64@plt+0x12dc>
    2e24:	cmp	r4, #34	; 0x22
    2e28:	bne	2dd0 <ftello64@plt+0xdc0>
    2e2c:	mov	fp, r4
    2e30:	b	28ec <ftello64@plt+0x8dc>
    2e34:	ldr	r3, [pc, #912]	; 31cc <ftello64@plt+0x11bc>
    2e38:	ldr	r2, [pc, #912]	; 31d0 <ftello64@plt+0x11c0>
    2e3c:	add	r3, pc, r3
    2e40:	add	r2, pc, r2
    2e44:	str	r2, [sp, #4]
    2e48:	add	r3, r3, #1856	; 0x740
    2e4c:	ldr	r2, [pc, #896]	; 31d4 <ftello64@plt+0x11c4>
    2e50:	add	r3, r3, #12
    2e54:	mov	r1, r0
    2e58:	str	r3, [sp]
    2e5c:	str	r5, [sp, #8]
    2e60:	mov	r3, #72	; 0x48
    2e64:	add	r2, pc, r2
    2e68:	mov	r0, #3
    2e6c:	bl	9120 <ftello64@plt+0x7110>
    2e70:	mvn	r9, #21
    2e74:	b	2444 <ftello64@plt+0x434>
    2e78:	ldr	r3, [r4, #12]
    2e7c:	tst	r3, #2
    2e80:	bne	3408 <ftello64@plt+0x13f8>
    2e84:	tst	r3, #4
    2e88:	bne	34c4 <ftello64@plt+0x14b4>
    2e8c:	cmp	r5, #0
    2e90:	ldr	r3, [r4, #16]
    2e94:	beq	3528 <ftello64@plt+0x1518>
    2e98:	mov	r1, sl
    2e9c:	mov	r0, r6
    2ea0:	mov	r2, #0
    2ea4:	blx	r3
    2ea8:	mov	r9, r0
    2eac:	b	2444 <ftello64@plt+0x434>
    2eb0:	cmn	r1, #2
    2eb4:	beq	398c <ftello64@plt+0x197c>
    2eb8:	ldr	r3, [pc, #792]	; 31d8 <ftello64@plt+0x11c8>
    2ebc:	add	r3, pc, r3
    2ec0:	ldr	r3, [r3, #36]	; 0x24
    2ec4:	cmp	r3, #6
    2ec8:	bgt	3950 <ftello64@plt+0x1940>
    2ecc:	ldr	r0, [sp, #208]	; 0xd0
    2ed0:	bl	1b00 <free@plt>
    2ed4:	ldr	r0, [pc, #768]	; 31dc <ftello64@plt+0x11cc>
    2ed8:	add	r1, sp, #100	; 0x64
    2edc:	add	r0, pc, r0
    2ee0:	bl	cddc <ftello64@plt+0xadcc>
    2ee4:	b	2a00 <ftello64@plt+0x9f0>
    2ee8:	ldr	r0, [pc, #752]	; 31e0 <ftello64@plt+0x11d0>
    2eec:	mov	r1, r9
    2ef0:	add	r0, pc, r0
    2ef4:	bl	1e6c <access@plt>
    2ef8:	cmp	r0, #0
    2efc:	blt	2f18 <ftello64@plt+0xf08>
    2f00:	ldr	r0, [pc, #732]	; 31e4 <ftello64@plt+0x11d4>
    2f04:	mov	r1, r9
    2f08:	add	r0, pc, r0
    2f0c:	bl	1e6c <access@plt>
    2f10:	cmp	r0, #0
    2f14:	blt	3670 <ftello64@plt+0x1660>
    2f18:	bl	4930 <ftello64@plt+0x2920>
    2f1c:	cmp	r0, #1
    2f20:	beq	35e8 <ftello64@plt+0x15d8>
    2f24:	ldr	r0, [pc, #700]	; 31e8 <ftello64@plt+0x11d8>
    2f28:	add	r5, sp, #208	; 0xd0
    2f2c:	mov	r1, r5
    2f30:	add	r0, pc, r0
    2f34:	bl	cddc <ftello64@plt+0xadcc>
    2f38:	subs	r1, r0, #0
    2f3c:	blt	2eb0 <ftello64@plt+0xea0>
    2f40:	ldr	r5, [sp, #208]	; 0xd0
    2f44:	ldr	r3, [pc, #672]	; 31ec <ftello64@plt+0x11dc>
    2f48:	mov	sl, #0
    2f4c:	add	r3, pc, r3
    2f50:	add	r6, r3, #204	; 0xcc
    2f54:	str	r3, [sp, #40]	; 0x28
    2f58:	ldr	r1, [r6, sl, lsl #3]
    2f5c:	mov	r0, r5
    2f60:	bl	1a7c <strcmp@plt>
    2f64:	lsl	r3, sl, #3
    2f68:	cmp	r0, #0
    2f6c:	beq	3864 <ftello64@plt+0x1854>
    2f70:	add	sl, sl, #1
    2f74:	cmp	sl, #5
    2f78:	bne	2f58 <ftello64@plt+0xf48>
    2f7c:	mov	r5, #20
    2f80:	ldr	r3, [pc, #616]	; 31f0 <ftello64@plt+0x11e0>
    2f84:	add	r3, pc, r3
    2f88:	ldr	r3, [r3, #36]	; 0x24
    2f8c:	cmp	r3, #6
    2f90:	bgt	3620 <ftello64@plt+0x1610>
    2f94:	ldr	r0, [pc, #600]	; 31f4 <ftello64@plt+0x11e4>
    2f98:	add	r0, pc, r0
    2f9c:	bl	1f5c <__tls_get_addr@plt>
    2fa0:	str	r5, [r4, r0]
    2fa4:	b	29e8 <ftello64@plt+0x9d8>
    2fa8:	cmp	r3, #2
    2fac:	ble	2738 <ftello64@plt+0x728>
    2fb0:	ldr	r3, [pc, #576]	; 31f8 <ftello64@plt+0x11e8>
    2fb4:	ldr	r2, [pc, #576]	; 31fc <ftello64@plt+0x11ec>
    2fb8:	add	r3, pc, r3
    2fbc:	add	r2, pc, r2
    2fc0:	str	r2, [sp, #4]
    2fc4:	add	r3, r3, #1856	; 0x740
    2fc8:	ldr	r2, [pc, #560]	; 3200 <ftello64@plt+0x11f0>
    2fcc:	add	r3, r3, #12
    2fd0:	str	r3, [sp]
    2fd4:	mov	r1, r5
    2fd8:	mov	r3, #74	; 0x4a
    2fdc:	add	r2, pc, r2
    2fe0:	mov	r0, #3
    2fe4:	bl	9120 <ftello64@plt+0x7110>
    2fe8:	mvn	r9, #21
    2fec:	b	2444 <ftello64@plt+0x434>
    2ff0:	add	r2, r7, #7
    2ff4:	mov	r1, sl
    2ff8:	mov	r0, r9
    2ffc:	bl	5d00 <ftello64@plt+0x3cf0>
    3000:	cmp	r0, #0
    3004:	beq	33d8 <ftello64@plt+0x13c8>
    3008:	cmp	r4, #0
    300c:	beq	32ec <ftello64@plt+0x12dc>
    3010:	ldr	r2, [sp, #104]	; 0x68
    3014:	mov	r8, #0
    3018:	strb	r4, [r2, r7]
    301c:	add	r7, r7, #1
    3020:	b	28ec <ftello64@plt+0x8dc>
    3024:	mov	r6, #1
    3028:	b	2a3c <ftello64@plt+0xa2c>
    302c:	ldr	r3, [pc, #464]	; 3204 <ftello64@plt+0x11f4>
    3030:	ldr	r1, [pc, #464]	; 3208 <ftello64@plt+0x11f8>
    3034:	add	r3, pc, r3
    3038:	ldr	r0, [pc, #460]	; 320c <ftello64@plt+0x11fc>
    303c:	add	r3, r3, #1840	; 0x730
    3040:	mov	r2, #59	; 0x3b
    3044:	add	r3, r3, #12
    3048:	add	r1, pc, r1
    304c:	add	r0, pc, r0
    3050:	bl	5878 <ftello64@plt+0x3868>
    3054:	nop			; (mov r0, r0)
    3058:	orrseq	r8, r3, #267386880	; 0xff00000
    305c:	andeq	r0, r0, r0
    3060:	andeq	r1, r2, r8, lsr fp
    3064:	andeq	r0, r0, r8, lsl r2
    3068:	andeq	r0, r1, r4, lsr #4
    306c:	andeq	r0, r1, r8, lsl r2
    3070:	andeq	r0, r1, ip, lsl #4
    3074:	andeq	r1, r2, ip, asr #27
    3078:	andeq	r0, r1, r4, lsl r2
    307c:	muleq	r2, r8, sp
    3080:	strdeq	r1, [r2], -r0
    3084:	andeq	r0, r1, r4, asr #9
    3088:	andeq	r1, r2, r0, ror #26
    308c:	andeq	r0, r0, r1, lsl #2
    3090:	andeq	lr, r0, r8, lsr #9
    3094:	andeq	r0, r1, r4, ror #2
    3098:	andeq	r0, r1, ip, lsr r4
    309c:	andeq	r1, r2, r4, lsl ip
    30a0:	andeq	lr, r0, ip, ror #8
    30a4:	strdeq	r0, [r1], -r8
    30a8:	strdeq	lr, [r0], -r8
    30ac:	andeq	r0, r0, sp, asr r4
    30b0:	andeq	r0, r1, r8, lsl #6
    30b4:	andeq	r0, r0, r4, lsr r2
    30b8:	andeq	r0, r0, r4, lsr #4
    30bc:	andeq	r1, r2, r8, asr #24
    30c0:	andeq	r1, r2, ip, lsl ip
    30c4:	strdeq	r1, [r2], -r0
    30c8:	ldrdeq	r1, [r2], -r0
    30cc:	andeq	r0, r0, r8, lsr r2
    30d0:	ldrdeq	r1, [r2], -r0
    30d4:	andeq	r1, r2, ip, lsr #21
    30d8:	andeq	r0, r0, r0, lsr #4
    30dc:	andeq	r1, r2, r8, asr fp
    30e0:	andeq	r1, r2, r0, ror sl
    30e4:	andeq	r1, r2, ip, lsr fp
    30e8:	ldrdeq	r1, [r2], -ip
    30ec:	andeq	r0, r0, r0, asr #4
    30f0:	andeq	pc, r0, r4, asr #30
    30f4:	andeq	pc, r0, r0, lsl pc	; <UNPREDICTABLE>
    30f8:	andeq	lr, r0, r0, lsl r2
    30fc:	ldrdeq	pc, [r0], -r0
    3100:	andeq	r1, r2, r4, lsr sl
    3104:	andeq	r0, r0, ip, lsl r2
    3108:	andeq	r1, r2, ip, lsl #7
    310c:	ldrdeq	r1, [r2], -r8
    3110:			; <UNDEFINED> instruction: 0x000218b8
    3114:	andeq	lr, r0, r0, lsl r1
    3118:	muleq	r0, ip, sp
    311c:	muleq	r0, ip, r9
    3120:	andeq	r0, r0, r9, asr r4
    3124:	andeq	r1, r2, r0, lsr r9
    3128:	andeq	r0, r1, ip, rrx
    312c:	andeq	r0, r0, r8, asr #4
    3130:	strdeq	pc, [r0], -r0
    3134:	andeq	lr, r0, ip, ror #24
    3138:	andeq	lr, r0, ip, asr ip
    313c:	andeq	lr, r0, r8, asr #24
    3140:	andeq	r1, r2, r0, lsl #14
    3144:	andeq	sp, r0, r8, asr pc
    3148:	andeq	pc, r0, ip, ror r0	; <UNPREDICTABLE>
    314c:	andeq	lr, r0, r4, ror #15
    3150:	andeq	r0, r0, r1, asr r4
    3154:	andeq	r1, r2, ip, lsr #13
    3158:	andeq	sp, r0, r4, lsl #30
    315c:	andeq	pc, r0, r8, rrx
    3160:	muleq	r0, r0, r7
    3164:	andeq	r0, r0, r5, asr r4
    3168:	ldrdeq	r1, [r2], -ip
    316c:	andeq	r0, r0, r0
    3170:	andeq	r1, r2, r8, lsr #11
    3174:	andeq	sp, r0, r0, lsl #28
    3178:			; <UNDEFINED> instruction: 0x0000feb8
    317c:	andeq	pc, r0, r0, asr #28
    3180:	andeq	r1, r2, r0, asr #10
    3184:	muleq	r0, r8, sp
    3188:	andeq	pc, r0, r4, ror #28
    318c:	ldrdeq	pc, [r0], -r8
    3190:	andeq	sp, r0, r8, asr sp
    3194:	andeq	pc, r0, r4, lsl sl	; <UNPREDICTABLE>
    3198:	andeq	pc, r0, r4, lsr #20
    319c:	andeq	sp, r0, r0, lsr sp
    31a0:	andeq	pc, r0, ip, ror #19
    31a4:	andeq	pc, r0, r8, lsl #20
    31a8:	andeq	r1, r2, r0, lsr r4
    31ac:	andeq	lr, r0, r0, ror r4
    31b0:	andeq	r0, r2, r8, lsl lr
    31b4:	andeq	r0, r2, r4, lsl lr
    31b8:	andeq	pc, r0, ip, lsl ip	; <UNPREDICTABLE>
    31bc:	andeq	lr, r0, r0, ror r4
    31c0:	strdeq	pc, [r0], -ip
    31c4:	andeq	sp, r0, r0, ror #21
    31c8:			; <UNDEFINED> instruction: 0x0000eabc
    31cc:	andeq	sp, r0, r0, lsr sl
    31d0:			; <UNDEFINED> instruction: 0x0000fab0
    31d4:	andeq	pc, r0, r4, ror #20
    31d8:	andeq	r1, r2, r0, asr #2
    31dc:	ldrdeq	pc, [r0], -r0
    31e0:	andeq	pc, r0, r0, ror #9
    31e4:	ldrdeq	pc, [r0], -r4
    31e8:			; <UNDEFINED> instruction: 0x0000f4b8
    31ec:	andeq	r0, r2, r4, lsl #22
    31f0:	andeq	r1, r2, r8, ror r0
    31f4:	andeq	r1, r2, r4, lsl r0
    31f8:			; <UNDEFINED> instruction: 0x0000d8b4
    31fc:	andeq	pc, r0, ip, asr #18
    3200:	andeq	pc, r0, ip, ror #17
    3204:	andeq	sp, r0, r8, lsr r8
    3208:	andeq	pc, r0, r0, lsl #17
    320c:	muleq	r0, r4, r8
    3210:	andeq	pc, r0, r0, lsr #3
    3214:	andeq	r0, r2, r4, asr #25
    3218:	andeq	pc, r0, r4, asr #10
    321c:	ldrdeq	r0, [r2], -r4
    3220:	andeq	sp, r0, ip, lsr #8
    3224:	andeq	pc, r0, ip, lsl r5	; <UNPREDICTABLE>
    3228:	andeq	pc, r0, r8, ror #8
    322c:	andeq	pc, r0, r0, lsl r5	; <UNPREDICTABLE>
    3230:	andeq	r0, r2, r4, asr fp
    3234:	andeq	r0, r2, r8, lsr #22
    3238:	andeq	sp, r0, r0, lsl #7
    323c:	andeq	pc, r0, r8, lsr #10
    3240:	andeq	lr, r0, r8, lsl r2
    3244:	andeq	r0, r0, r6, asr #9
    3248:	andeq	r0, r2, r4, ror #20
    324c:	andeq	lr, r0, r0, lsl #16
    3250:	andeq	r0, r2, ip, ror #19
    3254:	andeq	r0, r2, ip, lsr #8
    3258:	andeq	sp, r0, r4, lsr r2
    325c:	andeq	lr, r0, ip, asr #28
    3260:	andeq	lr, r0, r4, lsr #27
    3264:	andeq	r0, r0, r7, lsl #4
    3268:	andeq	sp, r0, r0, lsr #21
    326c:	andeq	r0, r2, ip, ror r3
    3270:	andeq	pc, r0, r0, lsl #3
    3274:	andeq	sp, r0, r4, lsr r1
    3278:	strdeq	pc, [r0], -r4
    327c:	andeq	lr, r0, r8, lsl r1
    3280:	strdeq	sp, [r0], -r0
    3284:	andeq	pc, r0, r0, ror r2	; <UNPREDICTABLE>
    3288:	andeq	pc, r0, r0, lsr r1	; <UNPREDICTABLE>
    328c:	andeq	pc, r0, r0, ror #3
    3290:	andeq	sp, r0, r8, asr #17
    3294:	andeq	sp, r0, r4, asr #32
    3298:	muleq	r0, ip, r1
    329c:	andeq	pc, r0, ip, ror r0	; <UNPREDICTABLE>
    32a0:	muleq	r2, r0, r7
    32a4:	andeq	r0, r2, r4, asr r7
    32a8:	andeq	ip, r0, ip, lsr #31
    32ac:	andeq	pc, r0, ip, ror #1
    32b0:	andeq	lr, r0, ip, ror #31
    32b4:	andeq	lr, r0, r4, asr ip
    32b8:	andeq	lr, r0, r0, lsr pc
    32bc:	andeq	sp, r0, ip, asr #14
    32c0:	andeq	ip, r0, r4, lsl pc
    32c4:			; <UNDEFINED> instruction: 0x0000eab8
    32c8:	andeq	lr, r0, ip, lsl #21
    32cc:	ldrdeq	r0, [r0], -sp
    32d0:	andeq	lr, r0, ip, asr #21
    32d4:			; <UNDEFINED> instruction: 0x0000eab4
    32d8:	andeq	r0, r2, r8, asr #11
    32dc:	andeq	ip, r0, r0, lsr #28
    32e0:	strdeq	lr, [r0], -r0
    32e4:	muleq	r0, r8, r9
    32e8:	andeq	r0, r0, r6, ror #3
    32ec:	mov	r6, r7
    32f0:	ldr	r7, [sp, #72]	; 0x48
    32f4:	mov	r5, r4
    32f8:	ldr	r2, [sp, #104]	; 0x68
    32fc:	cmp	r2, #0
    3300:	beq	2a18 <ftello64@plt+0xa08>
    3304:	mov	r3, #0
    3308:	strb	r3, [r2, r6]
    330c:	ldr	r6, [sp, #104]	; 0x68
    3310:	ldr	r1, [pc, #-264]	; 3210 <ftello64@plt+0x1200>
    3314:	mov	r2, #3
    3318:	mov	r0, r6
    331c:	add	r1, pc, r1
    3320:	bl	1f98 <strncmp@plt>
    3324:	cmp	r0, #0
    3328:	bne	3388 <ftello64@plt+0x1378>
    332c:	adds	r4, r6, #3
    3330:	beq	3388 <ftello64@plt+0x1378>
    3334:	ldr	r3, [pc, #-296]	; 3214 <ftello64@plt+0x1204>
    3338:	add	r3, pc, r3
    333c:	ldr	r3, [r3, #84]	; 0x54
    3340:	cmp	r3, #0
    3344:	blt	33d0 <ftello64@plt+0x13c0>
    3348:	movne	r0, #1
    334c:	moveq	r0, #0
    3350:	cmp	r0, #0
    3354:	beq	33c4 <ftello64@plt+0x13b4>
    3358:	mov	r1, r4
    335c:	mov	r0, r6
    3360:	bl	3fbc <ftello64@plt+0x1fac>
    3364:	cmp	r0, #0
    3368:	beq	3388 <ftello64@plt+0x1378>
    336c:	mov	r0, r4
    3370:	bl	1b90 <strdup@plt>
    3374:	subs	r4, r0, #0
    3378:	beq	3a14 <ftello64@plt+0x1a04>
    337c:	mov	r0, r6
    3380:	bl	1b00 <free@plt>
    3384:	mov	r6, r4
    3388:	mov	r1, #61	; 0x3d
    338c:	mov	r0, r6
    3390:	bl	1dac <strchr@plt>
    3394:	mov	r2, #0
    3398:	subs	r1, r0, #0
    339c:	movne	r3, #0
    33a0:	strbne	r3, [r1]
    33a4:	mov	r0, r6
    33a8:	addne	r1, r1, #1
    33ac:	bl	a2b4 <ftello64@plt+0x82a4>
    33b0:	cmp	r0, #0
    33b4:	blt	35c8 <ftello64@plt+0x15b8>
    33b8:	mov	r0, r6
    33bc:	bl	1b00 <free@plt>
    33c0:	b	2814 <ftello64@plt+0x804>
    33c4:	mov	r0, r6
    33c8:	bl	1b00 <free@plt>
    33cc:	b	281c <ftello64@plt+0x80c>
    33d0:	bl	9c24 <ftello64@plt+0x7c14>
    33d4:	b	3350 <ftello64@plt+0x1340>
    33d8:	ldr	r0, [sp, #104]	; 0x68
    33dc:	ldr	fp, [sp, #40]	; 0x28
    33e0:	ldr	r7, [sp, #52]	; 0x34
    33e4:	ldr	r8, [sp, #56]	; 0x38
    33e8:	bl	1b00 <free@plt>
    33ec:	mov	r6, #0
    33f0:	mov	r0, r6
    33f4:	bl	1b00 <free@plt>
    33f8:	mov	r6, #0
    33fc:	mov	r0, r6
    3400:	bl	1b00 <free@plt>
    3404:	b	2a24 <ftello64@plt+0xa14>
    3408:	ldr	r0, [pc, #-504]	; 3218 <ftello64@plt+0x1208>
    340c:	add	r0, pc, r0
    3410:	bl	4bdc <ftello64@plt+0x2bcc>
    3414:	adds	r3, r0, #6
    3418:	movne	r3, #1
    341c:	ands	r3, r3, r0, lsr #31
    3420:	beq	35b4 <ftello64@plt+0x15a4>
    3424:	ldr	r3, [pc, #-528]	; 321c <ftello64@plt+0x120c>
    3428:	add	r3, pc, r3
    342c:	ldr	r3, [r3, #36]	; 0x24
    3430:	cmp	r3, #6
    3434:	ble	3470 <ftello64@plt+0x1460>
    3438:	ldr	r3, [pc, #-544]	; 3220 <ftello64@plt+0x1210>
    343c:	ldr	r2, [pc, #-544]	; 3224 <ftello64@plt+0x1214>
    3440:	add	r3, pc, r3
    3444:	add	r2, pc, r2
    3448:	add	r3, r3, #1872	; 0x750
    344c:	str	r2, [sp, #4]
    3450:	ldr	r2, [pc, #-560]	; 3228 <ftello64@plt+0x1218>
    3454:	add	r3, r3, #12
    3458:	mov	r1, r0
    345c:	str	r3, [sp]
    3460:	add	r2, pc, r2
    3464:	mov	r3, #30
    3468:	mov	r0, #7
    346c:	bl	9120 <ftello64@plt+0x7110>
    3470:	ldr	r0, [pc, #-588]	; 322c <ftello64@plt+0x121c>
    3474:	mov	r9, #0
    3478:	add	r0, pc, r0
    347c:	bl	4bdc <ftello64@plt+0x2bcc>
    3480:	cmp	r0, #0
    3484:	ble	37b4 <ftello64@plt+0x17a4>
    3488:	cmp	r9, #0
    348c:	movle	r9, #0
    3490:	movgt	r9, #1
    3494:	cmp	r9, #0
    3498:	ldreq	r3, [r4, #12]
    349c:	beq	2e84 <ftello64@plt+0xe74>
    34a0:	ldr	r3, [pc, #-632]	; 3230 <ftello64@plt+0x1220>
    34a4:	cmp	r5, #0
    34a8:	add	r3, pc, r3
    34ac:	ldr	r3, [r3, #36]	; 0x24
    34b0:	beq	376c <ftello64@plt+0x175c>
    34b4:	cmp	r3, #5
    34b8:	bgt	3820 <ftello64@plt+0x1810>
    34bc:	mov	r9, #0
    34c0:	b	2444 <ftello64@plt+0x434>
    34c4:	bl	1c20 <geteuid@plt>
    34c8:	cmp	r0, #0
    34cc:	beq	2e8c <ftello64@plt+0xe7c>
    34d0:	ldr	r3, [pc, #-676]	; 3234 <ftello64@plt+0x1224>
    34d4:	add	r3, pc, r3
    34d8:	ldr	r3, [r3, #36]	; 0x24
    34dc:	cmp	r3, #2
    34e0:	ble	39ec <ftello64@plt+0x19dc>
    34e4:	ldr	r3, [pc, #-692]	; 3238 <ftello64@plt+0x1228>
    34e8:	ldr	r2, [pc, #-692]	; 323c <ftello64@plt+0x122c>
    34ec:	add	r3, pc, r3
    34f0:	add	r2, pc, r2
    34f4:	str	r2, [sp, #4]
    34f8:	add	r3, r3, #1904	; 0x770
    34fc:	ldr	r2, [pc, #-708]	; 3240 <ftello64@plt+0x1230>
    3500:	add	r3, r3, #12
    3504:	str	r3, [sp]
    3508:	add	r2, pc, r2
    350c:	ldr	r3, [pc, #-720]	; 3244 <ftello64@plt+0x1234>
    3510:	mov	r1, #1073741825	; 0x40000001
    3514:	mov	r0, #3
    3518:	bl	9120 <ftello64@plt+0x7110>
    351c:	subs	r9, r0, #0
    3520:	blt	2444 <ftello64@plt+0x434>
    3524:	b	2e8c <ftello64@plt+0xe7c>
    3528:	ldr	r2, [r4]
    352c:	str	r5, [sp, #320]	; 0x140
    3530:	str	r2, [sp, #316]	; 0x13c
    3534:	add	r1, sp, #316	; 0x13c
    3538:	mov	r2, r5
    353c:	mov	r0, #1
    3540:	blx	r3
    3544:	mov	r9, r0
    3548:	b	2444 <ftello64@plt+0x434>
    354c:	mov	fp, #0
    3550:	b	28ec <ftello64@plt+0x8dc>
    3554:	mov	r6, r7
    3558:	ldr	r4, [sp, #68]	; 0x44
    355c:	ldr	r7, [sp, #72]	; 0x48
    3560:	ldrb	r1, [r5, #1]!
    3564:	cmp	r1, #0
    3568:	beq	3728 <ftello64@plt+0x1718>
    356c:	mov	r0, r4
    3570:	bl	1dac <strchr@plt>
    3574:	cmp	r0, #0
    3578:	bne	3560 <ftello64@plt+0x1550>
    357c:	b	32f8 <ftello64@plt+0x12e8>
    3580:	bl	1e54 <security_getenforce@plt>
    3584:	cmp	r0, #1
    3588:	movne	r4, #7
    358c:	moveq	r4, #3
    3590:	bl	1de8 <__errno_location@plt>
    3594:	ldr	r3, [pc, #-852]	; 3248 <ftello64@plt+0x1238>
    3598:	add	r3, pc, r3
    359c:	ldr	r3, [r3, #36]	; 0x24
    35a0:	cmp	r4, r3
    35a4:	mov	r1, r0
    35a8:	ble	3730 <ftello64@plt+0x1720>
    35ac:	bl	1e54 <security_getenforce@plt>
    35b0:	b	26a8 <ftello64@plt+0x698>
    35b4:	cmp	r0, #0
    35b8:	blt	3470 <ftello64@plt+0x1460>
    35bc:	movgt	r9, #1
    35c0:	movle	r9, #0
    35c4:	b	3494 <ftello64@plt+0x1484>
    35c8:	ldr	fp, [sp, #40]	; 0x28
    35cc:	ldr	r7, [sp, #52]	; 0x34
    35d0:	ldr	r8, [sp, #56]	; 0x38
    35d4:	b	33fc <ftello64@plt+0x13ec>
    35d8:	cmp	sl, #128	; 0x80
    35dc:	beq	2d60 <ftello64@plt+0xd50>
    35e0:	add	sl, sl, #16
    35e4:	b	2c7c <ftello64@plt+0xc6c>
    35e8:	ldr	r0, [pc, #-932]	; 324c <ftello64@plt+0x123c>
    35ec:	add	r0, pc, r0
    35f0:	bl	1cc8 <getenv@plt>
    35f4:	subs	r5, r0, #0
    35f8:	beq	3608 <ftello64@plt+0x15f8>
    35fc:	ldrb	r3, [r5]
    3600:	cmp	r3, #0
    3604:	bne	2f44 <ftello64@plt+0xf34>
    3608:	ldr	r3, [pc, #-960]	; 3250 <ftello64@plt+0x1240>
    360c:	mov	r5, #0
    3610:	add	r3, pc, r3
    3614:	ldr	r3, [r3, #36]	; 0x24
    3618:	cmp	r3, #6
    361c:	ble	2f94 <ftello64@plt+0xf84>
    3620:	ldr	r3, [pc, #-980]	; 3254 <ftello64@plt+0x1244>
    3624:	add	r3, pc, r3
    3628:	add	r3, r3, r5, lsl #2
    362c:	ldr	r9, [r3, #244]	; 0xf4
    3630:	ldr	r3, [pc, #-992]	; 3258 <ftello64@plt+0x1248>
    3634:	ldr	r2, [pc, #-992]	; 325c <ftello64@plt+0x124c>
    3638:	add	r3, pc, r3
    363c:	add	r2, pc, r2
    3640:	str	r2, [sp, #4]
    3644:	add	r3, r3, #1760	; 0x6e0
    3648:	ldr	r2, [pc, #-1008]	; 3260 <ftello64@plt+0x1250>
    364c:	add	r3, r3, #4
    3650:	str	r3, [sp]
    3654:	str	r9, [sp, #8]
    3658:	ldr	r3, [pc, #-1020]	; 3264 <ftello64@plt+0x1254>
    365c:	add	r2, pc, r2
    3660:	mov	r1, #0
    3664:	mov	r0, #7
    3668:	bl	9120 <ftello64@plt+0x7110>
    366c:	b	2f94 <ftello64@plt+0xf84>
    3670:	mov	r5, #17
    3674:	b	2f80 <ftello64@plt+0xf70>
    3678:	mov	r6, #0
    367c:	b	369c <ftello64@plt+0x168c>
    3680:	mov	r0, r4
    3684:	mov	r1, r5
    3688:	mov	r2, #10
    368c:	mov	r3, #0
    3690:	bl	10664 <ftello64@plt+0xe654>
    3694:	mov	r4, r0
    3698:	mov	r5, r1
    369c:	cmp	r5, #0
    36a0:	cmpeq	r4, #1
    36a4:	sxtb	r3, r6
    36a8:	add	r6, r6, #1
    36ac:	bhi	3680 <ftello64@plt+0x1670>
    36b0:	cmp	r3, #0
    36b4:	ble	2ce8 <ftello64@plt+0xcd8>
    36b8:	ldr	r2, [sp, #40]	; 0x28
    36bc:	cmp	r8, r2
    36c0:	bls	3944 <ftello64@plt+0x1934>
    36c4:	ldr	r0, [pc, #-1124]	; 3268 <ftello64@plt+0x1258>
    36c8:	add	r0, pc, r0
    36cc:	ldr	r2, [pc, #-1128]	; 326c <ftello64@plt+0x125c>
    36d0:	ldrd	r4, [sp, #56]	; 0x38
    36d4:	add	r2, pc, r2
    36d8:	add	r2, r2, #424	; 0x1a8
    36dc:	ldr	r1, [pc, #-1140]	; 3270 <ftello64@plt+0x1260>
    36e0:	ldr	r2, [sl, r2]
    36e4:	ldr	ip, [sp, #68]	; 0x44
    36e8:	add	r1, pc, r1
    36ec:	str	r3, [sp, #16]
    36f0:	str	r0, [sp, #4]
    36f4:	str	r2, [sp, #32]
    36f8:	str	r1, [sp]
    36fc:	str	fp, [sp, #24]
    3700:	str	ip, [sp, #28]
    3704:	strd	r4, [sp, #8]
    3708:	mvn	r3, #0
    370c:	mov	r2, #1
    3710:	mov	r1, r9
    3714:	mov	r0, r8
    3718:	bl	1fec <__snprintf_chk@plt>
    371c:	mov	r6, #0
    3720:	mov	r7, #0
    3724:	b	2d38 <ftello64@plt+0xd28>
    3728:	mov	r5, r1
    372c:	b	32f8 <ftello64@plt+0x12e8>
    3730:	ldr	r3, [pc, #-1220]	; 3274 <ftello64@plt+0x1264>
    3734:	ldr	r2, [pc, #-1220]	; 3278 <ftello64@plt+0x1268>
    3738:	add	r3, pc, r3
    373c:	add	r2, pc, r2
    3740:	str	r2, [sp, #4]
    3744:	add	r3, r3, #1824	; 0x720
    3748:	ldr	r2, [pc, #-1236]	; 327c <ftello64@plt+0x126c>
    374c:	add	r3, r3, #8
    3750:	str	r3, [sp]
    3754:	mov	r0, r4
    3758:	mov	r3, #77	; 0x4d
    375c:	ldr	r1, [r1]
    3760:	add	r2, pc, r2
    3764:	bl	9120 <ftello64@plt+0x7110>
    3768:	b	35ac <ftello64@plt+0x159c>
    376c:	cmp	r3, #5
    3770:	ble	34bc <ftello64@plt+0x14ac>
    3774:	ldr	r3, [pc, #-1276]	; 3280 <ftello64@plt+0x1270>
    3778:	ldr	r2, [pc, #-1276]	; 3284 <ftello64@plt+0x1274>
    377c:	add	r3, pc, r3
    3780:	add	r2, pc, r2
    3784:	str	r2, [sp, #4]
    3788:	add	r3, r3, #1856	; 0x740
    378c:	ldr	r2, [pc, #-1292]	; 3288 <ftello64@plt+0x1278>
    3790:	add	r3, r3, #12
    3794:	str	r3, [sp]
    3798:	add	r2, pc, r2
    379c:	mov	r3, #108	; 0x6c
    37a0:	mov	r1, r5
    37a4:	mov	r0, #6
    37a8:	mov	r9, r5
    37ac:	bl	9120 <ftello64@plt+0x7110>
    37b0:	b	2444 <ftello64@plt+0x434>
    37b4:	ldr	r2, [pc, #-1328]	; 328c <ftello64@plt+0x127c>
    37b8:	str	r9, [sp]
    37bc:	add	r3, sp, #104	; 0x68
    37c0:	add	r2, pc, r2
    37c4:	mvn	r1, #99	; 0x63
    37c8:	mov	r0, #3
    37cc:	bl	1c2c <__fxstatat64@plt>
    37d0:	cmp	r0, r9
    37d4:	blt	3890 <ftello64@plt+0x1880>
    37d8:	ldr	r2, [pc, #-1360]	; 3290 <ftello64@plt+0x1280>
    37dc:	str	r9, [sp]
    37e0:	add	r3, sp, #208	; 0xd0
    37e4:	add	r2, pc, r2
    37e8:	mvn	r1, #99	; 0x63
    37ec:	mov	r0, #3
    37f0:	bl	1c2c <__fxstatat64@plt>
    37f4:	cmp	r0, #0
    37f8:	blt	3890 <ftello64@plt+0x1880>
    37fc:	ldrd	r2, [sp, #208]	; 0xd0
    3800:	ldrd	r0, [sp, #104]	; 0x68
    3804:	cmp	r1, r3
    3808:	cmpeq	r0, r2
    380c:	beq	39f4 <ftello64@plt+0x19e4>
    3810:	mov	r9, #0
    3814:	clz	r9, r9
    3818:	lsr	r9, r9, #5
    381c:	b	3488 <ftello64@plt+0x1478>
    3820:	ldr	r3, [pc, #-1428]	; 3294 <ftello64@plt+0x1284>
    3824:	ldr	r2, [pc, #-1428]	; 3298 <ftello64@plt+0x1288>
    3828:	add	r3, pc, r3
    382c:	add	r2, pc, r2
    3830:	str	r2, [sp, #4]
    3834:	add	r3, r3, #1856	; 0x740
    3838:	ldr	r2, [pc, #-1444]	; 329c <ftello64@plt+0x128c>
    383c:	add	r3, r3, #12
    3840:	str	r3, [sp]
    3844:	str	r5, [sp, #8]
    3848:	mov	r3, #106	; 0x6a
    384c:	add	r2, pc, r2
    3850:	mov	r1, #0
    3854:	mov	r0, #6
    3858:	bl	9120 <ftello64@plt+0x7110>
    385c:	mov	r9, #0
    3860:	b	2444 <ftello64@plt+0x434>
    3864:	ldr	r2, [pc, #-1484]	; 32a0 <ftello64@plt+0x1290>
    3868:	ldr	r1, [sp, #40]	; 0x28
    386c:	add	r2, pc, r2
    3870:	add	r3, r1, r3
    3874:	ldr	r2, [r2, #36]	; 0x24
    3878:	ldr	r5, [r3, #208]	; 0xd0
    387c:	cmp	r2, #6
    3880:	ble	2f94 <ftello64@plt+0xf84>
    3884:	cmp	r5, #20
    3888:	bhi	3630 <ftello64@plt+0x1620>
    388c:	b	3620 <ftello64@plt+0x1610>
    3890:	bl	1de8 <__errno_location@plt>
    3894:	ldr	r9, [r0]
    3898:	rsb	r9, r9, #0
    389c:	cmp	r9, #0
    38a0:	bge	3814 <ftello64@plt+0x1804>
    38a4:	ldr	r3, [pc, #-1544]	; 32a4 <ftello64@plt+0x1294>
    38a8:	add	r3, pc, r3
    38ac:	ldr	r3, [r3, #36]	; 0x24
    38b0:	cmp	r3, #6
    38b4:	ble	3488 <ftello64@plt+0x1478>
    38b8:	ldr	r3, [pc, #-1560]	; 32a8 <ftello64@plt+0x1298>
    38bc:	ldr	r2, [pc, #-1560]	; 32ac <ftello64@plt+0x129c>
    38c0:	add	r3, pc, r3
    38c4:	add	r2, pc, r2
    38c8:	str	r2, [sp, #4]
    38cc:	add	r3, r3, #1872	; 0x750
    38d0:	ldr	r2, [pc, #-1576]	; 32b0 <ftello64@plt+0x12a0>
    38d4:	add	r3, r3, #12
    38d8:	str	r3, [sp]
    38dc:	add	r2, pc, r2
    38e0:	mov	r3, #44	; 0x2c
    38e4:	mov	r1, r9
    38e8:	mov	r0, #7
    38ec:	bl	9120 <ftello64@plt+0x7110>
    38f0:	b	3488 <ftello64@plt+0x1478>
    38f4:	ldr	r1, [pc, #-1608]	; 32b4 <ftello64@plt+0x12a4>
    38f8:	add	r3, sp, #316	; 0x13c
    38fc:	mov	r0, r3
    3900:	mov	r2, #63	; 0x3f
    3904:	add	r1, pc, r1
    3908:	str	r3, [sp, #40]	; 0x28
    390c:	bl	1e24 <strncpy@plt>
    3910:	mov	r3, #0
    3914:	strb	r3, [sp, #379]	; 0x17b
    3918:	b	2d78 <ftello64@plt+0xd68>
    391c:	ldr	r1, [pc, #-1644]	; 32b8 <ftello64@plt+0x12a8>
    3920:	add	r3, sp, #316	; 0x13c
    3924:	mov	r0, r3
    3928:	mov	r2, #63	; 0x3f
    392c:	add	r1, pc, r1
    3930:	str	r3, [sp, #40]	; 0x28
    3934:	bl	1e24 <strncpy@plt>
    3938:	mov	r3, #0
    393c:	strb	r3, [sp, #379]	; 0x17b
    3940:	b	2d78 <ftello64@plt+0xd68>
    3944:	ldr	r0, [pc, #-1680]	; 32bc <ftello64@plt+0x12ac>
    3948:	add	r0, pc, r0
    394c:	b	36cc <ftello64@plt+0x16bc>
    3950:	ldr	r3, [pc, #-1688]	; 32c0 <ftello64@plt+0x12b0>
    3954:	ldr	r2, [pc, #-1688]	; 32c4 <ftello64@plt+0x12b4>
    3958:	add	r3, pc, r3
    395c:	add	r2, pc, r2
    3960:	str	r2, [sp, #4]
    3964:	add	r3, r3, #1760	; 0x6e0
    3968:	ldr	r2, [pc, #-1704]	; 32c8 <ftello64@plt+0x12b8>
    396c:	add	r3, r3, #4
    3970:	str	r3, [sp]
    3974:	add	r2, pc, r2
    3978:	ldr	r3, [pc, #-1716]	; 32cc <ftello64@plt+0x12bc>
    397c:	mov	r0, #7
    3980:	bl	9120 <ftello64@plt+0x7110>
    3984:	mov	r5, r0
    3988:	b	29e8 <ftello64@plt+0x9d8>
    398c:	mov	r0, r5
    3990:	bl	2098 <ftello64@plt+0x88>
    3994:	subs	r1, r0, #0
    3998:	bgt	2f40 <ftello64@plt+0xf30>
    399c:	bne	3a30 <ftello64@plt+0x1a20>
    39a0:	ldr	r0, [pc, #-1752]	; 32d0 <ftello64@plt+0x12c0>
    39a4:	mov	r1, r5
    39a8:	add	r0, pc, r0
    39ac:	bl	cddc <ftello64@plt+0xadcc>
    39b0:	cmp	r0, #0
    39b4:	blt	3a24 <ftello64@plt+0x1a14>
    39b8:	mov	r1, #40	; 0x28
    39bc:	ldr	r0, [sp, #208]	; 0xd0
    39c0:	bl	1ee4 <strrchr@plt>
    39c4:	cmp	r0, #0
    39c8:	beq	2ecc <ftello64@plt+0xebc>
    39cc:	ldr	r1, [pc, #-1792]	; 32d4 <ftello64@plt+0x12c4>
    39d0:	add	r1, pc, r1
    39d4:	bl	2060 <ftello64@plt+0x50>
    39d8:	cmp	r0, #0
    39dc:	beq	2f7c <ftello64@plt+0xf6c>
    39e0:	mov	r5, #0
    39e4:	b	2f80 <ftello64@plt+0xf70>
    39e8:	bl	1b9c <__stack_chk_fail@plt>
    39ec:	mvn	r9, #0
    39f0:	b	2444 <ftello64@plt+0x434>
    39f4:	add	r3, sp, #304	; 0x130
    39f8:	ldrd	r0, [sp, #200]	; 0xc8
    39fc:	ldrd	r2, [r3]
    3a00:	cmp	r1, r3
    3a04:	cmpeq	r0, r2
    3a08:	moveq	r9, #1
    3a0c:	bne	3810 <ftello64@plt+0x1800>
    3a10:	b	3814 <ftello64@plt+0x1804>
    3a14:	ldr	fp, [sp, #40]	; 0x28
    3a18:	ldr	r7, [sp, #52]	; 0x34
    3a1c:	ldr	r8, [sp, #56]	; 0x38
    3a20:	b	33f0 <ftello64@plt+0x13e0>
    3a24:	cmn	r0, #2
    3a28:	bne	2ecc <ftello64@plt+0xebc>
    3a2c:	b	39e0 <ftello64@plt+0x19d0>
    3a30:	ldr	r3, [pc, #-1888]	; 32d8 <ftello64@plt+0x12c8>
    3a34:	add	r3, pc, r3
    3a38:	ldr	r3, [r3, #36]	; 0x24
    3a3c:	cmp	r3, #6
    3a40:	ble	39a0 <ftello64@plt+0x1990>
    3a44:	ldr	r3, [pc, #-1904]	; 32dc <ftello64@plt+0x12cc>
    3a48:	ldr	r2, [pc, #-1904]	; 32e0 <ftello64@plt+0x12d0>
    3a4c:	add	r3, pc, r3
    3a50:	add	r2, pc, r2
    3a54:	str	r2, [sp, #4]
    3a58:	add	r3, r3, #1760	; 0x6e0
    3a5c:	ldr	r2, [pc, #-1920]	; 32e4 <ftello64@plt+0x12d4>
    3a60:	add	r3, r3, #4
    3a64:	str	r3, [sp]
    3a68:	add	r2, pc, r2
    3a6c:	ldr	r3, [pc, #-1932]	; 32e8 <ftello64@plt+0x12d8>
    3a70:	mov	r0, #7
    3a74:	bl	9120 <ftello64@plt+0x7110>
    3a78:	b	39a0 <ftello64@plt+0x1990>
    3a7c:	mov	fp, #0
    3a80:	mov	lr, #0
    3a84:	pop	{r1}		; (ldr r1, [sp], #4)
    3a88:	mov	r2, sp
    3a8c:	push	{r2}		; (str r2, [sp, #-4]!)
    3a90:	push	{r0}		; (str r0, [sp, #-4]!)
    3a94:	ldr	sl, [pc, #40]	; 3ac4 <ftello64@plt+0x1ab4>
    3a98:	add	r3, pc, #36	; 0x24
    3a9c:	add	sl, sl, r3
    3aa0:	ldr	ip, [pc, #32]	; 3ac8 <ftello64@plt+0x1ab8>
    3aa4:	ldr	ip, [sl, ip]
    3aa8:	push	{ip}		; (str ip, [sp, #-4]!)
    3aac:	ldr	r3, [pc, #24]	; 3acc <ftello64@plt+0x1abc>
    3ab0:	ldr	r3, [sl, r3]
    3ab4:	ldr	r0, [pc, #20]	; 3ad0 <ftello64@plt+0x1ac0>
    3ab8:	ldr	r0, [sl, r0]
    3abc:	bl	1cf8 <__libc_start_main@plt>
    3ac0:	bl	1fb0 <abort@plt>
    3ac4:	andeq	r0, r2, ip, ror #5
    3ac8:	andeq	r0, r0, ip, lsl #4
    3acc:	andeq	r0, r0, r0, lsr r2
    3ad0:	andeq	r0, r0, ip, lsr r2
    3ad4:	ldr	r3, [pc, #20]	; 3af0 <ftello64@plt+0x1ae0>
    3ad8:	ldr	r2, [pc, #20]	; 3af4 <ftello64@plt+0x1ae4>
    3adc:	add	r3, pc, r3
    3ae0:	ldr	r2, [r3, r2]
    3ae4:	cmp	r2, #0
    3ae8:	bxeq	lr
    3aec:	b	1d28 <__gmon_start__@plt>
    3af0:	andeq	r0, r2, ip, asr #5
    3af4:	andeq	r0, r0, r8, lsr #4
    3af8:	ldr	r0, [pc, #44]	; 3b2c <ftello64@plt+0x1b1c>
    3afc:	ldr	r3, [pc, #44]	; 3b30 <ftello64@plt+0x1b20>
    3b00:	add	r0, pc, r0
    3b04:	add	r3, pc, r3
    3b08:	cmp	r3, r0
    3b0c:	ldr	r3, [pc, #32]	; 3b34 <ftello64@plt+0x1b24>
    3b10:	add	r3, pc, r3
    3b14:	bxeq	lr
    3b18:	ldr	r2, [pc, #24]	; 3b38 <ftello64@plt+0x1b28>
    3b1c:	ldr	r3, [r3, r2]
    3b20:	cmp	r3, #0
    3b24:	bxeq	lr
    3b28:	bx	r3
    3b2c:	andeq	r0, r2, r8, asr #11
    3b30:	andeq	r0, r2, r4, asr #11
    3b34:	muleq	r2, r8, r2
    3b38:	andeq	r0, r0, r4, lsl r2
    3b3c:	ldr	r0, [pc, #56]	; 3b7c <ftello64@plt+0x1b6c>
    3b40:	ldr	r3, [pc, #56]	; 3b80 <ftello64@plt+0x1b70>
    3b44:	add	r0, pc, r0
    3b48:	add	r3, pc, r3
    3b4c:	sub	r1, r3, r0
    3b50:	ldr	r3, [pc, #44]	; 3b84 <ftello64@plt+0x1b74>
    3b54:	asr	r1, r1, #2
    3b58:	add	r3, pc, r3
    3b5c:	add	r1, r1, r1, lsr #31
    3b60:	asrs	r1, r1, #1
    3b64:	bxeq	lr
    3b68:	ldr	r2, [pc, #24]	; 3b88 <ftello64@plt+0x1b78>
    3b6c:	ldr	r3, [r3, r2]
    3b70:	cmp	r3, #0
    3b74:	bxeq	lr
    3b78:	bx	r3
    3b7c:	andeq	r0, r2, r4, lsl #11
    3b80:	andeq	r0, r2, r0, lsl #11
    3b84:	andeq	r0, r2, r0, asr r2
    3b88:	andeq	r0, r0, r4, asr #4
    3b8c:	ldr	r3, [pc, #76]	; 3be0 <ftello64@plt+0x1bd0>
    3b90:	ldr	r2, [pc, #76]	; 3be4 <ftello64@plt+0x1bd4>
    3b94:	add	r3, pc, r3
    3b98:	add	r2, pc, r2
    3b9c:	ldrb	r3, [r3]
    3ba0:	cmp	r3, #0
    3ba4:	bxne	lr
    3ba8:	ldr	r3, [pc, #56]	; 3be8 <ftello64@plt+0x1bd8>
    3bac:	push	{r4, lr}
    3bb0:	ldr	r3, [r2, r3]
    3bb4:	cmp	r3, #0
    3bb8:	beq	3bc8 <ftello64@plt+0x1bb8>
    3bbc:	ldr	r3, [pc, #40]	; 3bec <ftello64@plt+0x1bdc>
    3bc0:	ldr	r0, [pc, r3]
    3bc4:	bl	1a88 <__cxa_finalize@plt>
    3bc8:	bl	3af8 <ftello64@plt+0x1ae8>
    3bcc:	ldr	r3, [pc, #28]	; 3bf0 <ftello64@plt+0x1be0>
    3bd0:	mov	r2, #1
    3bd4:	add	r3, pc, r3
    3bd8:	strb	r2, [r3]
    3bdc:	pop	{r4, pc}
    3be0:	andeq	r0, r2, r4, lsr r5
    3be4:	andeq	r0, r2, r0, lsl r2
    3be8:	andeq	r0, r0, r0, lsl r2
    3bec:	andeq	r0, r2, r8, lsr r4
    3bf0:	strdeq	r0, [r2], -r4
    3bf4:	b	3b3c <ftello64@plt+0x1b2c>
    3bf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    3bfc:	mov	r4, r1
    3c00:	ldrb	r3, [r1, #8]
    3c04:	mov	r5, r0
    3c08:	cmp	r3, #0
    3c0c:	beq	3c48 <ftello64@plt+0x1c38>
    3c10:	mov	r6, #0
    3c14:	mov	r7, #0
    3c18:	ldr	r3, [r4, #4]
    3c1c:	mov	r0, r5
    3c20:	add	r3, r3, r6, lsl #3
    3c24:	adds	r6, r6, #1
    3c28:	ldr	r1, [r3, #4]
    3c2c:	adc	r7, r7, #0
    3c30:	bl	3bf8 <ftello64@plt+0x1be8>
    3c34:	ldrb	r2, [r4, #8]
    3c38:	mov	r3, #0
    3c3c:	cmp	r7, r3
    3c40:	cmpeq	r6, r2
    3c44:	bcc	3c18 <ftello64@plt+0x1c08>
    3c48:	ldrd	r2, [r5, #8]
    3c4c:	adds	r0, r2, #24
    3c50:	adc	r1, r3, #0
    3c54:	strd	r0, [r5, #8]
    3c58:	ldrb	r1, [r4, #8]
    3c5c:	cmp	r1, #0
    3c60:	beq	3c9c <ftello64@plt+0x1c8c>
    3c64:	adds	r8, r2, #40	; 0x28
    3c68:	adc	r9, r3, #0
    3c6c:	mov	r0, #0
    3c70:	mov	r1, #0
    3c74:	strd	r8, [r5, #8]
    3c78:	adds	r0, r0, #1
    3c7c:	ldrb	r6, [r4, #8]
    3c80:	adc	r1, r1, #0
    3c84:	mov	r7, #0
    3c88:	adds	r8, r8, #16
    3c8c:	adc	r9, r9, #0
    3c90:	cmp	r1, r7
    3c94:	cmpeq	r0, r6
    3c98:	bcc	3c74 <ftello64@plt+0x1c64>
    3c9c:	ldr	r3, [r4, #16]
    3ca0:	cmp	r3, #0
    3ca4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    3ca8:	ldrd	r0, [r5, #8]
    3cac:	mov	r6, #0
    3cb0:	mov	r7, #0
    3cb4:	adds	r8, r0, #32
    3cb8:	adc	r9, r1, #0
    3cbc:	adds	r6, r6, #1
    3cc0:	strd	r8, [r5, #8]
    3cc4:	adc	r7, r7, #0
    3cc8:	ldr	r2, [r4, #16]
    3ccc:	adds	r8, r8, #32
    3cd0:	mov	r3, #0
    3cd4:	adc	r9, r9, #0
    3cd8:	cmp	r7, r3
    3cdc:	cmpeq	r6, r2
    3ce0:	bcc	3cbc <ftello64@plt+0x1cac>
    3ce4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    3ce8:	ldrb	r2, [r0]
    3cec:	ldrb	r3, [r1]
    3cf0:	cmp	r2, r3
    3cf4:	bcc	3d04 <ftello64@plt+0x1cf4>
    3cf8:	movhi	r0, #1
    3cfc:	movls	r0, #0
    3d00:	bx	lr
    3d04:	mvn	r0, #0
    3d08:	bx	lr
    3d0c:	sub	r3, r0, #48	; 0x30
    3d10:	uxtb	r2, r3
    3d14:	cmp	r2, #9
    3d18:	bls	3d44 <ftello64@plt+0x1d34>
    3d1c:	sub	r3, r0, #97	; 0x61
    3d20:	cmp	r3, #5
    3d24:	bls	3d3c <ftello64@plt+0x1d2c>
    3d28:	sub	r3, r0, #65	; 0x41
    3d2c:	cmp	r3, #5
    3d30:	subls	r0, r0, #55	; 0x37
    3d34:	mvnhi	r0, #21
    3d38:	bx	lr
    3d3c:	sub	r0, r0, #87	; 0x57
    3d40:	bx	lr
    3d44:	mov	r0, r3
    3d48:	bx	lr
    3d4c:	ldr	r3, [pc, #12]	; 3d60 <ftello64@plt+0x1d50>
    3d50:	mov	r2, #0
    3d54:	add	r3, pc, r3
    3d58:	str	r2, [r3]
    3d5c:	bx	lr
    3d60:	andeq	r0, r2, r8, ror r3
    3d64:	cmp	r0, #0
    3d68:	bxeq	lr
    3d6c:	ldrb	r3, [r0]
    3d70:	cmp	r3, #46	; 0x2e
    3d74:	beq	3d80 <ftello64@plt+0x1d70>
    3d78:	mov	r0, #0
    3d7c:	bx	lr
    3d80:	ldrb	r3, [r0, #1]
    3d84:	cmp	r3, #0
    3d88:	beq	3da4 <ftello64@plt+0x1d94>
    3d8c:	cmp	r3, #46	; 0x2e
    3d90:	bne	3d78 <ftello64@plt+0x1d68>
    3d94:	ldrb	r0, [r0, #2]
    3d98:	clz	r0, r0
    3d9c:	lsr	r0, r0, #5
    3da0:	bx	lr
    3da4:	mov	r0, #1
    3da8:	bx	lr
    3dac:	cmp	r0, r1
    3db0:	bcc	3dc0 <ftello64@plt+0x1db0>
    3db4:	movhi	r0, #1
    3db8:	movls	r0, #0
    3dbc:	bx	lr
    3dc0:	mvn	r0, #0
    3dc4:	bx	lr
    3dc8:	push	{r4, r5, r6, r7, r8, lr}
    3dcc:	ldr	r0, [r0, #112]	; 0x70
    3dd0:	ldrb	r8, [r1, #8]
    3dd4:	ldrb	ip, [r0, #33]	; 0x21
    3dd8:	ldrb	r3, [r0, #41]	; 0x29
    3ddc:	ldrb	r6, [r0, #32]
    3de0:	ldrb	r5, [r0, #40]	; 0x28
    3de4:	ldrb	r4, [r0, #34]	; 0x22
    3de8:	ldrb	lr, [r0, #42]	; 0x2a
    3dec:	orr	r6, r6, ip, lsl #8
    3df0:	orr	r5, r5, r3, lsl #8
    3df4:	ldrb	ip, [r0, #35]	; 0x23
    3df8:	ldrb	r3, [r0, #43]	; 0x2b
    3dfc:	orr	r6, r6, r4, lsl #16
    3e00:	orr	r5, r5, lr, lsl #16
    3e04:	orr	r6, r6, ip, lsl #24
    3e08:	orr	r5, r5, r3, lsl #24
    3e0c:	mov	r4, #0
    3e10:	cmp	r8, r4
    3e14:	bls	3e68 <ftello64@plt+0x1e58>
    3e18:	add	lr, r8, r4
    3e1c:	lsr	lr, lr, #1
    3e20:	mla	r3, lr, r5, r6
    3e24:	add	r7, r1, r3
    3e28:	ldrb	ip, [r1, r3]
    3e2c:	subs	ip, r2, ip
    3e30:	movpl	r3, lr
    3e34:	movpl	lr, r8
    3e38:	bmi	3e58 <ftello64@plt+0x1e48>
    3e3c:	b	3e70 <ftello64@plt+0x1e60>
    3e40:	mla	ip, r3, r5, r6
    3e44:	add	r7, r1, ip
    3e48:	ldrb	ip, [r1, ip]
    3e4c:	subs	ip, r2, ip
    3e50:	bpl	3e70 <ftello64@plt+0x1e60>
    3e54:	mov	lr, r3
    3e58:	add	r3, r4, lr
    3e5c:	cmp	r4, lr
    3e60:	lsr	r3, r3, #1
    3e64:	bcc	3e40 <ftello64@plt+0x1e30>
    3e68:	mov	r0, #0
    3e6c:	pop	{r4, r5, r6, r7, r8, pc}
    3e70:	cmp	ip, #0
    3e74:	addne	r4, r3, #1
    3e78:	movne	r8, lr
    3e7c:	bne	3e10 <ftello64@plt+0x1e00>
    3e80:	ldrb	ip, [r7, #9]
    3e84:	ldrb	r3, [r7, #8]
    3e88:	ldrb	r1, [r7, #10]
    3e8c:	ldrb	r2, [r7, #11]
    3e90:	orr	r3, r3, ip, lsl #8
    3e94:	orr	r3, r3, r1, lsl #16
    3e98:	orr	r3, r3, r2, lsl #24
    3e9c:	add	r0, r0, r3
    3ea0:	pop	{r4, r5, r6, r7, r8, pc}
    3ea4:	push	{r4, r5, r6, lr}
    3ea8:	subs	r5, r0, #0
    3eac:	popeq	{r4, r5, r6, pc}
    3eb0:	ldr	r0, [r5]
    3eb4:	cmp	r0, #0
    3eb8:	beq	3ed0 <ftello64@plt+0x1ec0>
    3ebc:	mov	r4, r5
    3ec0:	bl	1b00 <free@plt>
    3ec4:	ldr	r0, [r4, #4]!
    3ec8:	cmp	r0, #0
    3ecc:	bne	3ec0 <ftello64@plt+0x1eb0>
    3ed0:	mov	r3, #0
    3ed4:	str	r3, [r5]
    3ed8:	pop	{r4, r5, r6, pc}
    3edc:	push	{r4, lr}
    3ee0:	mov	r4, r0
    3ee4:	bl	3ea4 <ftello64@plt+0x1e94>
    3ee8:	mov	r0, r4
    3eec:	bl	1b00 <free@plt>
    3ef0:	mov	r0, #0
    3ef4:	pop	{r4, pc}
    3ef8:	push	{r4, r5, r6, lr}
    3efc:	mov	r5, r0
    3f00:	ldrb	r3, [r0, #12]
    3f04:	cmp	r3, #0
    3f08:	beq	3f30 <ftello64@plt+0x1f20>
    3f0c:	mov	r4, #0
    3f10:	ldr	r3, [r5, #8]
    3f14:	add	r3, r3, r4, lsl #3
    3f18:	add	r4, r4, #1
    3f1c:	ldr	r0, [r3, #4]
    3f20:	bl	3ef8 <ftello64@plt+0x1ee8>
    3f24:	ldrb	r3, [r5, #12]
    3f28:	cmp	r3, r4
    3f2c:	bhi	3f10 <ftello64@plt+0x1f00>
    3f30:	ldr	r0, [r5, #8]
    3f34:	bl	1b00 <free@plt>
    3f38:	mov	r0, r5
    3f3c:	bl	1b00 <free@plt>
    3f40:	mov	r0, #0
    3f44:	pop	{r4, r5, r6, pc}
    3f48:	push	{r4, r5, r6, lr}
    3f4c:	subs	r4, r0, #0
    3f50:	popeq	{r4, r5, r6, pc}
    3f54:	ldrb	r3, [r4, #8]
    3f58:	cmp	r3, #0
    3f5c:	beq	3f84 <ftello64@plt+0x1f74>
    3f60:	mov	r5, #0
    3f64:	ldr	r3, [r4, #4]
    3f68:	add	r3, r3, r5, lsl #3
    3f6c:	add	r5, r5, #1
    3f70:	ldr	r0, [r3, #4]
    3f74:	bl	3f48 <ftello64@plt+0x1f38>
    3f78:	ldrb	r3, [r4, #8]
    3f7c:	cmp	r3, r5
    3f80:	bhi	3f64 <ftello64@plt+0x1f54>
    3f84:	ldr	r0, [r4, #4]
    3f88:	bl	1b00 <free@plt>
    3f8c:	ldr	r0, [r4, #12]
    3f90:	bl	1b00 <free@plt>
    3f94:	mov	r0, r4
    3f98:	pop	{r4, r5, r6, lr}
    3f9c:	b	1b00 <free@plt>
    3fa0:	ldr	r3, [r2, #4]
    3fa4:	ldr	r1, [r1]
    3fa8:	ldr	r0, [r0]
    3fac:	ldr	r3, [r3]
    3fb0:	add	r1, r3, r1
    3fb4:	add	r0, r3, r0
    3fb8:	b	1a7c <strcmp@plt>
    3fbc:	adds	r2, r0, #0
    3fc0:	movne	r2, #1
    3fc4:	adds	r3, r1, #0
    3fc8:	movne	r3, #1
    3fcc:	tst	r2, r3
    3fd0:	bne	3ffc <ftello64@plt+0x1fec>
    3fd4:	cmp	r0, #0
    3fd8:	movne	r3, #0
    3fdc:	cmp	r3, #0
    3fe0:	bne	4000 <ftello64@plt+0x1ff0>
    3fe4:	cmp	r1, #0
    3fe8:	push	{lr}		; (str lr, [sp, #-4]!)
    3fec:	moveq	r0, r2
    3ff0:	mov	lr, r1
    3ff4:	movne	r0, #0
    3ff8:	pop	{pc}		; (ldr pc, [sp], #4)
    3ffc:	b	1a7c <strcmp@plt>
    4000:	mvn	r0, #0
    4004:	bx	lr
    4008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    400c:	sub	sp, sp, #124	; 0x7c
    4010:	ldr	r5, [pc, #544]	; 4238 <ftello64@plt+0x2228>
    4014:	tst	r2, #1073741824	; 0x40000000
    4018:	add	r5, pc, r5
    401c:	ldr	r4, [sp, #164]	; 0xa4
    4020:	movne	lr, #0
    4024:	bne	4034 <ftello64@plt+0x2024>
    4028:	cmp	r2, #0
    402c:	rsblt	r2, r2, #0
    4030:	uxtb	lr, r2
    4034:	asr	r9, r1, #3
    4038:	cmp	r3, #0
    403c:	and	r9, r9, #127	; 0x7f
    4040:	and	r1, r1, #7
    4044:	beq	4200 <ftello64@plt+0x21f0>
    4048:	ldrb	r2, [r3]
    404c:	cmp	r2, #0
    4050:	beq	4180 <ftello64@plt+0x2170>
    4054:	ldr	sl, [pc, #480]	; 423c <ftello64@plt+0x222c>
    4058:	ldr	ip, [pc, #480]	; 4240 <ftello64@plt+0x2230>
    405c:	add	sl, pc, sl
    4060:	add	ip, pc, ip
    4064:	ldr	r2, [sp, #160]	; 0xa0
    4068:	cmp	r2, #0
    406c:	beq	419c <ftello64@plt+0x218c>
    4070:	mov	r2, #1
    4074:	str	r2, [sp, #112]	; 0x70
    4078:	ldr	r2, [pc, #452]	; 4244 <ftello64@plt+0x2234>
    407c:	ldr	r7, [pc, #452]	; 4248 <ftello64@plt+0x2238>
    4080:	add	r2, pc, r2
    4084:	cmp	r4, #0
    4088:	add	r7, pc, r7
    408c:	str	r2, [sp, #100]	; 0x64
    4090:	beq	41b8 <ftello64@plt+0x21a8>
    4094:	ldrb	r2, [r4]
    4098:	cmp	r2, #0
    409c:	beq	41ec <ftello64@plt+0x21dc>
    40a0:	ldr	r2, [pc, #420]	; 424c <ftello64@plt+0x223c>
    40a4:	add	r2, pc, r2
    40a8:	str	r2, [sp, #108]	; 0x6c
    40ac:	ldr	r2, [pc, #412]	; 4250 <ftello64@plt+0x2240>
    40b0:	add	r2, pc, r2
    40b4:	str	r2, [sp, #104]	; 0x68
    40b8:	cmp	lr, #0
    40bc:	bne	41d0 <ftello64@plt+0x21c0>
    40c0:	ldr	r6, [pc, #396]	; 4254 <ftello64@plt+0x2244>
    40c4:	str	lr, [sp, #116]	; 0x74
    40c8:	add	r6, pc, r6
    40cc:	mov	r8, r6
    40d0:	ldr	fp, [pc, #384]	; 4258 <ftello64@plt+0x2248>
    40d4:	ldr	r2, [pc, #384]	; 425c <ftello64@plt+0x224c>
    40d8:	ldr	fp, [r5, fp]
    40dc:	str	ip, [sp, #20]
    40e0:	ldr	ip, [pc, #376]	; 4260 <ftello64@plt+0x2250>
    40e4:	ldr	fp, [fp]
    40e8:	str	lr, [sp, #60]	; 0x3c
    40ec:	ldr	lr, [sp, #116]	; 0x74
    40f0:	add	r2, pc, r2
    40f4:	str	lr, [sp, #56]	; 0x38
    40f8:	ldr	lr, [sp, #104]	; 0x68
    40fc:	add	ip, pc, ip
    4100:	str	lr, [sp, #48]	; 0x30
    4104:	ldr	lr, [sp, #108]	; 0x6c
    4108:	str	r3, [sp, #16]
    410c:	str	lr, [sp, #40]	; 0x28
    4110:	ldr	lr, [sp, #100]	; 0x64
    4114:	stmib	sp, {r1, r9, sl}
    4118:	mvn	r3, #0
    411c:	str	lr, [sp, #36]	; 0x24
    4120:	ldr	lr, [sp, #160]	; 0xa0
    4124:	str	r2, [sp]
    4128:	str	lr, [sp, #32]
    412c:	ldr	lr, [sp, #112]	; 0x70
    4130:	mov	r2, #1
    4134:	mov	r1, #2048	; 0x800
    4138:	str	fp, [sp, #92]	; 0x5c
    413c:	str	r8, [sp, #64]	; 0x40
    4140:	str	r6, [sp, #52]	; 0x34
    4144:	str	r4, [sp, #44]	; 0x2c
    4148:	str	lr, [sp, #28]
    414c:	str	r7, [sp, #24]
    4150:	str	ip, [sp, #88]	; 0x58
    4154:	str	ip, [sp, #84]	; 0x54
    4158:	str	ip, [sp, #80]	; 0x50
    415c:	str	ip, [sp, #76]	; 0x4c
    4160:	str	ip, [sp, #72]	; 0x48
    4164:	str	ip, [sp, #68]	; 0x44
    4168:	bl	1fec <__snprintf_chk@plt>
    416c:	cmp	r0, #2048	; 0x800
    4170:	bcs	4214 <ftello64@plt+0x2204>
    4174:	mov	r0, #0
    4178:	add	sp, sp, #124	; 0x7c
    417c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4180:	ldr	r3, [pc, #220]	; 4264 <ftello64@plt+0x2254>
    4184:	ldr	r2, [sp, #160]	; 0xa0
    4188:	add	r3, pc, r3
    418c:	cmp	r2, #0
    4190:	mov	sl, r3
    4194:	mov	ip, r3
    4198:	bne	4070 <ftello64@plt+0x2060>
    419c:	ldr	r7, [pc, #196]	; 4268 <ftello64@plt+0x2258>
    41a0:	ldr	r2, [sp, #160]	; 0xa0
    41a4:	add	r7, pc, r7
    41a8:	cmp	r4, #0
    41ac:	str	r2, [sp, #112]	; 0x70
    41b0:	str	r7, [sp, #100]	; 0x64
    41b4:	bne	4094 <ftello64@plt+0x2084>
    41b8:	ldr	r4, [pc, #172]	; 426c <ftello64@plt+0x225c>
    41bc:	cmp	lr, #0
    41c0:	add	r4, pc, r4
    41c4:	str	r4, [sp, #108]	; 0x6c
    41c8:	str	r4, [sp, #104]	; 0x68
    41cc:	beq	40c0 <ftello64@plt+0x20b0>
    41d0:	ldr	r6, [pc, #152]	; 4270 <ftello64@plt+0x2260>
    41d4:	ldr	r8, [pc, #152]	; 4274 <ftello64@plt+0x2264>
    41d8:	mov	r2, #1
    41dc:	add	r6, pc, r6
    41e0:	add	r8, pc, r8
    41e4:	str	r2, [sp, #116]	; 0x74
    41e8:	b	40d0 <ftello64@plt+0x20c0>
    41ec:	ldr	r4, [pc, #132]	; 4278 <ftello64@plt+0x2268>
    41f0:	add	r4, pc, r4
    41f4:	str	r4, [sp, #108]	; 0x6c
    41f8:	str	r4, [sp, #104]	; 0x68
    41fc:	b	40b8 <ftello64@plt+0x20a8>
    4200:	ldr	r3, [pc, #116]	; 427c <ftello64@plt+0x226c>
    4204:	add	r3, pc, r3
    4208:	mov	sl, r3
    420c:	mov	ip, r3
    4210:	b	4064 <ftello64@plt+0x2054>
    4214:	ldr	r3, [pc, #100]	; 4280 <ftello64@plt+0x2270>
    4218:	ldr	r0, [pc, #100]	; 4284 <ftello64@plt+0x2274>
    421c:	mov	r2, #18
    4220:	ldr	r3, [r5, r3]
    4224:	mov	r1, #1
    4228:	add	r0, pc, r0
    422c:	ldr	r3, [r3]
    4230:	bl	1c50 <fwrite@plt>
    4234:	bl	1fb0 <abort@plt>
    4238:	muleq	r1, r0, sp
    423c:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    4240:	andeq	lr, r0, r0, ror #13
    4244:	andeq	lr, r0, r0, asr #13
    4248:	andeq	ip, r0, ip, ror pc
    424c:	andeq	ip, r0, ip, ror #30
    4250:	muleq	r0, r0, r6
    4254:	andeq	ip, r0, ip, asr #31
    4258:	andeq	r0, r0, r0, asr #4
    425c:	andeq	ip, r0, r4, lsr pc
    4260:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    4264:	andeq	ip, r0, ip, lsl #30
    4268:	strdeq	ip, [r0], -r0
    426c:	ldrdeq	ip, [r0], -r4
    4270:	andeq	ip, r0, r0, asr #28
    4274:	andeq	lr, r0, r0, ror #10
    4278:	andeq	ip, r0, r4, lsr #29
    427c:	muleq	r0, r0, lr
    4280:	andeq	r0, r0, r0, lsr #4
    4284:	andeq	ip, r0, r0, ror lr
    4288:	ldr	ip, [pc, #332]	; 43dc <ftello64@plt+0x23cc>
    428c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4290:	sub	sp, sp, #2128	; 0x850
    4294:	ldr	lr, [pc, #324]	; 43e0 <ftello64@plt+0x23d0>
    4298:	sub	sp, sp, #12
    429c:	add	ip, pc, ip
    42a0:	str	r0, [sp, #12]
    42a4:	ldr	lr, [ip, lr]
    42a8:	ldr	r4, [pc, #308]	; 43e4 <ftello64@plt+0x23d4>
    42ac:	str	lr, [sp, #8]
    42b0:	add	r6, sp, #52	; 0x34
    42b4:	ldr	lr, [lr]
    42b8:	add	r4, pc, r4
    42bc:	ldr	ip, [sp, #2176]	; 0x880
    42c0:	mov	sl, r1
    42c4:	mov	fp, r2
    42c8:	mov	r0, r6
    42cc:	mov	r2, #32
    42d0:	mov	r1, #0
    42d4:	str	r3, [sp, #16]
    42d8:	str	lr, [sp, #2132]	; 0x854
    42dc:	str	ip, [sp, #20]
    42e0:	ldr	r8, [sp, #2180]	; 0x884
    42e4:	bl	1e18 <memset@plt>
    42e8:	ldr	r3, [r4]
    42ec:	mov	r0, #0
    42f0:	cmp	r3, #0
    42f4:	str	r0, [sp, #40]	; 0x28
    42f8:	str	r0, [sp, #24]
    42fc:	str	r0, [sp, #28]
    4300:	str	r0, [sp, #32]
    4304:	str	r0, [sp, #36]	; 0x24
    4308:	str	r0, [sp, #44]	; 0x2c
    430c:	str	r0, [sp, #48]	; 0x30
    4310:	blt	43a8 <ftello64@plt+0x2398>
    4314:	ldr	ip, [sp, #20]
    4318:	ldr	r3, [sp, #16]
    431c:	add	r7, sp, #84	; 0x54
    4320:	str	ip, [sp, #4]
    4324:	mov	r2, sl
    4328:	ldr	r1, [sp, #12]
    432c:	str	r3, [sp]
    4330:	mov	r0, r7
    4334:	mov	r3, fp
    4338:	bl	4008 <ftello64@plt+0x1ff8>
    433c:	mov	r0, r7
    4340:	bl	1d94 <strlen@plt>
    4344:	add	r3, sp, #60	; 0x3c
    4348:	str	r7, [sp, #52]	; 0x34
    434c:	add	r9, sp, #88	; 0x58
    4350:	add	r5, sp, #24
    4354:	str	r0, [sp, #56]	; 0x38
    4358:	ldmib	r4, {r0, r1}
    435c:	stm	r3, {r0, r1}
    4360:	mov	r0, r8
    4364:	bl	1d94 <strlen@plt>
    4368:	add	r1, r4, #12
    436c:	sub	r3, r9, #12
    4370:	mov	ip, #4
    4374:	mov	r2, #16384	; 0x4000
    4378:	str	r8, [sp, #68]	; 0x44
    437c:	str	r6, [sp, #32]
    4380:	str	ip, [sp, #36]	; 0x24
    4384:	str	r0, [sp, #72]	; 0x48
    4388:	ldm	r1, {r0, r1}
    438c:	stm	r3, {r0, r1}
    4390:	mov	r1, r5
    4394:	ldr	r0, [r4]
    4398:	bl	1b60 <sendmsg@plt>
    439c:	cmp	r0, #0
    43a0:	movge	r0, #1
    43a4:	blt	43c8 <ftello64@plt+0x23b8>
    43a8:	ldr	r3, [sp, #8]
    43ac:	ldr	r2, [sp, #2132]	; 0x854
    43b0:	ldr	r3, [r3]
    43b4:	cmp	r2, r3
    43b8:	bne	43d8 <ftello64@plt+0x23c8>
    43bc:	add	sp, sp, #2128	; 0x850
    43c0:	add	sp, sp, #12
    43c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    43c8:	bl	1de8 <__errno_location@plt>
    43cc:	ldr	r0, [r0]
    43d0:	rsb	r0, r0, #0
    43d4:	b	43a8 <ftello64@plt+0x2398>
    43d8:	bl	1b9c <__stack_chk_fail@plt>
    43dc:	andeq	pc, r1, ip, lsl #22
    43e0:	andeq	r0, r0, r8, lsl r2
    43e4:	andeq	pc, r1, r4, asr #26
    43e8:	subs	r3, r0, #0
    43ec:	beq	4414 <ftello64@plt+0x2404>
    43f0:	ldr	r1, [pc, #36]	; 441c <ftello64@plt+0x240c>
    43f4:	push	{r4, lr}
    43f8:	add	r1, pc, r1
    43fc:	mov	r4, r3
    4400:	bl	1ff8 <strspn@plt>
    4404:	ldrb	r0, [r4, r0]
    4408:	clz	r0, r0
    440c:	lsr	r0, r0, #5
    4410:	pop	{r4, pc}
    4414:	mov	r0, #1
    4418:	bx	lr
    441c:			; <UNDEFINED> instruction: 0x0000ccb4
    4420:	ldr	r3, [pc, #648]	; 46b0 <ftello64@plt+0x26a0>
    4424:	ldr	r2, [pc, #648]	; 46b4 <ftello64@plt+0x26a4>
    4428:	add	r3, pc, r3
    442c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4430:	mov	r4, r1
    4434:	ldr	ip, [r3, r2]
    4438:	mov	r1, r3
    443c:	ldrd	r2, [r0, #8]
    4440:	mov	r5, r0
    4444:	ldr	r0, [r4]
    4448:	ldrb	r7, [r4, #8]
    444c:	adds	r8, r2, r0
    4450:	sub	sp, sp, #84	; 0x54
    4454:	adc	r9, r3, #0
    4458:	ldr	r2, [r4, #16]
    445c:	ldr	r1, [ip]
    4460:	mov	r6, #0
    4464:	cmp	r7, #0
    4468:	str	r6, [sp, #60]	; 0x3c
    446c:	str	ip, [sp, #12]
    4470:	strd	r8, [sp, #52]	; 0x34
    4474:	str	r1, [sp, #76]	; 0x4c
    4478:	str	r6, [sp, #72]	; 0x48
    447c:	strb	r7, [sp, #60]	; 0x3c
    4480:	str	r6, [sp, #64]	; 0x40
    4484:	str	r2, [sp, #68]	; 0x44
    4488:	streq	r7, [sp, #8]
    448c:	bne	45cc <ftello64@plt+0x25bc>
    4490:	ldr	r0, [r5]
    4494:	bl	2010 <ftello64@plt>
    4498:	ldr	r3, [r5]
    449c:	mov	r2, #1
    44a0:	mov	r8, r0
    44a4:	mov	r9, r1
    44a8:	add	r0, sp, #52	; 0x34
    44ac:	mov	r1, #24
    44b0:	bl	1c50 <fwrite@plt>
    44b4:	ldrd	r2, [r5, #16]
    44b8:	adds	r0, r2, #1
    44bc:	adc	r1, r3, #0
    44c0:	strd	r0, [r5, #16]
    44c4:	ldrb	r2, [r4, #8]
    44c8:	cmp	r2, #0
    44cc:	bne	4660 <ftello64@plt+0x2650>
    44d0:	ldr	r3, [r4, #16]
    44d4:	cmp	r3, #0
    44d8:	beq	4694 <ftello64@plt+0x2684>
    44dc:	mov	r6, #0
    44e0:	mov	sl, #0
    44e4:	mov	fp, #0
    44e8:	add	r7, sp, #20
    44ec:	strd	r8, [sp]
    44f0:	mov	r2, #32
    44f4:	mov	r1, #0
    44f8:	mov	r0, r7
    44fc:	bl	1e18 <memset@plt>
    4500:	ldr	r3, [r4, #12]
    4504:	adds	sl, sl, #1
    4508:	add	r1, r3, r6
    450c:	ldr	r0, [r3, r6]
    4510:	ldrd	r2, [r5, #8]
    4514:	adc	fp, fp, #0
    4518:	ldrd	r8, [r5, #8]
    451c:	adds	r2, r2, r0
    4520:	adc	r3, r3, #0
    4524:	add	r6, r6, #20
    4528:	strd	r2, [sp, #20]
    452c:	ldrd	r2, [r5, #8]
    4530:	ldr	r0, [r1, #4]
    4534:	adds	r2, r2, r0
    4538:	adc	r3, r3, #0
    453c:	strd	r2, [sp, #28]
    4540:	ldr	r2, [r1, #8]
    4544:	ldr	r3, [r5]
    4548:	adds	r8, r8, r2
    454c:	adc	r9, r9, #0
    4550:	str	r8, [sp, #36]	; 0x24
    4554:	str	r9, [sp, #40]	; 0x28
    4558:	ldr	r0, [r1, #12]
    455c:	mov	r2, #1
    4560:	str	r0, [sp, #44]	; 0x2c
    4564:	ldrh	ip, [r1, #16]
    4568:	mov	r0, r7
    456c:	mov	r1, #32
    4570:	strh	ip, [sp, #48]	; 0x30
    4574:	bl	1c50 <fwrite@plt>
    4578:	ldr	r0, [r4, #16]
    457c:	mov	r1, #0
    4580:	cmp	fp, r1
    4584:	cmpeq	sl, r0
    4588:	bcc	44f0 <ftello64@plt+0x24e0>
    458c:	ldrd	r8, [sp]
    4590:	ldrd	r2, [r5, #32]
    4594:	adds	r6, r2, r0
    4598:	adc	r7, r3, r1
    459c:	strd	r6, [r5, #32]
    45a0:	ldr	r0, [sp, #8]
    45a4:	bl	1b00 <free@plt>
    45a8:	ldr	r3, [sp, #12]
    45ac:	ldr	r2, [sp, #76]	; 0x4c
    45b0:	mov	r0, r8
    45b4:	ldr	r3, [r3]
    45b8:	mov	r1, r9
    45bc:	cmp	r2, r3
    45c0:	bne	46ac <ftello64@plt+0x269c>
    45c4:	add	sp, sp, #84	; 0x54
    45c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    45cc:	lsl	r0, r7, #4
    45d0:	bl	1cec <malloc@plt>
    45d4:	subs	r7, r0, #0
    45d8:	str	r7, [sp, #8]
    45dc:	beq	46a0 <ftello64@plt+0x2690>
    45e0:	ldr	ip, [r4, #4]
    45e4:	mov	sl, #0
    45e8:	mov	fp, #0
    45ec:	str	r6, [sp]
    45f0:	lsl	r6, sl, #3
    45f4:	add	ip, ip, r6
    45f8:	mov	r0, r5
    45fc:	ldr	r1, [ip, #4]
    4600:	bl	4420 <ftello64@plt+0x2410>
    4604:	cmp	r0, #0
    4608:	sbcs	r3, r1, #0
    460c:	mov	r9, r1
    4610:	mov	r8, r0
    4614:	mov	r1, sl
    4618:	blt	45a0 <ftello64@plt+0x2590>
    461c:	adds	sl, sl, #1
    4620:	mov	r3, #0
    4624:	ldr	ip, [r4, #4]
    4628:	adc	fp, fp, #0
    462c:	cmp	fp, r3
    4630:	ldr	r3, [sp]
    4634:	ldrb	r2, [r4, #8]
    4638:	ldrb	r0, [ip, r6]
    463c:	str	r3, [r7]
    4640:	str	r3, [r7, #4]
    4644:	ldr	r3, [sp, #8]
    4648:	cmpeq	sl, r2
    464c:	add	r7, r7, #16
    4650:	strb	r0, [r3, r1, lsl #4]
    4654:	strd	r8, [r7, #-8]
    4658:	bcc	45f0 <ftello64@plt+0x25e0>
    465c:	b	4490 <ftello64@plt+0x2480>
    4660:	ldr	r3, [r5]
    4664:	mov	r1, #16
    4668:	ldr	r0, [sp, #8]
    466c:	bl	1c50 <fwrite@plt>
    4670:	ldrd	r2, [r5, #24]
    4674:	ldrb	r0, [r4, #8]
    4678:	mov	r1, #0
    467c:	adds	r6, r2, r0
    4680:	adc	r7, r3, r1
    4684:	strd	r6, [r5, #24]
    4688:	ldr	r3, [r4, #16]
    468c:	cmp	r3, #0
    4690:	bne	44dc <ftello64@plt+0x24cc>
    4694:	mov	r0, #0
    4698:	mov	r1, #0
    469c:	b	4590 <ftello64@plt+0x2580>
    46a0:	mvn	r8, #11
    46a4:	mvn	r9, #0
    46a8:	b	45a0 <ftello64@plt+0x2590>
    46ac:	bl	1b9c <__stack_chk_fail@plt>
    46b0:	andeq	pc, r1, r0, lsl #19
    46b4:	andeq	r0, r0, r8, lsl r2
    46b8:	push	{r0, r1, r2, r3}
    46bc:	ldr	r3, [pc, #260]	; 47c8 <ftello64@plt+0x27b8>
    46c0:	ldr	r2, [pc, #260]	; 47cc <ftello64@plt+0x27bc>
    46c4:	add	r3, pc, r3
    46c8:	push	{r4, r5, r6, r7, lr}
    46cc:	sub	sp, sp, #12
    46d0:	ldr	r7, [r3, r2]
    46d4:	ldr	r6, [sp, #32]
    46d8:	add	r1, sp, #36	; 0x24
    46dc:	ldr	r3, [r7]
    46e0:	cmp	r6, #0
    46e4:	str	r1, [sp]
    46e8:	str	r3, [sp, #4]
    46ec:	beq	47b0 <ftello64@plt+0x27a0>
    46f0:	mov	r0, r6
    46f4:	bl	1d94 <strlen@plt>
    46f8:	add	r5, sp, #40	; 0x28
    46fc:	str	r5, [sp]
    4700:	mov	r4, r0
    4704:	ldr	r0, [sp, #36]	; 0x24
    4708:	cmp	r0, #0
    470c:	bne	4730 <ftello64@plt+0x2720>
    4710:	b	4768 <ftello64@plt+0x2758>
    4714:	ldr	r3, [sp]
    4718:	add	r4, r4, r0
    471c:	add	r2, r3, #4
    4720:	ldr	r0, [r3]
    4724:	str	r2, [sp]
    4728:	cmp	r0, #0
    472c:	beq	4768 <ftello64@plt+0x2758>
    4730:	bl	1d94 <strlen@plt>
    4734:	mvn	r3, r4
    4738:	cmp	r3, r0
    473c:	bcs	4714 <ftello64@plt+0x2704>
    4740:	mov	r4, #0
    4744:	ldr	r2, [sp, #4]
    4748:	ldr	r3, [r7]
    474c:	mov	r0, r4
    4750:	cmp	r2, r3
    4754:	bne	47c4 <ftello64@plt+0x27b4>
    4758:	add	sp, sp, #12
    475c:	pop	{r4, r5, r6, r7, lr}
    4760:	add	sp, sp, #16
    4764:	bx	lr
    4768:	adds	r0, r4, #1
    476c:	moveq	r0, #1
    4770:	bl	1cec <malloc@plt>
    4774:	subs	r4, r0, #0
    4778:	beq	4744 <ftello64@plt+0x2734>
    477c:	mov	r1, r6
    4780:	bl	1b84 <stpcpy@plt>
    4784:	ldr	r1, [sp, #36]	; 0x24
    4788:	str	r5, [sp]
    478c:	cmp	r1, #0
    4790:	beq	4744 <ftello64@plt+0x2734>
    4794:	add	r5, r5, #4
    4798:	bl	1b84 <stpcpy@plt>
    479c:	ldr	r1, [r5, #-4]
    47a0:	str	r5, [sp]
    47a4:	cmp	r1, #0
    47a8:	bne	4794 <ftello64@plt+0x2784>
    47ac:	b	4744 <ftello64@plt+0x2734>
    47b0:	mov	r0, #1
    47b4:	bl	1cec <malloc@plt>
    47b8:	subs	r4, r0, #0
    47bc:	strbne	r6, [r4]
    47c0:	b	4744 <ftello64@plt+0x2734>
    47c4:	bl	1b9c <__stack_chk_fail@plt>
    47c8:	andeq	pc, r1, r4, ror #13
    47cc:	andeq	r0, r0, r8, lsl r2
    47d0:	push	{r4, r5, r6, lr}
    47d4:	subs	r5, r1, #0
    47d8:	beq	4850 <ftello64@plt+0x2840>
    47dc:	mov	r6, r0
    47e0:	ldr	r0, [r0]
    47e4:	cmp	r0, #0
    47e8:	beq	4870 <ftello64@plt+0x2860>
    47ec:	ldr	r4, [r0]
    47f0:	cmp	r4, #0
    47f4:	beq	4868 <ftello64@plt+0x2858>
    47f8:	mov	r3, r0
    47fc:	mov	r1, #0
    4800:	b	4808 <ftello64@plt+0x27f8>
    4804:	mov	r1, r4
    4808:	ldr	r2, [r3, #4]!
    480c:	add	r4, r1, #1
    4810:	cmp	r2, #0
    4814:	bne	4804 <ftello64@plt+0x27f4>
    4818:	add	r1, r1, #3
    481c:	cmp	r1, r4
    4820:	bcc	4858 <ftello64@plt+0x2848>
    4824:	mov	r2, #4
    4828:	bl	1ae8 <reallocarray@plt>
    482c:	subs	r3, r0, #0
    4830:	beq	4858 <ftello64@plt+0x2848>
    4834:	add	r1, r3, r4, lsl #2
    4838:	mov	r2, #0
    483c:	str	r5, [r3, r4, lsl #2]
    4840:	mov	r0, r2
    4844:	str	r2, [r1, #4]
    4848:	str	r3, [r6]
    484c:	pop	{r4, r5, r6, pc}
    4850:	mov	r0, r5
    4854:	pop	{r4, r5, r6, pc}
    4858:	mov	r0, r5
    485c:	bl	1b00 <free@plt>
    4860:	mvn	r0, #11
    4864:	pop	{r4, r5, r6, pc}
    4868:	mov	r1, #2
    486c:	b	4824 <ftello64@plt+0x2814>
    4870:	mov	r4, r0
    4874:	mov	r1, #2
    4878:	b	4824 <ftello64@plt+0x2814>
    487c:	push	{r4, r5, r6, lr}
    4880:	mov	r5, r1
    4884:	ldr	r0, [r0]
    4888:	bl	1a94 <basename@plt>
    488c:	mov	r4, r0
    4890:	ldr	r0, [r5]
    4894:	bl	1a94 <basename@plt>
    4898:	mov	r1, r0
    489c:	mov	r0, r4
    48a0:	pop	{r4, r5, r6, lr}
    48a4:	b	1a7c <strcmp@plt>
    48a8:	push	{r4, r5, r6, lr}
    48ac:	mov	r1, #15
    48b0:	mov	r5, r0
    48b4:	bl	1d58 <kill@plt>
    48b8:	cmp	r0, #0
    48bc:	movge	r4, #0
    48c0:	blt	48d8 <ftello64@plt+0x28c8>
    48c4:	mov	r0, r5
    48c8:	mov	r1, #18
    48cc:	bl	1d58 <kill@plt>
    48d0:	mov	r0, r4
    48d4:	pop	{r4, r5, r6, pc}
    48d8:	bl	1de8 <__errno_location@plt>
    48dc:	ldr	r4, [r0]
    48e0:	cmp	r4, #0
    48e4:	rsb	r4, r4, #0
    48e8:	ble	48c4 <ftello64@plt+0x28b4>
    48ec:	b	48d0 <ftello64@plt+0x28c0>
    48f0:	push	{r4, lr}
    48f4:	ldr	r4, [pc, #48]	; 492c <ftello64@plt+0x291c>
    48f8:	add	r4, pc, r4
    48fc:	ldr	r0, [r4, #20]
    4900:	cmp	r0, #0
    4904:	blt	4914 <ftello64@plt+0x2904>
    4908:	adds	r0, r0, #0
    490c:	movne	r0, #1
    4910:	pop	{r4, pc}
    4914:	bl	1a64 <is_selinux_enabled@plt>
    4918:	cmp	r0, #0
    491c:	movle	r0, #0
    4920:	movgt	r0, #1
    4924:	str	r0, [r4, #20]
    4928:	b	4908 <ftello64@plt+0x28f8>
    492c:	andeq	pc, r1, r4, lsl #14
    4930:	push	{r4, r5, r6, r7, r8, lr}
    4934:	mvn	r3, #0
    4938:	ldr	r5, [pc, #168]	; 49e8 <ftello64@plt+0x29d8>
    493c:	ldr	r6, [pc, #168]	; 49ec <ftello64@plt+0x29dc>
    4940:	add	r5, pc, r5
    4944:	add	r6, pc, r6
    4948:	mcr	15, 0, r0, cr7, cr10, {5}
    494c:	ldrex	r4, [r5]
    4950:	cmp	r4, #0
    4954:	bne	4964 <ftello64@plt+0x2954>
    4958:	strex	r2, r3, [r5]
    495c:	cmp	r2, #0
    4960:	bne	494c <ftello64@plt+0x293c>
    4964:	cmp	r4, r3
    4968:	mcr	15, 0, r0, cr7, cr10, {5}
    496c:	beq	49a4 <ftello64@plt+0x2994>
    4970:	cmp	r4, #0
    4974:	bne	499c <ftello64@plt+0x298c>
    4978:	mov	r0, #20
    497c:	bl	1d70 <syscall@plt>
    4980:	ldrb	r7, [r5, #4]
    4984:	cmp	r7, #0
    4988:	mov	r4, r0
    498c:	beq	49b0 <ftello64@plt+0x29a0>
    4990:	ldr	r3, [pc, #88]	; 49f0 <ftello64@plt+0x29e0>
    4994:	add	r3, pc, r3
    4998:	str	r4, [r3]
    499c:	mov	r0, r4
    49a0:	pop	{r4, r5, r6, r7, r8, pc}
    49a4:	mov	r0, #20
    49a8:	pop	{r4, r5, r6, r7, r8, lr}
    49ac:	b	1d70 <syscall@plt>
    49b0:	ldr	r3, [pc, #60]	; 49f4 <ftello64@plt+0x29e4>
    49b4:	ldr	r2, [pc, #60]	; 49f8 <ftello64@plt+0x29e8>
    49b8:	mov	r1, r7
    49bc:	ldr	r3, [r6, r3]
    49c0:	add	r2, pc, r2
    49c4:	mov	r0, r7
    49c8:	ldr	r3, [r3]
    49cc:	bl	1bc0 <__register_atfork@plt>
    49d0:	cmp	r0, #0
    49d4:	strne	r7, [r5]
    49d8:	bne	499c <ftello64@plt+0x298c>
    49dc:	mov	r3, #1
    49e0:	strb	r3, [r5, #4]
    49e4:	b	4990 <ftello64@plt+0x2980>
    49e8:	andeq	pc, r1, ip, lsl #15
    49ec:	andeq	pc, r1, r4, ror #8
    49f0:	andeq	pc, r1, r8, lsr r7	; <UNPREDICTABLE>
    49f4:	andeq	r0, r0, ip, lsr #4
    49f8:			; <UNDEFINED> instruction: 0xfffff384
    49fc:	ldr	r0, [pc, #96]	; 4a64 <ftello64@plt+0x2a54>
    4a00:	push	{r4, r5, r6, lr}
    4a04:	add	r0, pc, r0
    4a08:	bl	1f5c <__tls_get_addr@plt>
    4a0c:	ldr	r5, [pc, #84]	; 4a68 <ftello64@plt+0x2a58>
    4a10:	ldr	r4, [r5, r0]
    4a14:	cmp	r4, #0
    4a18:	beq	4a2c <ftello64@plt+0x2a1c>
    4a1c:	movgt	r4, #1
    4a20:	movle	r4, #0
    4a24:	mov	r0, r4
    4a28:	pop	{r4, r5, r6, pc}
    4a2c:	bl	4930 <ftello64@plt+0x2920>
    4a30:	mov	r6, r0
    4a34:	mov	r0, #224	; 0xe0
    4a38:	bl	1d70 <syscall@plt>
    4a3c:	cmp	r6, r0
    4a40:	ldr	r0, [pc, #36]	; 4a6c <ftello64@plt+0x2a5c>
    4a44:	moveq	r4, #1
    4a48:	add	r0, pc, r0
    4a4c:	moveq	r6, r4
    4a50:	mvnne	r6, #0
    4a54:	bl	1f5c <__tls_get_addr@plt>
    4a58:	str	r6, [r5, r0]
    4a5c:	mov	r0, r4
    4a60:	pop	{r4, r5, r6, pc}
    4a64:	andeq	pc, r1, r8, lsr #11
    4a68:	andeq	r0, r0, r4
    4a6c:	andeq	pc, r1, r4, ror #10
    4a70:	push	{r4, lr}
    4a74:	subs	r4, r0, #0
    4a78:	beq	4ba4 <ftello64@plt+0x2b94>
    4a7c:	ldr	r1, [pc, #296]	; 4bac <ftello64@plt+0x2b9c>
    4a80:	add	r1, pc, r1
    4a84:	bl	1a7c <strcmp@plt>
    4a88:	cmp	r0, #0
    4a8c:	beq	4b9c <ftello64@plt+0x2b8c>
    4a90:	ldr	r1, [pc, #280]	; 4bb0 <ftello64@plt+0x2ba0>
    4a94:	mov	r0, r4
    4a98:	add	r1, pc, r1
    4a9c:	bl	1c08 <strcasecmp@plt>
    4aa0:	cmp	r0, #0
    4aa4:	beq	4b9c <ftello64@plt+0x2b8c>
    4aa8:	ldr	r1, [pc, #260]	; 4bb4 <ftello64@plt+0x2ba4>
    4aac:	mov	r0, r4
    4ab0:	add	r1, pc, r1
    4ab4:	bl	1c08 <strcasecmp@plt>
    4ab8:	cmp	r0, #0
    4abc:	beq	4b9c <ftello64@plt+0x2b8c>
    4ac0:	ldr	r1, [pc, #240]	; 4bb8 <ftello64@plt+0x2ba8>
    4ac4:	mov	r0, r4
    4ac8:	add	r1, pc, r1
    4acc:	bl	1c08 <strcasecmp@plt>
    4ad0:	cmp	r0, #0
    4ad4:	beq	4b9c <ftello64@plt+0x2b8c>
    4ad8:	ldr	r1, [pc, #220]	; 4bbc <ftello64@plt+0x2bac>
    4adc:	mov	r0, r4
    4ae0:	add	r1, pc, r1
    4ae4:	bl	1c08 <strcasecmp@plt>
    4ae8:	cmp	r0, #0
    4aec:	beq	4b9c <ftello64@plt+0x2b8c>
    4af0:	ldr	r1, [pc, #200]	; 4bc0 <ftello64@plt+0x2bb0>
    4af4:	mov	r0, r4
    4af8:	add	r1, pc, r1
    4afc:	bl	1c08 <strcasecmp@plt>
    4b00:	cmp	r0, #0
    4b04:	beq	4b9c <ftello64@plt+0x2b8c>
    4b08:	ldr	r1, [pc, #180]	; 4bc4 <ftello64@plt+0x2bb4>
    4b0c:	mov	r0, r4
    4b10:	add	r1, pc, r1
    4b14:	bl	1a7c <strcmp@plt>
    4b18:	cmp	r0, #0
    4b1c:	popeq	{r4, pc}
    4b20:	ldr	r1, [pc, #160]	; 4bc8 <ftello64@plt+0x2bb8>
    4b24:	mov	r0, r4
    4b28:	add	r1, pc, r1
    4b2c:	bl	1c08 <strcasecmp@plt>
    4b30:	cmp	r0, #0
    4b34:	popeq	{r4, pc}
    4b38:	ldr	r1, [pc, #140]	; 4bcc <ftello64@plt+0x2bbc>
    4b3c:	mov	r0, r4
    4b40:	add	r1, pc, r1
    4b44:	bl	1c08 <strcasecmp@plt>
    4b48:	cmp	r0, #0
    4b4c:	popeq	{r4, pc}
    4b50:	ldr	r1, [pc, #120]	; 4bd0 <ftello64@plt+0x2bc0>
    4b54:	mov	r0, r4
    4b58:	add	r1, pc, r1
    4b5c:	bl	1c08 <strcasecmp@plt>
    4b60:	cmp	r0, #0
    4b64:	popeq	{r4, pc}
    4b68:	ldr	r1, [pc, #100]	; 4bd4 <ftello64@plt+0x2bc4>
    4b6c:	mov	r0, r4
    4b70:	add	r1, pc, r1
    4b74:	bl	1c08 <strcasecmp@plt>
    4b78:	cmp	r0, #0
    4b7c:	popeq	{r4, pc}
    4b80:	ldr	r1, [pc, #80]	; 4bd8 <ftello64@plt+0x2bc8>
    4b84:	mov	r0, r4
    4b88:	add	r1, pc, r1
    4b8c:	bl	1c08 <strcasecmp@plt>
    4b90:	cmp	r0, #0
    4b94:	mvnne	r0, #21
    4b98:	pop	{r4, pc}
    4b9c:	mov	r0, #1
    4ba0:	pop	{r4, pc}
    4ba4:	mvn	r0, #21
    4ba8:	pop	{r4, pc}
    4bac:	andeq	ip, r0, r0, asr #12
    4bb0:	andeq	ip, r0, ip, lsr #12
    4bb4:	andeq	ip, r0, r4, lsl #20
    4bb8:	andeq	ip, r0, r0, lsl #12
    4bbc:	andeq	sp, r0, r8, lsl #31
    4bc0:	andeq	sp, r0, ip, lsr #26
    4bc4:	andeq	sp, r0, r8, asr #20
    4bc8:	andeq	ip, r0, r8, lsr #11
    4bcc:	muleq	r0, r4, r5
    4bd0:	muleq	r0, r4, r1
    4bd4:	andeq	ip, r0, r8, ror #10
    4bd8:	andeq	ip, r0, r4, asr r5
    4bdc:	push	{r4, lr}
    4be0:	bl	1cc8 <getenv@plt>
    4be4:	cmp	r0, #0
    4be8:	beq	4bf4 <ftello64@plt+0x2be4>
    4bec:	pop	{r4, lr}
    4bf0:	b	4a70 <ftello64@plt+0x2a60>
    4bf4:	mvn	r0, #5
    4bf8:	pop	{r4, pc}
    4bfc:	push	{r4, r5, r6, r7, r8, lr}
    4c00:	mov	r4, r0
    4c04:	bl	1de8 <__errno_location@plt>
    4c08:	cmp	r4, #2
    4c0c:	mov	r5, r0
    4c10:	ldr	r6, [r0]
    4c14:	bls	4c2c <ftello64@plt+0x2c1c>
    4c18:	mov	r7, r4
    4c1c:	cmp	r6, #0
    4c20:	strge	r6, [r5]
    4c24:	mov	r0, r7
    4c28:	pop	{r4, r5, r6, r7, r8, pc}
    4c2c:	mov	r2, #0
    4c30:	mov	r1, #1
    4c34:	mov	r0, r4
    4c38:	bl	1ecc <fcntl64@plt>
    4c3c:	cmp	r0, #0
    4c40:	blt	4c18 <ftello64@plt+0x2c08>
    4c44:	ands	r1, r0, #1
    4c48:	mov	r2, #3
    4c4c:	ldrne	r1, [pc, #68]	; 4c98 <ftello64@plt+0x2c88>
    4c50:	mov	r0, r4
    4c54:	bl	1ecc <fcntl64@plt>
    4c58:	cmp	r0, #0
    4c5c:	mov	r7, r0
    4c60:	blt	4c18 <ftello64@plt+0x2c08>
    4c64:	cmp	r0, #2
    4c68:	ble	4c78 <ftello64@plt+0x2c68>
    4c6c:	mov	r0, r4
    4c70:	bl	1fc8 <close@plt>
    4c74:	b	4c1c <ftello64@plt+0x2c0c>
    4c78:	ldr	r3, [pc, #28]	; 4c9c <ftello64@plt+0x2c8c>
    4c7c:	ldr	r1, [pc, #28]	; 4ca0 <ftello64@plt+0x2c90>
    4c80:	ldr	r0, [pc, #28]	; 4ca4 <ftello64@plt+0x2c94>
    4c84:	add	r3, pc, r3
    4c88:	ldr	r2, [pc, #24]	; 4ca8 <ftello64@plt+0x2c98>
    4c8c:	add	r1, pc, r1
    4c90:	add	r0, pc, r0
    4c94:	bl	5878 <ftello64@plt+0x3868>
    4c98:	andeq	r0, r0, r6, lsl #8
    4c9c:	andeq	fp, r0, r8, ror #23
    4ca0:	andeq	ip, r0, r4, asr r4
    4ca4:	andeq	ip, r0, r8, ror #8
    4ca8:	andeq	r0, r0, r5, lsr #6
    4cac:	push	{r4, lr}
    4cb0:	ldr	r4, [pc, #92]	; 4d14 <ftello64@plt+0x2d04>
    4cb4:	add	r4, pc, r4
    4cb8:	ldr	r3, [r4, #24]
    4cbc:	cmp	r3, #0
    4cc0:	movge	r3, #0
    4cc4:	blt	4cd0 <ftello64@plt+0x2cc0>
    4cc8:	mov	r0, r3
    4ccc:	pop	{r4, pc}
    4cd0:	ldr	r0, [pc, #64]	; 4d18 <ftello64@plt+0x2d08>
    4cd4:	ldr	r1, [pc, #64]	; 4d1c <ftello64@plt+0x2d0c>
    4cd8:	add	r0, pc, r0
    4cdc:	bl	1cbc <open64@plt>
    4ce0:	cmp	r0, #0
    4ce4:	str	r0, [r4, #24]
    4ce8:	blt	4d00 <ftello64@plt+0x2cf0>
    4cec:	bl	4bfc <ftello64@plt+0x2bec>
    4cf0:	mov	r3, #0
    4cf4:	str	r0, [r4, #24]
    4cf8:	mov	r0, r3
    4cfc:	pop	{r4, pc}
    4d00:	bl	1de8 <__errno_location@plt>
    4d04:	ldr	r3, [r0]
    4d08:	rsb	r3, r3, #0
    4d0c:	mov	r0, r3
    4d10:	pop	{r4, pc}
    4d14:	andeq	pc, r1, r8, asr #6
    4d18:	andeq	ip, r0, ip, lsr #8
    4d1c:	andeq	r0, r8, r1, lsl #2
    4d20:	push	{r4, r5, r6, r7, r8, lr}
    4d24:	ldr	r4, [pc, #828]	; 5068 <ftello64@plt+0x3058>
    4d28:	add	r4, pc, r4
    4d2c:	ldr	r3, [r4, #8]
    4d30:	cmp	r3, #8
    4d34:	beq	4e4c <ftello64@plt+0x2e3c>
    4d38:	cmp	r3, #7
    4d3c:	beq	4dfc <ftello64@plt+0x2dec>
    4d40:	cmp	r3, #3
    4d44:	blt	4dc8 <ftello64@plt+0x2db8>
    4d48:	cmp	r3, #4
    4d4c:	ble	4d58 <ftello64@plt+0x2d48>
    4d50:	cmp	r3, #7
    4d54:	bne	4dc8 <ftello64@plt+0x2db8>
    4d58:	ldr	r3, [pc, #780]	; 506c <ftello64@plt+0x305c>
    4d5c:	add	r3, pc, r3
    4d60:	ldr	r3, [r3]
    4d64:	cmp	r3, #0
    4d68:	movge	r5, #0
    4d6c:	blt	4db0 <ftello64@plt+0x2da0>
    4d70:	ldr	r4, [pc, #760]	; 5070 <ftello64@plt+0x3060>
    4d74:	add	r4, pc, r4
    4d78:	ldr	r0, [r4, #28]
    4d7c:	bl	8260 <ftello64@plt+0x6250>
    4d80:	ldr	r3, [r4, #32]
    4d84:	cmp	r3, #2
    4d88:	str	r0, [r4, #28]
    4d8c:	mvnle	r0, #0
    4d90:	ble	4d9c <ftello64@plt+0x2d8c>
    4d94:	mov	r0, r3
    4d98:	bl	8260 <ftello64@plt+0x6250>
    4d9c:	ldr	r3, [pc, #720]	; 5074 <ftello64@plt+0x3064>
    4da0:	add	r3, pc, r3
    4da4:	str	r0, [r3, #32]
    4da8:	mov	r0, r5
    4dac:	pop	{r4, r5, r6, r7, r8, pc}
    4db0:	bl	880c <ftello64@plt+0x67fc>
    4db4:	subs	r5, r0, #0
    4db8:	bge	4d70 <ftello64@plt+0x2d60>
    4dbc:	ldr	r3, [pc, #692]	; 5078 <ftello64@plt+0x3068>
    4dc0:	add	r3, pc, r3
    4dc4:	ldr	r3, [r3, #8]
    4dc8:	sub	r2, r3, #5
    4dcc:	cmp	r2, #1
    4dd0:	bls	4ee8 <ftello64@plt+0x2ed8>
    4dd4:	sub	r3, r3, #2
    4dd8:	cmp	r3, #5
    4ddc:	addls	pc, pc, r3, lsl #2
    4de0:	b	4e18 <ftello64@plt+0x2e08>
    4de4:	b	4e94 <ftello64@plt+0x2e84>
    4de8:	b	4e18 <ftello64@plt+0x2e08>
    4dec:	b	4e94 <ftello64@plt+0x2e84>
    4df0:	b	4e18 <ftello64@plt+0x2e08>
    4df4:	b	4e94 <ftello64@plt+0x2e84>
    4df8:	b	4e94 <ftello64@plt+0x2e84>
    4dfc:	bl	4930 <ftello64@plt+0x2920>
    4e00:	cmp	r0, #1
    4e04:	beq	4f40 <ftello64@plt+0x2f30>
    4e08:	mov	r0, #2
    4e0c:	bl	1f8c <isatty@plt>
    4e10:	cmp	r0, #0
    4e14:	ble	4f40 <ftello64@plt+0x2f30>
    4e18:	ldr	r4, [pc, #604]	; 507c <ftello64@plt+0x306c>
    4e1c:	mov	r5, #0
    4e20:	add	r4, pc, r4
    4e24:	ldr	r0, [r4]
    4e28:	bl	8260 <ftello64@plt+0x6250>
    4e2c:	str	r0, [r4]
    4e30:	ldr	r0, [r4, #28]
    4e34:	bl	8260 <ftello64@plt+0x6250>
    4e38:	mov	r3, #2
    4e3c:	str	r3, [r4, #32]
    4e40:	str	r0, [r4, #28]
    4e44:	mov	r0, r5
    4e48:	pop	{r4, r5, r6, r7, r8, pc}
    4e4c:	ldr	r4, [pc, #556]	; 5080 <ftello64@plt+0x3070>
    4e50:	add	r4, pc, r4
    4e54:	ldr	r0, [r4]
    4e58:	bl	8260 <ftello64@plt+0x6250>
    4e5c:	str	r0, [r4]
    4e60:	ldr	r0, [r4, #28]
    4e64:	bl	8260 <ftello64@plt+0x6250>
    4e68:	ldr	r3, [r4, #32]
    4e6c:	cmp	r3, #2
    4e70:	str	r0, [r4, #28]
    4e74:	mvnle	r0, #0
    4e78:	bgt	4f34 <ftello64@plt+0x2f24>
    4e7c:	ldr	r3, [pc, #512]	; 5084 <ftello64@plt+0x3074>
    4e80:	mov	r5, #0
    4e84:	add	r3, pc, r3
    4e88:	str	r0, [r3, #32]
    4e8c:	mov	r0, r5
    4e90:	pop	{r4, r5, r6, r7, r8, pc}
    4e94:	bl	4cac <ftello64@plt+0x2c9c>
    4e98:	subs	r5, r0, #0
    4e9c:	blt	4e18 <ftello64@plt+0x2e08>
    4ea0:	ldr	r4, [pc, #480]	; 5088 <ftello64@plt+0x3078>
    4ea4:	add	r4, pc, r4
    4ea8:	ldr	r0, [r4]
    4eac:	bl	8260 <ftello64@plt+0x6250>
    4eb0:	str	r0, [r4]
    4eb4:	ldr	r0, [r4, #28]
    4eb8:	bl	8260 <ftello64@plt+0x6250>
    4ebc:	ldr	r3, [r4, #32]
    4ec0:	cmp	r3, #2
    4ec4:	str	r0, [r4, #28]
    4ec8:	mvnle	r0, #0
    4ecc:	ble	4ed8 <ftello64@plt+0x2ec8>
    4ed0:	mov	r0, r3
    4ed4:	bl	8260 <ftello64@plt+0x6250>
    4ed8:	ldr	r3, [pc, #428]	; 508c <ftello64@plt+0x307c>
    4edc:	add	r3, pc, r3
    4ee0:	str	r0, [r3, #32]
    4ee4:	b	4e44 <ftello64@plt+0x2e34>
    4ee8:	ldr	r4, [pc, #416]	; 5090 <ftello64@plt+0x3080>
    4eec:	add	r4, pc, r4
    4ef0:	ldr	r3, [r4, #28]
    4ef4:	cmp	r3, #0
    4ef8:	movge	r5, #0
    4efc:	blt	4f54 <ftello64@plt+0x2f44>
    4f00:	ldr	r4, [pc, #396]	; 5094 <ftello64@plt+0x3084>
    4f04:	add	r4, pc, r4
    4f08:	ldr	r0, [r4]
    4f0c:	bl	8260 <ftello64@plt+0x6250>
    4f10:	ldr	r3, [r4, #32]
    4f14:	cmp	r3, #2
    4f18:	str	r0, [r4]
    4f1c:	mvnle	r0, #0
    4f20:	bgt	4f48 <ftello64@plt+0x2f38>
    4f24:	ldr	r3, [pc, #364]	; 5098 <ftello64@plt+0x3088>
    4f28:	add	r3, pc, r3
    4f2c:	str	r0, [r3, #32]
    4f30:	b	4e44 <ftello64@plt+0x2e34>
    4f34:	mov	r0, r3
    4f38:	bl	8260 <ftello64@plt+0x6250>
    4f3c:	b	4e7c <ftello64@plt+0x2e6c>
    4f40:	ldr	r3, [r4, #8]
    4f44:	b	4d40 <ftello64@plt+0x2d30>
    4f48:	mov	r0, r3
    4f4c:	bl	8260 <ftello64@plt+0x6250>
    4f50:	b	4f24 <ftello64@plt+0x2f14>
    4f54:	mov	r0, #2
    4f58:	bl	6128 <ftello64@plt+0x4118>
    4f5c:	cmp	r0, #0
    4f60:	mov	r6, r0
    4f64:	str	r0, [r4, #28]
    4f68:	blt	4fb8 <ftello64@plt+0x2fa8>
    4f6c:	ldr	r3, [pc, #296]	; 509c <ftello64@plt+0x308c>
    4f70:	mov	r1, #108	; 0x6c
    4f74:	add	r3, pc, r3
    4f78:	add	r7, r3, #22
    4f7c:	mov	r0, r7
    4f80:	add	r5, r3, #20
    4f84:	bl	1ea8 <strnlen@plt>
    4f88:	mov	r1, r5
    4f8c:	add	r2, r0, #3
    4f90:	mov	r0, r6
    4f94:	bl	1fd4 <connect@plt>
    4f98:	cmp	r0, #0
    4f9c:	blt	4fdc <ftello64@plt+0x2fcc>
    4fa0:	ldr	r3, [pc, #248]	; 50a0 <ftello64@plt+0x3090>
    4fa4:	mov	r2, #0
    4fa8:	add	r3, pc, r3
    4fac:	mov	r5, r2
    4fb0:	strb	r2, [r3, #12]
    4fb4:	b	4f00 <ftello64@plt+0x2ef0>
    4fb8:	mov	r0, r6
    4fbc:	bl	8260 <ftello64@plt+0x6250>
    4fc0:	ldr	r2, [pc, #220]	; 50a4 <ftello64@plt+0x3094>
    4fc4:	ldr	r3, [pc, #220]	; 50a8 <ftello64@plt+0x3098>
    4fc8:	add	r2, pc, r2
    4fcc:	add	r3, pc, r3
    4fd0:	ldr	r3, [r3, #8]
    4fd4:	str	r0, [r2, #28]
    4fd8:	b	4dd4 <ftello64@plt+0x2dc4>
    4fdc:	ldr	r0, [r4, #28]
    4fe0:	bl	8260 <ftello64@plt+0x6250>
    4fe4:	mov	r0, #1
    4fe8:	bl	6128 <ftello64@plt+0x4118>
    4fec:	cmp	r0, #0
    4ff0:	mov	r6, r0
    4ff4:	str	r0, [r4, #28]
    4ff8:	blt	4fb8 <ftello64@plt+0x2fa8>
    4ffc:	mov	r1, #108	; 0x6c
    5000:	mov	r0, r7
    5004:	bl	1ea8 <strnlen@plt>
    5008:	mov	r1, r5
    500c:	add	r2, r0, #3
    5010:	mov	r0, r6
    5014:	bl	1fd4 <connect@plt>
    5018:	cmp	r0, #0
    501c:	blt	5038 <ftello64@plt+0x3028>
    5020:	ldr	r3, [pc, #132]	; 50ac <ftello64@plt+0x309c>
    5024:	mov	r2, #1
    5028:	add	r3, pc, r3
    502c:	mov	r5, #0
    5030:	strb	r2, [r3, #12]
    5034:	b	4f00 <ftello64@plt+0x2ef0>
    5038:	bl	1de8 <__errno_location@plt>
    503c:	ldr	r5, [r0]
    5040:	ldr	r0, [r4, #28]
    5044:	bl	8260 <ftello64@plt+0x6250>
    5048:	cmp	r5, #0
    504c:	rsble	r5, r5, #0
    5050:	str	r0, [r4, #28]
    5054:	ble	4f00 <ftello64@plt+0x2ef0>
    5058:	ldr	r3, [pc, #80]	; 50b0 <ftello64@plt+0x30a0>
    505c:	add	r3, pc, r3
    5060:	ldr	r3, [r3, #8]
    5064:	b	4dd4 <ftello64@plt+0x2dc4>
    5068:	andeq	pc, r1, r4, lsr #7
    506c:	andeq	pc, r1, r0, lsr #5
    5070:	andeq	pc, r1, r8, lsl #5
    5074:	andeq	pc, r1, ip, asr r2	; <UNPREDICTABLE>
    5078:	andeq	pc, r1, ip, lsl #6
    507c:	ldrdeq	pc, [r1], -ip
    5080:	andeq	pc, r1, ip, lsr #3
    5084:	andeq	pc, r1, r8, ror r1	; <UNPREDICTABLE>
    5088:	andeq	pc, r1, r8, asr r1	; <UNPREDICTABLE>
    508c:	andeq	pc, r1, r0, lsr #2
    5090:	andeq	pc, r1, r0, lsl r1	; <UNPREDICTABLE>
    5094:	strdeq	pc, [r1], -r8
    5098:	ldrdeq	pc, [r1], -r4
    509c:	strdeq	fp, [r0], -r8
    50a0:	andeq	pc, r1, r4, lsr #2
    50a4:	andeq	pc, r1, r4, lsr r0	; <UNPREDICTABLE>
    50a8:	andeq	pc, r1, r0, lsl #2
    50ac:	andeq	pc, r1, r4, lsr #1
    50b0:	andeq	pc, r1, r0, ror r0	; <UNPREDICTABLE>
    50b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    50b8:	sub	sp, sp, #284	; 0x11c
    50bc:	ldr	fp, [pc, #1692]	; 5760 <ftello64@plt+0x3750>
    50c0:	ldr	lr, [pc, #1692]	; 5764 <ftello64@plt+0x3754>
    50c4:	add	fp, pc, fp
    50c8:	ldr	ip, [pc, #1688]	; 5768 <ftello64@plt+0x3758>
    50cc:	ldr	lr, [fp, lr]
    50d0:	add	ip, pc, ip
    50d4:	mov	sl, r0
    50d8:	ldr	r0, [ip, #8]
    50dc:	str	r1, [sp, #12]
    50e0:	strd	r2, [sp, #16]
    50e4:	ldr	r1, [lr]
    50e8:	ldr	r3, [sp, #320]	; 0x140
    50ec:	cmp	r0, #8
    50f0:	str	lr, [sp, #28]
    50f4:	str	r1, [sp, #276]	; 0x114
    50f8:	str	r3, [sp, #24]
    50fc:	ldr	r4, [sp, #324]	; 0x144
    5100:	beq	544c <ftello64@plt+0x343c>
    5104:	ldr	r2, [pc, #1632]	; 576c <ftello64@plt+0x375c>
    5108:	ldr	r3, [pc, #1632]	; 5770 <ftello64@plt+0x3760>
    510c:	ldr	r7, [pc, #1632]	; 5774 <ftello64@plt+0x3764>
    5110:	tst	sl, #1016	; 0x3f8
    5114:	add	r2, pc, r2
    5118:	add	r3, pc, r3
    511c:	str	fp, [sp, #44]	; 0x2c
    5120:	orreq	sl, sl, #24
    5124:	add	r7, pc, r7
    5128:	mov	fp, r2
    512c:	str	r3, [sp, #40]	; 0x28
    5130:	add	r3, r3, #12
    5134:	str	r3, [sp, #52]	; 0x34
    5138:	mov	r1, r7
    513c:	mov	r0, r4
    5140:	bl	1ff8 <strspn@plt>
    5144:	ldrb	r3, [r4, r0]
    5148:	add	r5, r4, r0
    514c:	cmp	r3, #0
    5150:	beq	544c <ftello64@plt+0x343c>
    5154:	mov	r1, r7
    5158:	mov	r0, r5
    515c:	bl	1f44 <strpbrk@plt>
    5160:	subs	r4, r0, #0
    5164:	movne	r3, #0
    5168:	strbne	r3, [r4]
    516c:	ldr	r3, [pc, #1540]	; 5778 <ftello64@plt+0x3768>
    5170:	addne	r4, r4, #1
    5174:	add	r3, pc, r3
    5178:	ldr	r3, [r3, #8]
    517c:	cmp	r3, #3
    5180:	blt	5194 <ftello64@plt+0x3184>
    5184:	cmp	r3, #4
    5188:	ble	53f8 <ftello64@plt+0x33e8>
    518c:	cmp	r3, #7
    5190:	beq	53f8 <ftello64@plt+0x33e8>
    5194:	sub	r3, r3, #5
    5198:	cmp	r3, #1
    519c:	bhi	56b8 <ftello64@plt+0x36a8>
    51a0:	add	r9, sp, #172	; 0xac
    51a4:	mov	r2, #40	; 0x28
    51a8:	mov	r0, r9
    51ac:	mov	r1, #0
    51b0:	bl	1e18 <memset@plt>
    51b4:	ldr	r3, [pc, #1472]	; 577c <ftello64@plt+0x376c>
    51b8:	mov	r8, #0
    51bc:	add	r3, pc, r3
    51c0:	add	r6, sp, #64	; 0x40
    51c4:	ldr	r2, [r3, #28]
    51c8:	mov	r3, #5
    51cc:	cmp	r2, r8
    51d0:	str	r9, [sp, #72]	; 0x48
    51d4:	str	r8, [r6, #4]
    51d8:	str	r8, [sp, #64]	; 0x40
    51dc:	str	r8, [r6, #16]
    51e0:	str	r8, [r6, #20]
    51e4:	str	r8, [r6, #24]
    51e8:	str	r3, [sp, #76]	; 0x4c
    51ec:	blt	547c <ftello64@plt+0x346c>
    51f0:	ldr	r2, [pc, #1416]	; 5780 <ftello64@plt+0x3770>
    51f4:	mov	r3, #15
    51f8:	add	r2, pc, r2
    51fc:	add	r0, sp, #136	; 0x88
    5200:	stm	sp, {r2, sl}
    5204:	mov	r1, r3
    5208:	mov	r2, #1
    520c:	str	r0, [sp, #48]	; 0x30
    5210:	bl	1fec <__snprintf_chk@plt>
    5214:	cmp	r0, #14
    5218:	bhi	5694 <ftello64@plt+0x3684>
    521c:	mov	r0, r8
    5220:	bl	627c <ftello64@plt+0x426c>
    5224:	ldr	r2, [pc, #1368]	; 5784 <ftello64@plt+0x3774>
    5228:	mov	r3, #0
    522c:	bl	10664 <ftello64@plt+0xe654>
    5230:	add	r8, sp, #92	; 0x5c
    5234:	mov	r1, r8
    5238:	str	r0, [sp, #60]	; 0x3c
    523c:	add	r0, sp, #60	; 0x3c
    5240:	bl	1bfc <localtime_r@plt>
    5244:	cmp	r0, #0
    5248:	beq	5668 <ftello64@plt+0x3658>
    524c:	add	r3, sp, #212	; 0xd4
    5250:	ldr	r2, [pc, #1328]	; 5788 <ftello64@plt+0x3778>
    5254:	str	r3, [sp, #32]
    5258:	ldr	r0, [sp, #32]
    525c:	mov	r3, r8
    5260:	add	r2, pc, r2
    5264:	mov	r1, #64	; 0x40
    5268:	bl	1d10 <strftime@plt>
    526c:	cmp	r0, #0
    5270:	beq	5668 <ftello64@plt+0x3658>
    5274:	bl	4930 <ftello64@plt+0x2920>
    5278:	ldr	r2, [pc, #1292]	; 578c <ftello64@plt+0x377c>
    527c:	add	r3, sp, #152	; 0x98
    5280:	str	r3, [sp, #36]	; 0x24
    5284:	add	r2, pc, r2
    5288:	mov	r3, #17
    528c:	str	r2, [sp]
    5290:	mov	r1, r3
    5294:	mov	r2, #1
    5298:	str	r0, [sp, #4]
    529c:	ldr	r0, [sp, #36]	; 0x24
    52a0:	bl	1fec <__snprintf_chk@plt>
    52a4:	cmp	r0, #16
    52a8:	bhi	56f0 <ftello64@plt+0x36e0>
    52ac:	ldr	r8, [sp, #48]	; 0x30
    52b0:	mov	r0, r8
    52b4:	bl	1d94 <strlen@plt>
    52b8:	str	r8, [sp, #172]	; 0xac
    52bc:	str	r0, [sp, #176]	; 0xb0
    52c0:	ldr	r0, [sp, #32]
    52c4:	bl	1d94 <strlen@plt>
    52c8:	ldr	r2, [sp, #32]
    52cc:	ldr	r3, [pc, #1212]	; 5790 <ftello64@plt+0x3780>
    52d0:	str	r2, [sp, #180]	; 0xb4
    52d4:	ldr	r2, [sp, #44]	; 0x2c
    52d8:	str	r0, [sp, #184]	; 0xb8
    52dc:	ldr	r3, [r2, r3]
    52e0:	ldr	r8, [r3]
    52e4:	mov	r0, r8
    52e8:	bl	1d94 <strlen@plt>
    52ec:	str	r8, [sp, #188]	; 0xbc
    52f0:	ldr	r8, [pc, #1180]	; 5794 <ftello64@plt+0x3784>
    52f4:	add	r8, pc, r8
    52f8:	str	r0, [sp, #192]	; 0xc0
    52fc:	ldr	r0, [sp, #36]	; 0x24
    5300:	bl	1d94 <strlen@plt>
    5304:	ldr	r3, [sp, #36]	; 0x24
    5308:	str	r3, [sp, #196]	; 0xc4
    530c:	str	r0, [sp, #200]	; 0xc8
    5310:	mov	r0, r5
    5314:	bl	1d94 <strlen@plt>
    5318:	ldr	r3, [pc, #1144]	; 5798 <ftello64@plt+0x3788>
    531c:	str	r5, [sp, #204]	; 0xcc
    5320:	add	r3, pc, r3
    5324:	ldrb	r3, [r3, #12]
    5328:	cmp	r3, #0
    532c:	str	r0, [sp, #208]	; 0xd0
    5330:	addne	r0, r0, #1
    5334:	strne	r0, [sp, #208]	; 0xd0
    5338:	mov	r2, #16384	; 0x4000
    533c:	mov	r1, r6
    5340:	ldr	r0, [r8, #28]
    5344:	bl	1b60 <sendmsg@plt>
    5348:	cmp	r0, #0
    534c:	blt	5650 <ftello64@plt+0x3640>
    5350:	ldrb	r3, [fp, #12]
    5354:	cmp	r3, #0
    5358:	beq	5444 <ftello64@plt+0x3434>
    535c:	ldr	r2, [sp, #176]	; 0xb0
    5360:	ldr	r3, [sp, #184]	; 0xb8
    5364:	ldr	r1, [sp, #192]	; 0xc0
    5368:	add	r3, r2, r3
    536c:	ldr	ip, [sp, #200]	; 0xc8
    5370:	add	r3, r3, r1
    5374:	ldr	r1, [sp, #208]	; 0xd0
    5378:	add	r3, r3, ip
    537c:	add	r3, r3, r1
    5380:	cmp	r0, r3
    5384:	bcs	5444 <ftello64@plt+0x3434>
    5388:	cmp	r0, #0
    538c:	beq	5338 <ftello64@plt+0x3328>
    5390:	cmp	r0, r2
    5394:	ldr	r3, [sp, #172]	; 0xac
    5398:	movcc	r1, r0
    539c:	movcs	r1, r2
    53a0:	add	r3, r3, r1
    53a4:	str	r3, [sp, #172]	; 0xac
    53a8:	sub	r0, r0, r1
    53ac:	mov	r3, r9
    53b0:	add	lr, sp, #204	; 0xcc
    53b4:	sub	r2, r2, r1
    53b8:	str	r2, [sp, #176]	; 0xb0
    53bc:	cmp	r0, #0
    53c0:	beq	5338 <ftello64@plt+0x3328>
    53c4:	ldr	r2, [r3, #12]
    53c8:	ldr	ip, [r3, #8]
    53cc:	cmp	r2, r0
    53d0:	movcc	r1, r2
    53d4:	movcs	r1, r0
    53d8:	sub	r2, r2, r1
    53dc:	add	ip, ip, r1
    53e0:	str	r2, [r3, #12]
    53e4:	str	ip, [r3, #8]!
    53e8:	cmp	r3, lr
    53ec:	sub	r0, r0, r1
    53f0:	bne	53bc <ftello64@plt+0x33ac>
    53f4:	b	5338 <ftello64@plt+0x3328>
    53f8:	ldr	r3, [sp, #24]
    53fc:	str	r5, [sp, #4]
    5400:	str	r3, [sp]
    5404:	ldr	r1, [sp, #12]
    5408:	ldrd	r2, [sp, #16]
    540c:	mov	r0, sl
    5410:	bl	4288 <ftello64@plt+0x2278>
    5414:	adds	r3, r0, #11
    5418:	movne	r3, #1
    541c:	ands	r3, r3, r0, lsr #31
    5420:	bne	55fc <ftello64@plt+0x35ec>
    5424:	ldr	r3, [pc, #880]	; 579c <ftello64@plt+0x378c>
    5428:	add	r3, pc, r3
    542c:	ldr	r3, [r3, #8]
    5430:	sub	r3, r3, #5
    5434:	cmp	r3, #1
    5438:	bls	51a0 <ftello64@plt+0x3190>
    543c:	cmp	r0, #0
    5440:	ble	56bc <ftello64@plt+0x36ac>
    5444:	cmp	r4, #0
    5448:	bne	5138 <ftello64@plt+0x3128>
    544c:	ldr	r0, [sp, #12]
    5450:	ldr	r3, [sp, #28]
    5454:	cmp	r0, #0
    5458:	rsblt	r0, r0, #0
    545c:	ldr	r2, [sp, #276]	; 0x114
    5460:	ldr	r3, [r3]
    5464:	uxtb	r0, r0
    5468:	cmp	r2, r3
    546c:	rsb	r0, r0, #0
    5470:	bne	575c <ftello64@plt+0x374c>
    5474:	add	sp, sp, #284	; 0x11c
    5478:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    547c:	ldr	r3, [pc, #796]	; 57a0 <ftello64@plt+0x3790>
    5480:	add	r3, pc, r3
    5484:	ldr	r3, [r3, #8]
    5488:	sub	r3, r3, #2
    548c:	cmp	r3, #5
    5490:	addls	pc, pc, r3, lsl #2
    5494:	b	54c4 <ftello64@plt+0x34b4>
    5498:	b	54e4 <ftello64@plt+0x34d4>
    549c:	b	54c4 <ftello64@plt+0x34b4>
    54a0:	b	54e4 <ftello64@plt+0x34d4>
    54a4:	b	54c4 <ftello64@plt+0x34b4>
    54a8:	b	54e4 <ftello64@plt+0x34d4>
    54ac:	b	54e4 <ftello64@plt+0x34d4>
    54b0:	ldr	r6, [sp, #40]	; 0x28
    54b4:	ldr	r0, [r6, #24]
    54b8:	bl	8260 <ftello64@plt+0x6250>
    54bc:	str	r0, [r6, #24]
    54c0:	bl	89a8 <ftello64@plt+0x6998>
    54c4:	mov	r3, r5
    54c8:	ldr	r2, [sp, #20]
    54cc:	ldr	r1, [sp, #16]
    54d0:	mov	r0, sl
    54d4:	bl	89c4 <ftello64@plt+0x69b4>
    54d8:	b	5444 <ftello64@plt+0x3434>
    54dc:	cmp	r0, #0
    54e0:	bne	568c <ftello64@plt+0x367c>
    54e4:	add	r6, sp, #212	; 0xd4
    54e8:	mov	r0, r6
    54ec:	mov	r2, #40	; 0x28
    54f0:	mov	r1, #0
    54f4:	bl	1e18 <memset@plt>
    54f8:	ldr	r3, [sp, #40]	; 0x28
    54fc:	ldr	r3, [r3, #24]
    5500:	cmp	r3, #0
    5504:	blt	54c4 <ftello64@plt+0x34b4>
    5508:	ldr	r2, [pc, #660]	; 57a4 <ftello64@plt+0x3794>
    550c:	mov	r3, #15
    5510:	add	r2, pc, r2
    5514:	add	r8, sp, #152	; 0x98
    5518:	stm	sp, {r2, sl}
    551c:	mov	r0, r8
    5520:	mov	r1, r3
    5524:	mov	r2, #1
    5528:	bl	1fec <__snprintf_chk@plt>
    552c:	cmp	r0, #14
    5530:	bhi	5714 <ftello64@plt+0x3704>
    5534:	bl	4930 <ftello64@plt+0x2920>
    5538:	ldr	r2, [pc, #616]	; 57a8 <ftello64@plt+0x3798>
    553c:	mov	r3, #17
    5540:	add	r2, pc, r2
    5544:	add	r9, sp, #172	; 0xac
    5548:	str	r2, [sp]
    554c:	mov	r1, r3
    5550:	mov	r2, #1
    5554:	str	r0, [sp, #4]
    5558:	mov	r0, r9
    555c:	bl	1fec <__snprintf_chk@plt>
    5560:	cmp	r0, #16
    5564:	bhi	5738 <ftello64@plt+0x3728>
    5568:	mov	r0, r8
    556c:	bl	1d94 <strlen@plt>
    5570:	ldr	r2, [sp, #44]	; 0x2c
    5574:	ldr	r3, [pc, #532]	; 5790 <ftello64@plt+0x3780>
    5578:	str	r8, [sp, #212]	; 0xd4
    557c:	str	r0, [sp, #216]	; 0xd8
    5580:	ldr	r3, [r2, r3]
    5584:	ldr	r8, [r3]
    5588:	mov	r0, r8
    558c:	bl	1d94 <strlen@plt>
    5590:	str	r8, [sp, #220]	; 0xdc
    5594:	str	r0, [sp, #224]	; 0xe0
    5598:	mov	r0, r9
    559c:	bl	1d94 <strlen@plt>
    55a0:	str	r9, [sp, #228]	; 0xe4
    55a4:	str	r0, [sp, #232]	; 0xe8
    55a8:	mov	r0, r5
    55ac:	bl	1d94 <strlen@plt>
    55b0:	ldr	r3, [sp, #52]	; 0x34
    55b4:	str	r5, [sp, #236]	; 0xec
    55b8:	mov	r2, #5
    55bc:	str	r0, [sp, #240]	; 0xf0
    55c0:	ldm	r3, {r0, r1}
    55c4:	add	r3, sp, #244	; 0xf4
    55c8:	stm	r3, {r0, r1}
    55cc:	ldr	r3, [sp, #40]	; 0x28
    55d0:	mov	r1, r6
    55d4:	ldr	r0, [r3, #24]
    55d8:	bl	1e84 <writev@plt>
    55dc:	cmp	r0, #0
    55e0:	bge	5444 <ftello64@plt+0x3434>
    55e4:	bl	1de8 <__errno_location@plt>
    55e8:	ldr	r3, [r0]
    55ec:	cmp	r3, #0
    55f0:	bgt	54b0 <ftello64@plt+0x34a0>
    55f4:	bne	5444 <ftello64@plt+0x3434>
    55f8:	b	54c4 <ftello64@plt+0x34b4>
    55fc:	ldr	r6, [pc, #424]	; 57ac <ftello64@plt+0x379c>
    5600:	add	r6, pc, r6
    5604:	ldr	r0, [r6]
    5608:	bl	8260 <ftello64@plt+0x6250>
    560c:	ldr	r3, [pc, #412]	; 57b0 <ftello64@plt+0x37a0>
    5610:	add	r3, pc, r3
    5614:	ldr	r3, [r3, #8]
    5618:	sub	r2, r3, #5
    561c:	cmp	r2, #1
    5620:	str	r0, [r6]
    5624:	bls	51a0 <ftello64@plt+0x3190>
    5628:	sub	r3, r3, #2
    562c:	cmp	r3, #5
    5630:	addls	pc, pc, r3, lsl #2
    5634:	b	54c4 <ftello64@plt+0x34b4>
    5638:	b	568c <ftello64@plt+0x367c>
    563c:	b	54c4 <ftello64@plt+0x34b4>
    5640:	b	568c <ftello64@plt+0x367c>
    5644:	b	54c4 <ftello64@plt+0x34b4>
    5648:	b	568c <ftello64@plt+0x367c>
    564c:	b	568c <ftello64@plt+0x367c>
    5650:	bl	1de8 <__errno_location@plt>
    5654:	ldr	r0, [r0]
    5658:	cmp	r0, #11
    565c:	cmpne	r0, #0
    5660:	rsb	r0, r0, #0
    5664:	ble	543c <ftello64@plt+0x342c>
    5668:	ldr	r6, [pc, #324]	; 57b4 <ftello64@plt+0x37a4>
    566c:	add	r6, pc, r6
    5670:	ldr	r0, [r6, #28]
    5674:	bl	8260 <ftello64@plt+0x6250>
    5678:	ldr	r3, [pc, #312]	; 57b8 <ftello64@plt+0x37a8>
    567c:	add	r3, pc, r3
    5680:	ldr	r3, [r3, #8]
    5684:	str	r0, [r6, #28]
    5688:	b	5628 <ftello64@plt+0x3618>
    568c:	bl	4cac <ftello64@plt+0x2c9c>
    5690:	b	54e4 <ftello64@plt+0x34d4>
    5694:	ldr	r3, [pc, #288]	; 57bc <ftello64@plt+0x37ac>
    5698:	ldr	r1, [pc, #288]	; 57c0 <ftello64@plt+0x37b0>
    569c:	ldr	r0, [pc, #288]	; 57c4 <ftello64@plt+0x37b4>
    56a0:	add	r3, pc, r3
    56a4:	ldr	r2, [pc, #284]	; 57c8 <ftello64@plt+0x37b8>
    56a8:	add	r3, r3, #148	; 0x94
    56ac:	add	r1, pc, r1
    56b0:	add	r0, pc, r0
    56b4:	bl	5878 <ftello64@plt+0x3868>
    56b8:	mov	r0, #0
    56bc:	ldr	r3, [pc, #264]	; 57cc <ftello64@plt+0x37bc>
    56c0:	add	r3, pc, r3
    56c4:	ldr	r3, [r3, #8]
    56c8:	sub	r3, r3, #2
    56cc:	cmp	r3, #5
    56d0:	addls	pc, pc, r3, lsl #2
    56d4:	b	54c4 <ftello64@plt+0x34b4>
    56d8:	b	54dc <ftello64@plt+0x34cc>
    56dc:	b	54c4 <ftello64@plt+0x34b4>
    56e0:	b	54dc <ftello64@plt+0x34cc>
    56e4:	b	54c4 <ftello64@plt+0x34b4>
    56e8:	b	54dc <ftello64@plt+0x34cc>
    56ec:	b	54dc <ftello64@plt+0x34cc>
    56f0:	ldr	r3, [pc, #216]	; 57d0 <ftello64@plt+0x37c0>
    56f4:	ldr	r1, [pc, #216]	; 57d4 <ftello64@plt+0x37c4>
    56f8:	ldr	r0, [pc, #216]	; 57d8 <ftello64@plt+0x37c8>
    56fc:	add	r3, pc, r3
    5700:	ldr	r2, [pc, #212]	; 57dc <ftello64@plt+0x37cc>
    5704:	add	r3, r3, #148	; 0x94
    5708:	add	r1, pc, r1
    570c:	add	r0, pc, r0
    5710:	bl	5878 <ftello64@plt+0x3868>
    5714:	ldr	r3, [pc, #196]	; 57e0 <ftello64@plt+0x37d0>
    5718:	ldr	r1, [pc, #196]	; 57e4 <ftello64@plt+0x37d4>
    571c:	ldr	r0, [pc, #196]	; 57e8 <ftello64@plt+0x37d8>
    5720:	add	r3, pc, r3
    5724:	ldr	r2, [pc, #192]	; 57ec <ftello64@plt+0x37dc>
    5728:	add	r3, r3, #164	; 0xa4
    572c:	add	r1, pc, r1
    5730:	add	r0, pc, r0
    5734:	bl	5878 <ftello64@plt+0x3868>
    5738:	ldr	r3, [pc, #176]	; 57f0 <ftello64@plt+0x37e0>
    573c:	ldr	r1, [pc, #176]	; 57f4 <ftello64@plt+0x37e4>
    5740:	ldr	r0, [pc, #176]	; 57f8 <ftello64@plt+0x37e8>
    5744:	add	r3, pc, r3
    5748:	ldr	r2, [pc, #172]	; 57fc <ftello64@plt+0x37ec>
    574c:	add	r3, r3, #164	; 0xa4
    5750:	add	r1, pc, r1
    5754:	add	r0, pc, r0
    5758:	bl	5878 <ftello64@plt+0x3868>
    575c:	bl	1b9c <__stack_chk_fail@plt>
    5760:	andeq	lr, r1, r4, ror #25
    5764:	andeq	r0, r0, r8, lsl r2
    5768:	strdeq	lr, [r1], -ip
    576c:			; <UNDEFINED> instruction: 0x0001efb8
    5770:	andeq	lr, r1, r4, ror #29
    5774:	andeq	fp, r0, ip, ror #31
    5778:	andeq	lr, r1, r8, asr pc
    577c:	andeq	lr, r1, r0, asr #28
    5780:	andeq	fp, r0, ip, lsl pc
    5784:	andeq	r4, pc, r0, asr #4
    5788:	andeq	fp, r0, r0, lsl #30
    578c:	andeq	fp, r0, r8, ror #29
    5790:	andeq	r0, r0, r0, asr #4
    5794:	andeq	lr, r1, r8, lsl #26
    5798:	andeq	lr, r1, ip, lsr #27
    579c:	andeq	lr, r1, r4, lsr #25
    57a0:	andeq	lr, r1, ip, asr #24
    57a4:	andeq	fp, r0, r4, lsl #24
    57a8:	andeq	fp, r0, ip, lsr #24
    57ac:	strdeq	lr, [r1], -ip
    57b0:			; <UNDEFINED> instruction: 0x0001eabc
    57b4:	muleq	r1, r0, r9
    57b8:	andeq	lr, r1, r0, asr sl
    57bc:	andeq	fp, r0, ip, asr #3
    57c0:	andeq	fp, r0, r0, ror sl
    57c4:	andeq	fp, r0, r0, lsl #21
    57c8:	muleq	r0, r9, r1
    57cc:	andeq	lr, r1, ip, lsl #20
    57d0:	andeq	fp, r0, r0, ror r1
    57d4:	andeq	fp, r0, r4, lsl sl
    57d8:	andeq	fp, r0, r8, ror #20
    57dc:	andeq	r0, r0, r2, lsr #3
    57e0:	andeq	fp, r0, ip, asr #2
    57e4:	strdeq	fp, [r0], -r0
    57e8:	andeq	fp, r0, r0, lsl #20
    57ec:	andeq	r0, r0, lr, asr #3
    57f0:	andeq	fp, r0, r8, lsr #2
    57f4:	andeq	fp, r0, ip, asr #19
    57f8:	andeq	fp, r0, r0, lsr #20
    57fc:	andeq	r0, r0, pc, asr #3
    5800:	push	{r4, r5, r6, r7, r8, lr}
    5804:	sub	sp, sp, #24
    5808:	ldr	r4, [pc, #100]	; 5874 <ftello64@plt+0x3864>
    580c:	ldr	r7, [sp, #48]	; 0x30
    5810:	ldr	ip, [sp, #52]	; 0x34
    5814:	add	r4, pc, r4
    5818:	mov	r6, r3
    581c:	add	r4, r4, #16
    5820:	mov	r3, #2048	; 0x800
    5824:	mov	r5, r2
    5828:	str	r2, [sp, #8]
    582c:	mov	r8, r0
    5830:	str	r1, [sp, #4]
    5834:	str	r6, [sp, #12]
    5838:	mov	r1, r3
    583c:	mov	r0, r4
    5840:	str	r7, [sp, #16]
    5844:	str	ip, [sp]
    5848:	mov	r2, #1
    584c:	bl	1fec <__snprintf_chk@plt>
    5850:	str	r4, [sp, #52]	; 0x34
    5854:	str	r7, [sp, #48]	; 0x30
    5858:	mov	r3, r6
    585c:	mov	r2, r5
    5860:	mov	r0, r8
    5864:	mov	r1, #0
    5868:	add	sp, sp, #24
    586c:	pop	{r4, r5, r6, r7, r8, lr}
    5870:	b	50b4 <ftello64@plt+0x30a4>
    5874:			; <UNDEFINED> instruction: 0x0001e8b8
    5878:	push	{r7, lr}
    587c:	sub	sp, sp, #8
    5880:	mov	r7, r3
    5884:	mov	r4, r0
    5888:	mov	r5, r1
    588c:	mov	r6, r2
    5890:	bl	4d20 <ftello64@plt+0x2d10>
    5894:	ldr	r3, [pc, #56]	; 58d4 <ftello64@plt+0x38c4>
    5898:	add	r3, pc, r3
    589c:	ldr	r3, [r3, #36]	; 0x24
    58a0:	cmp	r3, #1
    58a4:	bgt	58ac <ftello64@plt+0x389c>
    58a8:	bl	1fb0 <abort@plt>
    58ac:	ldr	r0, [pc, #36]	; 58d8 <ftello64@plt+0x38c8>
    58b0:	str	r7, [sp]
    58b4:	add	r0, pc, r0
    58b8:	str	r0, [sp, #4]
    58bc:	mov	r3, r6
    58c0:	mov	r2, r5
    58c4:	mov	r1, r4
    58c8:	mov	r0, #2
    58cc:	bl	5800 <ftello64@plt+0x37f0>
    58d0:	b	58a8 <ftello64@plt+0x3898>
    58d4:	andeq	lr, r1, r4, ror #14
    58d8:	andeq	fp, r0, ip, ror #17
    58dc:	ldr	r3, [pc, #924]	; 5c80 <ftello64@plt+0x3c70>
    58e0:	ldr	r2, [pc, #924]	; 5c84 <ftello64@plt+0x3c74>
    58e4:	add	r3, pc, r3
    58e8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
    58ec:	add	fp, sp, #28
    58f0:	sub	sp, sp, #32
    58f4:	ldr	r6, [r3, r2]
    58f8:	ldr	r2, [pc, #904]	; 5c88 <ftello64@plt+0x3c78>
    58fc:	ldr	r3, [pc, #904]	; 5c8c <ftello64@plt+0x3c7c>
    5900:	ldr	r1, [r6]
    5904:	add	r2, pc, r2
    5908:	add	r3, pc, r3
    590c:	mov	r4, #0
    5910:	str	r1, [fp, #-32]	; 0xffffffe0
    5914:	str	r2, [fp, #-52]	; 0xffffffcc
    5918:	ldr	r1, [pc, #880]	; 5c90 <ftello64@plt+0x3c80>
    591c:	ldr	r2, [pc, #880]	; 5c94 <ftello64@plt+0x3c84>
    5920:	str	r3, [fp, #-48]	; 0xffffffd0
    5924:	ldr	r3, [pc, #876]	; 5c98 <ftello64@plt+0x3c88>
    5928:	mov	r5, r4
    592c:	add	r4, r4, #1
    5930:	mov	r7, r0
    5934:	add	r1, pc, r1
    5938:	add	r2, pc, r2
    593c:	add	r3, pc, r3
    5940:	mov	r0, #4
    5944:	cmp	r4, #5
    5948:	str	r1, [fp, #-44]	; 0xffffffd4
    594c:	str	r2, [fp, #-40]	; 0xffffffd8
    5950:	sub	r8, fp, #52	; 0x34
    5954:	str	r3, [fp, #-36]	; 0xffffffdc
    5958:	add	r5, r5, r0
    595c:	beq	5980 <ftello64@plt+0x3970>
    5960:	ldr	r0, [r8, r4, lsl #2]
    5964:	cmp	r0, #0
    5968:	beq	5980 <ftello64@plt+0x3970>
    596c:	bl	1d94 <strlen@plt>
    5970:	add	r4, r4, #1
    5974:	cmp	r4, #5
    5978:	add	r5, r5, r0
    597c:	bne	5960 <ftello64@plt+0x3950>
    5980:	add	r3, r5, #1
    5984:	cmp	r3, #4194304	; 0x400000
    5988:	bhi	5b80 <ftello64@plt+0x3b70>
    598c:	add	r5, r5, #15
    5990:	bic	r5, r5, #7
    5994:	sub	sp, sp, r5
    5998:	ldr	r1, [pc, #764]	; 5c9c <ftello64@plt+0x3c8c>
    599c:	add	r8, sp, #8
    59a0:	add	r1, pc, r1
    59a4:	mov	r0, r8
    59a8:	mov	r4, #0
    59ac:	sub	r5, fp, #52	; 0x34
    59b0:	add	r4, r4, #1
    59b4:	bl	1b84 <stpcpy@plt>
    59b8:	cmp	r4, #5
    59bc:	beq	59cc <ftello64@plt+0x39bc>
    59c0:	ldr	r1, [r5, r4, lsl #2]
    59c4:	cmp	r1, #0
    59c8:	bne	59b0 <ftello64@plt+0x39a0>
    59cc:	ldr	r3, [pc, #716]	; 5ca0 <ftello64@plt+0x3c90>
    59d0:	mov	r4, #0
    59d4:	add	r3, pc, r3
    59d8:	ldr	r1, [pc, #708]	; 5ca4 <ftello64@plt+0x3c94>
    59dc:	ldr	r2, [pc, #708]	; 5ca8 <ftello64@plt+0x3c98>
    59e0:	str	r3, [fp, #-52]	; 0xffffffcc
    59e4:	ldr	r3, [pc, #704]	; 5cac <ftello64@plt+0x3c9c>
    59e8:	mov	r5, r4
    59ec:	add	r4, r4, #1
    59f0:	add	r1, pc, r1
    59f4:	add	r2, pc, r2
    59f8:	add	r3, pc, r3
    59fc:	mov	r0, #12
    5a00:	cmp	r4, #4
    5a04:	str	r1, [fp, #-48]	; 0xffffffd0
    5a08:	str	r2, [fp, #-44]	; 0xffffffd4
    5a0c:	sub	r9, fp, #52	; 0x34
    5a10:	str	r3, [fp, #-40]	; 0xffffffd8
    5a14:	add	r5, r5, r0
    5a18:	beq	5a3c <ftello64@plt+0x3a2c>
    5a1c:	ldr	r0, [r9, r4, lsl #2]
    5a20:	cmp	r0, #0
    5a24:	beq	5a3c <ftello64@plt+0x3a2c>
    5a28:	bl	1d94 <strlen@plt>
    5a2c:	add	r4, r4, #1
    5a30:	cmp	r4, #4
    5a34:	add	r5, r5, r0
    5a38:	bne	5a1c <ftello64@plt+0x3a0c>
    5a3c:	add	r3, r5, #1
    5a40:	cmp	r3, #4194304	; 0x400000
    5a44:	bhi	5ba4 <ftello64@plt+0x3b94>
    5a48:	add	r5, r5, #15
    5a4c:	bic	r5, r5, #7
    5a50:	sub	sp, sp, r5
    5a54:	ldr	r1, [pc, #596]	; 5cb0 <ftello64@plt+0x3ca0>
    5a58:	add	r5, sp, #8
    5a5c:	add	r1, pc, r1
    5a60:	mov	r0, r5
    5a64:	mov	r4, #0
    5a68:	sub	r9, fp, #52	; 0x34
    5a6c:	add	r4, r4, #1
    5a70:	bl	1b84 <stpcpy@plt>
    5a74:	cmp	r4, #4
    5a78:	beq	5a88 <ftello64@plt+0x3a78>
    5a7c:	ldr	r1, [r9, r4, lsl #2]
    5a80:	cmp	r1, #0
    5a84:	bne	5a6c <ftello64@plt+0x3a5c>
    5a88:	ldr	r4, [pc, #548]	; 5cb4 <ftello64@plt+0x3ca4>
    5a8c:	ldrb	r2, [r5]
    5a90:	add	r4, pc, r4
    5a94:	ldr	r3, [r4, #44]	; 0x2c
    5a98:	cmp	r2, #0
    5a9c:	moveq	r5, r8
    5aa0:	cmp	r3, #0
    5aa4:	blt	5b20 <ftello64@plt+0x3b10>
    5aa8:	ldr	r3, [pc, #520]	; 5cb8 <ftello64@plt+0x3ca8>
    5aac:	add	r3, pc, r3
    5ab0:	ldr	r3, [r3, #44]	; 0x2c
    5ab4:	cmp	r3, #0
    5ab8:	bne	5aec <ftello64@plt+0x3adc>
    5abc:	mov	r0, r5
    5ac0:	bl	1b90 <strdup@plt>
    5ac4:	cmp	r0, #0
    5ac8:	strne	r0, [r7]
    5acc:	ldr	r2, [fp, #-32]	; 0xffffffe0
    5ad0:	ldr	r3, [r6]
    5ad4:	movne	r0, #0
    5ad8:	mvneq	r0, #11
    5adc:	cmp	r2, r3
    5ae0:	bne	5c64 <ftello64@plt+0x3c54>
    5ae4:	sub	sp, fp, #28
    5ae8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
    5aec:	ldr	r2, [pc, #456]	; 5cbc <ftello64@plt+0x3cac>
    5af0:	mov	r0, #0
    5af4:	add	r2, pc, r2
    5af8:	str	r2, [sp]
    5afc:	str	r0, [sp, #4]
    5b00:	ldr	r2, [pc, #440]	; 5cc0 <ftello64@plt+0x3cb0>
    5b04:	ldr	r0, [pc, #440]	; 5cc4 <ftello64@plt+0x3cb4>
    5b08:	mov	r3, r5
    5b0c:	mov	r1, r8
    5b10:	add	r2, pc, r2
    5b14:	add	r0, pc, r0
    5b18:	bl	46b8 <ftello64@plt+0x26a8>
    5b1c:	b	5ac4 <ftello64@plt+0x3ab4>
    5b20:	ldr	r0, [pc, #416]	; 5cc8 <ftello64@plt+0x3cb8>
    5b24:	add	r0, pc, r0
    5b28:	bl	4bdc <ftello64@plt+0x2bcc>
    5b2c:	cmp	r0, #0
    5b30:	strge	r0, [r4, #44]	; 0x2c
    5b34:	bge	5aa8 <ftello64@plt+0x3a98>
    5b38:	ldr	r3, [r4, #48]	; 0x30
    5b3c:	cmp	r3, #0
    5b40:	blt	5bc8 <ftello64@plt+0x3bb8>
    5b44:	ldr	r3, [pc, #384]	; 5ccc <ftello64@plt+0x3cbc>
    5b48:	add	r3, pc, r3
    5b4c:	ldr	r3, [r3, #48]	; 0x30
    5b50:	cmp	r3, #0
    5b54:	beq	5b70 <ftello64@plt+0x3b60>
    5b58:	ldr	r3, [pc, #368]	; 5cd0 <ftello64@plt+0x3cc0>
    5b5c:	add	r3, pc, r3
    5b60:	ldr	r3, [r3, #2064]	; 0x810
    5b64:	cmp	r3, #0
    5b68:	movgt	r3, #0
    5b6c:	movle	r3, #1
    5b70:	ldr	r2, [pc, #348]	; 5cd4 <ftello64@plt+0x3cc4>
    5b74:	add	r2, pc, r2
    5b78:	str	r3, [r2, #44]	; 0x2c
    5b7c:	b	5aa8 <ftello64@plt+0x3a98>
    5b80:	ldr	r3, [pc, #336]	; 5cd8 <ftello64@plt+0x3cc8>
    5b84:	ldr	r1, [pc, #336]	; 5cdc <ftello64@plt+0x3ccc>
    5b88:	ldr	r0, [pc, #336]	; 5ce0 <ftello64@plt+0x3cd0>
    5b8c:	add	r3, pc, r3
    5b90:	mov	r2, #129	; 0x81
    5b94:	add	r3, r3, #180	; 0xb4
    5b98:	add	r1, pc, r1
    5b9c:	add	r0, pc, r0
    5ba0:	bl	5878 <ftello64@plt+0x3868>
    5ba4:	ldr	r3, [pc, #312]	; 5ce4 <ftello64@plt+0x3cd4>
    5ba8:	ldr	r1, [pc, #312]	; 5ce8 <ftello64@plt+0x3cd8>
    5bac:	ldr	r0, [pc, #312]	; 5cec <ftello64@plt+0x3cdc>
    5bb0:	add	r3, pc, r3
    5bb4:	mov	r2, #130	; 0x82
    5bb8:	add	r3, r3, #180	; 0xb4
    5bbc:	add	r1, pc, r1
    5bc0:	add	r0, pc, r0
    5bc4:	bl	5878 <ftello64@plt+0x3868>
    5bc8:	ldr	r0, [pc, #288]	; 5cf0 <ftello64@plt+0x3ce0>
    5bcc:	add	r0, pc, r0
    5bd0:	bl	4bdc <ftello64@plt+0x2bcc>
    5bd4:	cmp	r0, #0
    5bd8:	strge	r0, [r4, #48]	; 0x30
    5bdc:	bge	5b44 <ftello64@plt+0x3b34>
    5be0:	bl	4930 <ftello64@plt+0x2920>
    5be4:	cmp	r0, #1
    5be8:	beq	5c2c <ftello64@plt+0x3c1c>
    5bec:	ldr	r3, [r4, #52]	; 0x34
    5bf0:	cmp	r3, #0
    5bf4:	blt	5c40 <ftello64@plt+0x3c30>
    5bf8:	ldr	r3, [pc, #244]	; 5cf4 <ftello64@plt+0x3ce4>
    5bfc:	add	r3, pc, r3
    5c00:	ldr	r3, [r3, #52]	; 0x34
    5c04:	cmp	r3, #0
    5c08:	moveq	r0, #1
    5c0c:	beq	5c14 <ftello64@plt+0x3c04>
    5c10:	bl	2020 <ftello64@plt+0x10>
    5c14:	ldr	r2, [pc, #220]	; 5cf8 <ftello64@plt+0x3ce8>
    5c18:	eor	r3, r0, #1
    5c1c:	add	r2, pc, r2
    5c20:	uxtb	r3, r3
    5c24:	str	r3, [r2, #48]	; 0x30
    5c28:	b	5b44 <ftello64@plt+0x3b34>
    5c2c:	bl	2020 <ftello64@plt+0x10>
    5c30:	eor	r3, r0, #1
    5c34:	uxtb	r3, r3
    5c38:	str	r3, [r4, #48]	; 0x30
    5c3c:	b	5b44 <ftello64@plt+0x3b34>
    5c40:	mov	r0, #1
    5c44:	bl	1f8c <isatty@plt>
    5c48:	cmp	r0, #0
    5c4c:	movle	r0, #0
    5c50:	bgt	5c68 <ftello64@plt+0x3c58>
    5c54:	ldr	r3, [pc, #160]	; 5cfc <ftello64@plt+0x3cec>
    5c58:	add	r3, pc, r3
    5c5c:	str	r0, [r3, #52]	; 0x34
    5c60:	b	5bf8 <ftello64@plt+0x3be8>
    5c64:	bl	1b9c <__stack_chk_fail@plt>
    5c68:	mov	r0, #2
    5c6c:	bl	1f8c <isatty@plt>
    5c70:	cmp	r0, #0
    5c74:	movle	r0, #0
    5c78:	movgt	r0, #1
    5c7c:	b	5c54 <ftello64@plt+0x3c44>
    5c80:	andeq	lr, r1, r4, asr #9
    5c84:	andeq	r0, r0, r8, lsl r2
    5c88:	ldrdeq	fp, [r0], -r8
    5c8c:	ldrdeq	fp, [r0], -ip
    5c90:	andeq	fp, r0, r0, asr #17
    5c94:	andeq	fp, r0, r0, asr #17
    5c98:	andeq	fp, r0, r0, ror lr
    5c9c:	andeq	fp, r0, ip, lsr r8
    5ca0:	andeq	fp, r0, r0, lsl r8
    5ca4:	andeq	fp, r0, r4, lsl #16
    5ca8:	andeq	fp, r0, r4, lsl #16
    5cac:	andeq	fp, r0, r4, asr #16
    5cb0:	andeq	fp, r0, r8, lsl #15
    5cb4:	andeq	lr, r1, ip, ror #10
    5cb8:	andeq	lr, r1, r0, asr r5
    5cbc:	andeq	fp, r0, r0, lsl #15
    5cc0:	andeq	fp, r0, r8, asr r7
    5cc4:	andeq	fp, r0, r8, asr r7
    5cc8:	andeq	fp, r0, r4, lsr #14
    5ccc:			; <UNDEFINED> instruction: 0x0001e4b4
    5cd0:	andeq	lr, r1, r0, ror r5
    5cd4:	andeq	lr, r1, r8, lsl #9
    5cd8:	andeq	sl, r0, r0, ror #25
    5cdc:	andeq	fp, r0, r4, ror #12
    5ce0:	andeq	fp, r0, r0, lsl #13
    5ce4:			; <UNDEFINED> instruction: 0x0000acbc
    5ce8:	andeq	fp, r0, r0, asr #12
    5cec:	andeq	fp, r0, ip, asr r6
    5cf0:	andeq	fp, r0, ip, lsl #13
    5cf4:	andeq	lr, r1, r0, lsl #8
    5cf8:	andeq	lr, r1, r0, ror #7
    5cfc:	andeq	lr, r1, r4, lsr #7
    5d00:	ldr	r3, [r1]
    5d04:	cmp	r3, r2
    5d08:	bcs	5d48 <ftello64@plt+0x3d38>
    5d0c:	push	{r4, r5, r6, lr}
    5d10:	lsl	r5, r2, #1
    5d14:	cmp	r5, #64	; 0x40
    5d18:	movcc	r5, #64	; 0x40
    5d1c:	cmp	r2, r5
    5d20:	bhi	5d50 <ftello64@plt+0x3d40>
    5d24:	mov	r6, r0
    5d28:	mov	r4, r1
    5d2c:	ldr	r0, [r0]
    5d30:	mov	r1, r5
    5d34:	bl	1bf0 <realloc@plt>
    5d38:	cmp	r0, #0
    5d3c:	strne	r0, [r6]
    5d40:	strne	r5, [r4]
    5d44:	pop	{r4, r5, r6, pc}
    5d48:	ldr	r0, [r0]
    5d4c:	bx	lr
    5d50:	mov	r0, #0
    5d54:	pop	{r4, r5, r6, pc}
    5d58:	ldr	r3, [pc, #540]	; 5f7c <ftello64@plt+0x3f6c>
    5d5c:	ldr	ip, [pc, #540]	; 5f80 <ftello64@plt+0x3f70>
    5d60:	add	r3, pc, r3
    5d64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5d68:	mov	sl, r1
    5d6c:	ldr	r1, [r3, ip]
    5d70:	sub	sp, sp, #36	; 0x24
    5d74:	mov	r4, #0
    5d78:	ldr	r3, [r1]
    5d7c:	subs	r7, r0, #0
    5d80:	str	r1, [sp, #12]
    5d84:	str	r2, [sp, #8]
    5d88:	str	r4, [sp, #20]
    5d8c:	str	r3, [sp, #28]
    5d90:	str	r4, [sp, #24]
    5d94:	beq	5f20 <ftello64@plt+0x3f10>
    5d98:	add	r3, sp, #24
    5d9c:	add	r1, sp, #20
    5da0:	mov	r0, r3
    5da4:	mov	r2, #1
    5da8:	str	r1, [sp]
    5dac:	str	r3, [sp, #4]
    5db0:	bl	5d00 <ftello64@plt+0x3cf0>
    5db4:	cmp	r0, #0
    5db8:	mvneq	r4, #11
    5dbc:	ldreq	r0, [sp, #24]
    5dc0:	beq	5ee0 <ftello64@plt+0x3ed0>
    5dc4:	mov	r0, r7
    5dc8:	bl	1f14 <flockfile@plt>
    5dcc:	bl	1de8 <__errno_location@plt>
    5dd0:	mov	r6, r4
    5dd4:	mov	r5, r4
    5dd8:	mov	r9, r4
    5ddc:	mov	r8, r0
    5de0:	b	5e54 <ftello64@plt+0x3e44>
    5de4:	cmp	sl, #1
    5de8:	uxtb	fp, r0
    5dec:	beq	5e00 <ftello64@plt+0x3df0>
    5df0:	cmp	fp, #10
    5df4:	beq	5e98 <ftello64@plt+0x3e88>
    5df8:	cmp	fp, #13
    5dfc:	beq	5f10 <ftello64@plt+0x3f00>
    5e00:	tst	r6, #1
    5e04:	bne	5eac <ftello64@plt+0x3e9c>
    5e08:	cmp	fp, #0
    5e0c:	cmpne	r6, #0
    5e10:	bne	5eac <ftello64@plt+0x3e9c>
    5e14:	cmp	fp, #0
    5e18:	beq	5f04 <ftello64@plt+0x3ef4>
    5e1c:	add	r2, r5, #2
    5e20:	ldr	r1, [sp]
    5e24:	ldr	r0, [sp, #4]
    5e28:	bl	5d00 <ftello64@plt+0x3cf0>
    5e2c:	cmp	r0, #0
    5e30:	beq	5f68 <ftello64@plt+0x3f58>
    5e34:	ldr	r2, [sp, #24]
    5e38:	strb	fp, [r2, r5]
    5e3c:	add	r5, r5, #1
    5e40:	cmp	r5, #1048576	; 0x100000
    5e44:	beq	5f18 <ftello64@plt+0x3f08>
    5e48:	add	r4, r4, #1
    5e4c:	cmn	r4, #-2147483647	; 0x80000001
    5e50:	beq	5f18 <ftello64@plt+0x3f08>
    5e54:	str	r9, [r8]
    5e58:	mov	r0, r7
    5e5c:	bl	1e3c <fgetc@plt>
    5e60:	cmn	r0, #1
    5e64:	bne	5de4 <ftello64@plt+0x3dd4>
    5e68:	mov	r0, r7
    5e6c:	bl	1b0c <ferror@plt>
    5e70:	cmp	r0, #0
    5e74:	beq	5ec0 <ftello64@plt+0x3eb0>
    5e78:	ldr	r4, [r8]
    5e7c:	cmp	r4, #0
    5e80:	ble	5f70 <ftello64@plt+0x3f60>
    5e84:	rsb	r4, r4, #0
    5e88:	mov	r0, r7
    5e8c:	bl	1c14 <funlockfile@plt>
    5e90:	ldr	r0, [sp, #24]
    5e94:	b	5ee0 <ftello64@plt+0x3ed0>
    5e98:	mov	r2, #2
    5e9c:	tst	r6, #1
    5ea0:	bne	5eac <ftello64@plt+0x3e9c>
    5ea4:	tst	r6, r2
    5ea8:	beq	5f08 <ftello64@plt+0x3ef8>
    5eac:	mov	r0, fp
    5eb0:	mov	r1, r7
    5eb4:	bl	1ddc <ungetc@plt>
    5eb8:	cmn	r0, #1
    5ebc:	beq	5f44 <ftello64@plt+0x3f34>
    5ec0:	mov	r0, r7
    5ec4:	bl	1c14 <funlockfile@plt>
    5ec8:	ldr	r3, [sp, #24]
    5ecc:	mov	r0, #0
    5ed0:	ldr	r2, [sp, #8]
    5ed4:	strb	r0, [r3, r5]
    5ed8:	ldr	r3, [sp, #24]
    5edc:	str	r3, [r2]
    5ee0:	bl	1b00 <free@plt>
    5ee4:	ldr	r3, [sp, #12]
    5ee8:	ldr	r2, [sp, #28]
    5eec:	mov	r0, r4
    5ef0:	ldr	r3, [r3]
    5ef4:	cmp	r2, r3
    5ef8:	bne	5f78 <ftello64@plt+0x3f68>
    5efc:	add	sp, sp, #36	; 0x24
    5f00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5f04:	mov	r2, #1
    5f08:	orr	r6, r6, r2
    5f0c:	b	5e40 <ftello64@plt+0x3e30>
    5f10:	mov	r2, #4
    5f14:	b	5e9c <ftello64@plt+0x3e8c>
    5f18:	mvn	r4, #104	; 0x68
    5f1c:	b	5e88 <ftello64@plt+0x3e78>
    5f20:	ldr	r3, [pc, #92]	; 5f84 <ftello64@plt+0x3f74>
    5f24:	ldr	r1, [pc, #92]	; 5f88 <ftello64@plt+0x3f78>
    5f28:	ldr	r0, [pc, #92]	; 5f8c <ftello64@plt+0x3f7c>
    5f2c:	add	r3, pc, r3
    5f30:	mov	r2, #700	; 0x2bc
    5f34:	add	r3, r3, #200	; 0xc8
    5f38:	add	r1, pc, r1
    5f3c:	add	r0, pc, r0
    5f40:	bl	5878 <ftello64@plt+0x3868>
    5f44:	ldr	r3, [pc, #68]	; 5f90 <ftello64@plt+0x3f80>
    5f48:	ldr	r1, [pc, #68]	; 5f94 <ftello64@plt+0x3f84>
    5f4c:	ldr	r0, [pc, #68]	; 5f98 <ftello64@plt+0x3f88>
    5f50:	add	r3, pc, r3
    5f54:	ldr	r2, [pc, #64]	; 5f9c <ftello64@plt+0x3f8c>
    5f58:	add	r3, r3, #200	; 0xc8
    5f5c:	add	r1, pc, r1
    5f60:	add	r0, pc, r0
    5f64:	bl	5878 <ftello64@plt+0x3868>
    5f68:	mvn	r4, #11
    5f6c:	b	5e88 <ftello64@plt+0x3e78>
    5f70:	mvn	r4, #4
    5f74:	b	5e88 <ftello64@plt+0x3e78>
    5f78:	bl	1b9c <__stack_chk_fail@plt>
    5f7c:	andeq	lr, r1, r8, asr #32
    5f80:	andeq	r0, r0, r8, lsl r2
    5f84:	andeq	sl, r0, r0, asr #18
    5f88:	andeq	fp, r0, r4, asr #6
    5f8c:	muleq	r0, ip, r1
    5f90:	andeq	sl, r0, ip, lsl r9
    5f94:	andeq	fp, r0, r0, lsr #6
    5f98:	andeq	fp, r0, r4, lsr r3
    5f9c:	strdeq	r0, [r0], -lr
    5fa0:	push	{r1, r2, r3}
    5fa4:	ldr	r3, [pc, #304]	; 60dc <ftello64@plt+0x40cc>
    5fa8:	ldr	r2, [pc, #304]	; 60e0 <ftello64@plt+0x40d0>
    5fac:	add	r3, pc, r3
    5fb0:	push	{r4, r5, r6, r7, r8, r9, lr}
    5fb4:	sub	sp, sp, #8
    5fb8:	ldr	r7, [r3, r2]
    5fbc:	ldr	r9, [r0]
    5fc0:	mov	r8, r0
    5fc4:	ldr	r3, [r7]
    5fc8:	cmp	r9, #0
    5fcc:	str	r3, [sp, #4]
    5fd0:	moveq	r6, r9
    5fd4:	beq	5fe4 <ftello64@plt+0x3fd4>
    5fd8:	mov	r0, r9
    5fdc:	bl	1d94 <strlen@plt>
    5fe0:	mov	r6, r0
    5fe4:	ldr	r0, [sp, #40]	; 0x28
    5fe8:	add	r5, sp, #44	; 0x2c
    5fec:	cmp	r0, #0
    5ff0:	mov	r4, r6
    5ff4:	str	r5, [sp]
    5ff8:	bne	601c <ftello64@plt+0x400c>
    5ffc:	b	6054 <ftello64@plt+0x4044>
    6000:	ldr	r3, [sp]
    6004:	add	r4, r4, r0
    6008:	add	r2, r3, #4
    600c:	ldr	r0, [r3]
    6010:	str	r2, [sp]
    6014:	cmp	r0, #0
    6018:	beq	6054 <ftello64@plt+0x4044>
    601c:	bl	1d94 <strlen@plt>
    6020:	mvn	r3, r4
    6024:	cmp	r0, r3
    6028:	bls	6000 <ftello64@plt+0x3ff0>
    602c:	mov	r4, #0
    6030:	ldr	r2, [sp, #4]
    6034:	ldr	r3, [r7]
    6038:	mov	r0, r4
    603c:	cmp	r2, r3
    6040:	bne	60d8 <ftello64@plt+0x40c8>
    6044:	add	sp, sp, #8
    6048:	pop	{r4, r5, r6, r7, r8, r9, lr}
    604c:	add	sp, sp, #12
    6050:	bx	lr
    6054:	mov	r0, r9
    6058:	add	r1, r4, #1
    605c:	bl	1bf0 <realloc@plt>
    6060:	subs	r9, r0, #0
    6064:	beq	60d0 <ftello64@plt+0x40c0>
    6068:	ldr	r1, [sp, #40]	; 0x28
    606c:	str	r5, [sp]
    6070:	cmp	r1, #0
    6074:	add	r0, r9, r6
    6078:	beq	6094 <ftello64@plt+0x4084>
    607c:	add	r5, r5, #4
    6080:	bl	1b84 <stpcpy@plt>
    6084:	ldr	r1, [r5, #-4]
    6088:	str	r5, [sp]
    608c:	cmp	r1, #0
    6090:	bne	607c <ftello64@plt+0x406c>
    6094:	add	r4, r9, r4
    6098:	cmp	r4, r0
    609c:	moveq	r3, #0
    60a0:	strbeq	r3, [r0]
    60a4:	streq	r9, [r8]
    60a8:	beq	6030 <ftello64@plt+0x4020>
    60ac:	ldr	r3, [pc, #48]	; 60e4 <ftello64@plt+0x40d4>
    60b0:	ldr	r1, [pc, #48]	; 60e8 <ftello64@plt+0x40d8>
    60b4:	ldr	r0, [pc, #48]	; 60ec <ftello64@plt+0x40dc>
    60b8:	add	r3, pc, r3
    60bc:	ldr	r2, [pc, #44]	; 60f0 <ftello64@plt+0x40e0>
    60c0:	add	r3, r3, #216	; 0xd8
    60c4:	add	r1, pc, r1
    60c8:	add	r0, pc, r0
    60cc:	bl	5878 <ftello64@plt+0x3868>
    60d0:	mov	r4, r9
    60d4:	b	6030 <ftello64@plt+0x4020>
    60d8:	bl	1b9c <__stack_chk_fail@plt>
    60dc:	strdeq	sp, [r1], -ip
    60e0:	andeq	r0, r0, r8, lsl r2
    60e4:			; <UNDEFINED> instruction: 0x0000a7b4
    60e8:	strdeq	fp, [r0], -r4
    60ec:	andeq	fp, r0, ip, lsl #4
    60f0:	andeq	r0, r0, pc, lsr #7
    60f4:	ldr	r3, [pc, #32]	; 611c <ftello64@plt+0x410c>
    60f8:	ldr	r1, [pc, #32]	; 6120 <ftello64@plt+0x4110>
    60fc:	ldr	r0, [pc, #32]	; 6124 <ftello64@plt+0x4114>
    6100:	add	r3, pc, r3
    6104:	push	{r4, lr}
    6108:	mov	r2, #231	; 0xe7
    610c:	add	r3, r3, #244	; 0xf4
    6110:	add	r1, pc, r1
    6114:	add	r0, pc, r0
    6118:	bl	5878 <ftello64@plt+0x3868>
    611c:	andeq	sl, r0, ip, ror #14
    6120:	ldrdeq	fp, [r0], -r0
    6124:	andeq	fp, r0, r8, ror #3
    6128:	ldr	r3, [pc, #320]	; 6270 <ftello64@plt+0x4260>
    612c:	ldr	ip, [pc, #320]	; 6274 <ftello64@plt+0x4264>
    6130:	add	r3, pc, r3
    6134:	push	{r4, r5, r6, r7, r8, lr}
    6138:	sub	sp, sp, #32
    613c:	ldr	r5, [r3, ip]
    6140:	orr	r1, r0, #524288	; 0x80000
    6144:	mov	r2, #0
    6148:	ldr	r3, [r5]
    614c:	mov	r0, #1
    6150:	str	r3, [sp, #28]
    6154:	bl	1f50 <socket@plt>
    6158:	cmp	r0, #0
    615c:	blt	621c <ftello64@plt+0x420c>
    6160:	bl	4bfc <ftello64@plt+0x2bec>
    6164:	add	r6, sp, #20
    6168:	mov	ip, #4
    616c:	str	r6, [sp]
    6170:	add	r3, sp, #8
    6174:	mov	r2, #7
    6178:	mov	r1, #1
    617c:	str	ip, [sp, #20]
    6180:	mov	r4, r0
    6184:	bl	1c5c <getsockopt@plt>
    6188:	cmp	r0, #0
    618c:	blt	619c <ftello64@plt+0x418c>
    6190:	ldr	r3, [sp, #20]
    6194:	cmp	r3, #4
    6198:	beq	625c <ftello64@plt+0x424c>
    619c:	add	r3, sp, #32
    61a0:	mov	r7, #8388608	; 0x800000
    61a4:	mov	r8, #4
    61a8:	str	r7, [r3, #-20]!	; 0xffffffec
    61ac:	mov	r2, #7
    61b0:	str	r8, [sp]
    61b4:	mov	r1, #1
    61b8:	mov	r0, r4
    61bc:	bl	1aa0 <setsockopt@plt>
    61c0:	cmp	r0, #0
    61c4:	blt	622c <ftello64@plt+0x421c>
    61c8:	bl	4930 <ftello64@plt+0x2920>
    61cc:	mov	r1, #1
    61d0:	cmp	r0, #1
    61d4:	moveq	r2, #0
    61d8:	ldreq	r3, [pc, #152]	; 6278 <ftello64@plt+0x4268>
    61dc:	movne	r2, #10
    61e0:	movne	r3, #0
    61e4:	mov	r0, r4
    61e8:	strd	r2, [sp, #20]
    61ec:	mov	r2, #8
    61f0:	str	r2, [sp]
    61f4:	mov	r3, r6
    61f8:	mov	r2, #21
    61fc:	bl	1aa0 <setsockopt@plt>
    6200:	ldr	r2, [sp, #28]
    6204:	ldr	r3, [r5]
    6208:	mov	r0, r4
    620c:	cmp	r2, r3
    6210:	bne	626c <ftello64@plt+0x425c>
    6214:	add	sp, sp, #32
    6218:	pop	{r4, r5, r6, r7, r8, pc}
    621c:	bl	1de8 <__errno_location@plt>
    6220:	ldr	r4, [r0]
    6224:	rsb	r4, r4, #0
    6228:	b	6200 <ftello64@plt+0x41f0>
    622c:	bl	1de8 <__errno_location@plt>
    6230:	ldr	r3, [r0]
    6234:	cmp	r3, #0
    6238:	ble	61c8 <ftello64@plt+0x41b8>
    623c:	add	r3, sp, #32
    6240:	str	r8, [sp]
    6244:	mov	r2, #32
    6248:	str	r7, [r3, #-16]!
    624c:	mov	r1, #1
    6250:	mov	r0, r4
    6254:	bl	1aa0 <setsockopt@plt>
    6258:	b	61c8 <ftello64@plt+0x41b8>
    625c:	ldr	r3, [sp, #8]
    6260:	cmp	r3, #16777216	; 0x1000000
    6264:	bcc	619c <ftello64@plt+0x418c>
    6268:	b	61c8 <ftello64@plt+0x41b8>
    626c:	bl	1b9c <__stack_chk_fail@plt>
    6270:	andeq	sp, r1, r8, ror ip
    6274:	andeq	r0, r0, r8, lsl r2
    6278:	andeq	r2, r0, r0, lsl r7
    627c:	ldr	r3, [pc, #164]	; 6328 <ftello64@plt+0x4318>
    6280:	ldr	r2, [pc, #164]	; 632c <ftello64@plt+0x431c>
    6284:	add	r3, pc, r3
    6288:	push	{r4, r5, lr}
    628c:	sub	sp, sp, #20
    6290:	ldr	r4, [r3, r2]
    6294:	add	r1, sp, #4
    6298:	ldr	r3, [r4]
    629c:	str	r3, [sp, #12]
    62a0:	bl	1b24 <clock_gettime@plt>
    62a4:	cmp	r0, #0
    62a8:	bne	6300 <ftello64@plt+0x42f0>
    62ac:	ldr	r5, [sp, #4]
    62b0:	cmp	r5, #0
    62b4:	blt	62f4 <ftello64@plt+0x42e4>
    62b8:	ldr	r0, [sp, #8]
    62bc:	cmp	r0, #0
    62c0:	blt	62f4 <ftello64@plt+0x42e4>
    62c4:	mov	r3, #0
    62c8:	mov	r2, #1000	; 0x3e8
    62cc:	asr	r1, r0, #31
    62d0:	bl	10664 <ftello64@plt+0xe654>
    62d4:	ldr	r3, [pc, #84]	; 6330 <ftello64@plt+0x4320>
    62d8:	smlal	r0, r1, r3, r5
    62dc:	ldr	r2, [sp, #12]
    62e0:	ldr	r3, [r4]
    62e4:	cmp	r2, r3
    62e8:	bne	6324 <ftello64@plt+0x4314>
    62ec:	add	sp, sp, #20
    62f0:	pop	{r4, r5, pc}
    62f4:	mvn	r0, #0
    62f8:	mvn	r1, #0
    62fc:	b	62dc <ftello64@plt+0x42cc>
    6300:	ldr	r3, [pc, #44]	; 6334 <ftello64@plt+0x4324>
    6304:	ldr	r1, [pc, #44]	; 6338 <ftello64@plt+0x4328>
    6308:	ldr	r0, [pc, #44]	; 633c <ftello64@plt+0x432c>
    630c:	add	r3, pc, r3
    6310:	mov	r2, #55	; 0x37
    6314:	add	r3, r3, #260	; 0x104
    6318:	add	r1, pc, r1
    631c:	add	r0, pc, r0
    6320:	bl	5878 <ftello64@plt+0x3868>
    6324:	bl	1b9c <__stack_chk_fail@plt>
    6328:	andeq	sp, r1, r4, lsr #22
    632c:	andeq	r0, r0, r8, lsl r2
    6330:	andeq	r4, pc, r0, asr #4
    6334:	andeq	sl, r0, r0, ror #10
    6338:	andeq	sl, r0, r8, asr #31
    633c:	andeq	sl, r0, r4, ror #31
    6340:	ldr	r3, [pc, #164]	; 63ec <ftello64@plt+0x43dc>
    6344:	push	{r4, r5, r6, r7, r8, lr}
    6348:	add	r3, pc, r3
    634c:	mov	r4, r0
    6350:	ldrb	r3, [r3, #2068]	; 0x814
    6354:	mov	r5, r1
    6358:	cmp	r3, #0
    635c:	beq	63a8 <ftello64@plt+0x4398>
    6360:	add	r6, r4, r5
    6364:	cmp	r4, r6
    6368:	popcs	{r4, r5, r6, r7, r8, pc}
    636c:	mov	r7, r4
    6370:	bl	1e78 <rand@plt>
    6374:	sub	r3, r4, r7
    6378:	add	r2, r3, #2
    637c:	cmp	r2, r5
    6380:	add	r3, r3, #1
    6384:	lsr	r1, r0, #16
    6388:	strbcc	r1, [r4, #2]
    638c:	lsr	r2, r0, #8
    6390:	cmp	r3, r5
    6394:	strbcc	r2, [r4, #1]
    6398:	strb	r0, [r4], #3
    639c:	cmp	r4, r6
    63a0:	bcc	6370 <ftello64@plt+0x4360>
    63a4:	pop	{r4, r5, r6, r7, r8, pc}
    63a8:	mov	r0, #25
    63ac:	bl	1e9c <getauxval@plt>
    63b0:	subs	r7, r0, #0
    63b4:	mov	r0, #0
    63b8:	ldrne	r7, [r7]
    63bc:	bl	627c <ftello64@plt+0x426c>
    63c0:	mov	r6, r0
    63c4:	mov	r0, #224	; 0xe0
    63c8:	bl	1d70 <syscall@plt>
    63cc:	eor	r0, r0, r6
    63d0:	eor	r0, r0, r7
    63d4:	bl	1db8 <srand@plt>
    63d8:	ldr	r3, [pc, #16]	; 63f0 <ftello64@plt+0x43e0>
    63dc:	mov	r2, #1
    63e0:	add	r3, pc, r3
    63e4:	strb	r2, [r3, #2068]	; 0x814
    63e8:	b	6360 <ftello64@plt+0x4350>
    63ec:	andeq	sp, r1, r4, lsl #27
    63f0:	andeq	sp, r1, ip, ror #25
    63f4:	push	{r4, r5, r6, lr}
    63f8:	subs	r6, r1, #0
    63fc:	beq	6438 <ftello64@plt+0x4428>
    6400:	mov	r4, r0
    6404:	ldr	r5, [r4], #4
    6408:	cmp	r5, #0
    640c:	beq	6430 <ftello64@plt+0x4420>
    6410:	mov	r1, r6
    6414:	mov	r0, r5
    6418:	bl	1a7c <strcmp@plt>
    641c:	cmp	r0, #0
    6420:	beq	6430 <ftello64@plt+0x4420>
    6424:	cmp	r4, #0
    6428:	bne	6404 <ftello64@plt+0x43f4>
    642c:	mov	r5, r4
    6430:	mov	r0, r5
    6434:	pop	{r4, r5, r6, pc}
    6438:	ldr	r3, [pc, #28]	; 645c <ftello64@plt+0x444c>
    643c:	ldr	r1, [pc, #28]	; 6460 <ftello64@plt+0x4450>
    6440:	ldr	r0, [pc, #28]	; 6464 <ftello64@plt+0x4454>
    6444:	add	r3, pc, r3
    6448:	mov	r2, #21
    644c:	add	r3, r3, #264	; 0x108
    6450:	add	r1, pc, r1
    6454:	add	r0, pc, r0
    6458:	bl	5878 <ftello64@plt+0x3868>
    645c:	andeq	sl, r0, r8, lsr #8
    6460:	andeq	sl, r0, r0, ror #29
    6464:	strdeq	sl, [r0], -r0
    6468:	push	{r4, r5, r6, lr}
    646c:	subs	r4, r0, #0
    6470:	beq	64c0 <ftello64@plt+0x44b0>
    6474:	mov	r6, r1
    6478:	bl	1d94 <strlen@plt>
    647c:	mov	r5, r0
    6480:	mov	r0, r6
    6484:	bl	1d94 <strlen@plt>
    6488:	subs	r2, r0, #0
    648c:	addeq	r4, r4, r5
    6490:	beq	64b8 <ftello64@plt+0x44a8>
    6494:	cmp	r5, r2
    6498:	bcc	64e4 <ftello64@plt+0x44d4>
    649c:	sub	r5, r5, r2
    64a0:	add	r4, r4, r5
    64a4:	mov	r0, r4
    64a8:	mov	r1, r6
    64ac:	bl	1b6c <memcmp@plt>
    64b0:	cmp	r0, #0
    64b4:	movne	r4, #0
    64b8:	mov	r0, r4
    64bc:	pop	{r4, r5, r6, pc}
    64c0:	ldr	r3, [pc, #36]	; 64ec <ftello64@plt+0x44dc>
    64c4:	ldr	r1, [pc, #36]	; 64f0 <ftello64@plt+0x44e0>
    64c8:	ldr	r0, [pc, #36]	; 64f4 <ftello64@plt+0x44e4>
    64cc:	add	r3, pc, r3
    64d0:	mov	r2, #40	; 0x28
    64d4:	add	r3, r3, #276	; 0x114
    64d8:	add	r1, pc, r1
    64dc:	add	r0, pc, r0
    64e0:	bl	5878 <ftello64@plt+0x3868>
    64e4:	mov	r4, #0
    64e8:	b	64b8 <ftello64@plt+0x44a8>
    64ec:	andeq	sl, r0, r0, lsr #7
    64f0:	andeq	sl, r0, r0, ror #27
    64f4:	andeq	fp, r0, ip, lsr #13
    64f8:	push	{r0, r1, r2, r3}
    64fc:	ldr	r3, [pc, #372]	; 6678 <ftello64@plt+0x4668>
    6500:	ldr	r2, [pc, #372]	; 667c <ftello64@plt+0x466c>
    6504:	add	r3, pc, r3
    6508:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    650c:	sub	sp, sp, #8
    6510:	ldr	r7, [r3, r2]
    6514:	ldr	r9, [sp, #40]	; 0x28
    6518:	ldr	r3, [r7]
    651c:	subs	r0, r9, #0
    6520:	str	r3, [sp, #4]
    6524:	beq	652c <ftello64@plt+0x451c>
    6528:	bl	1d94 <strlen@plt>
    652c:	add	r6, sp, #44	; 0x2c
    6530:	add	r5, r0, #1
    6534:	mov	r4, r6
    6538:	add	r4, r4, #4
    653c:	ldr	r0, [r4, #-4]
    6540:	str	r4, [sp]
    6544:	cmn	r0, #1
    6548:	beq	6570 <ftello64@plt+0x4560>
    654c:	cmp	r0, #0
    6550:	beq	6538 <ftello64@plt+0x4528>
    6554:	ldrb	r3, [r0]
    6558:	cmp	r3, #0
    655c:	beq	6538 <ftello64@plt+0x4528>
    6560:	bl	1d94 <strlen@plt>
    6564:	add	r0, r0, r5
    6568:	add	r5, r0, #1
    656c:	b	6538 <ftello64@plt+0x4528>
    6570:	cmp	r5, #0
    6574:	movne	r0, r5
    6578:	moveq	r0, #1
    657c:	bl	1cec <malloc@plt>
    6580:	subs	sl, r0, #0
    6584:	beq	6628 <ftello64@plt+0x4618>
    6588:	cmp	r9, #0
    658c:	beq	659c <ftello64@plt+0x458c>
    6590:	ldrb	r3, [r9]
    6594:	cmp	r3, #0
    6598:	bne	664c <ftello64@plt+0x463c>
    659c:	mov	r8, sl
    65a0:	mov	r0, #1
    65a4:	mov	r3, #0
    65a8:	strb	r3, [sl]
    65ac:	str	r6, [sp]
    65b0:	mov	r5, r6
    65b4:	ldr	r6, [pc, #196]	; 6680 <ftello64@plt+0x4670>
    65b8:	mov	r9, #47	; 0x2f
    65bc:	add	r6, pc, r6
    65c0:	ldr	r4, [r5], #4
    65c4:	cmn	r4, #1
    65c8:	beq	6628 <ftello64@plt+0x4618>
    65cc:	cmp	r4, #0
    65d0:	beq	65c0 <ftello64@plt+0x45b0>
    65d4:	ldrb	r3, [r4]
    65d8:	cmp	r3, #0
    65dc:	beq	65c0 <ftello64@plt+0x45b0>
    65e0:	cmp	r0, #0
    65e4:	str	r5, [sp]
    65e8:	bne	65f8 <ftello64@plt+0x45e8>
    65ec:	cmp	r3, #47	; 0x2f
    65f0:	strbne	r9, [r8]
    65f4:	addne	r8, r8, #1
    65f8:	mov	r1, r4
    65fc:	mov	r0, r8
    6600:	bl	1b84 <stpcpy@plt>
    6604:	mov	r1, r6
    6608:	mov	r8, r0
    660c:	mov	r0, r4
    6610:	bl	6468 <ftello64@plt+0x4458>
    6614:	ldr	r4, [r5], #4
    6618:	adds	r0, r0, #0
    661c:	movne	r0, #1
    6620:	cmn	r4, #1
    6624:	bne	65cc <ftello64@plt+0x45bc>
    6628:	ldr	r2, [sp, #4]
    662c:	ldr	r3, [r7]
    6630:	mov	r0, sl
    6634:	cmp	r2, r3
    6638:	bne	6674 <ftello64@plt+0x4664>
    663c:	add	sp, sp, #8
    6640:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    6644:	add	sp, sp, #16
    6648:	bx	lr
    664c:	mov	r1, r9
    6650:	bl	1b84 <stpcpy@plt>
    6654:	ldr	r1, [pc, #40]	; 6684 <ftello64@plt+0x4674>
    6658:	add	r1, pc, r1
    665c:	mov	r8, r0
    6660:	mov	r0, r9
    6664:	bl	6468 <ftello64@plt+0x4458>
    6668:	adds	r0, r0, #0
    666c:	movne	r0, #1
    6670:	b	65ac <ftello64@plt+0x459c>
    6674:	bl	1b9c <__stack_chk_fail@plt>
    6678:	andeq	sp, r1, r4, lsr #17
    667c:	andeq	r0, r0, r8, lsl r2
    6680:	strdeq	sl, [r0], -r0
    6684:	andeq	sl, r0, r4, asr sl
    6688:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    668c:	ldr	r5, [r0, #8]
    6690:	cmp	r5, #0
    6694:	beq	6958 <ftello64@plt+0x4948>
    6698:	ldr	r3, [r0, #16]
    669c:	cmp	r2, #0
    66a0:	add	r3, r3, #1
    66a4:	str	r3, [r0, #16]
    66a8:	beq	6908 <ftello64@plt+0x48f8>
    66ac:	ldr	r3, [r0, #20]
    66b0:	mov	r6, r2
    66b4:	add	r3, r3, r2
    66b8:	add	r9, r1, r2
    66bc:	str	r3, [r0, #20]
    66c0:	ldr	r2, [r5, #4]
    66c4:	ldr	r3, [r5]
    66c8:	mov	sl, r1
    66cc:	add	r3, r2, r3
    66d0:	sub	r3, r3, r6
    66d4:	mov	r7, r0
    66d8:	mov	r8, r9
    66dc:	mov	fp, r3
    66e0:	cmp	r6, r2
    66e4:	bhi	6704 <ftello64@plt+0x46f4>
    66e8:	ldr	r0, [r7]
    66ec:	mov	r2, r6
    66f0:	add	r0, r0, r3
    66f4:	mov	r1, sl
    66f8:	bl	1b6c <memcmp@plt>
    66fc:	cmp	r0, #0
    6700:	beq	67b0 <ftello64@plt+0x47a0>
    6704:	ldrb	r0, [r5, #12]
    6708:	ldrb	r4, [r8, #-1]!
    670c:	ldr	r1, [r5, #8]
    6710:	cmp	r0, #0
    6714:	beq	67d8 <ftello64@plt+0x47c8>
    6718:	cmp	r1, #0
    671c:	beq	6920 <ftello64@plt+0x4910>
    6720:	mov	r2, #0
    6724:	b	673c <ftello64@plt+0x472c>
    6728:	cmp	ip, #0
    672c:	beq	6784 <ftello64@plt+0x4774>
    6730:	add	r2, r3, #1
    6734:	cmp	r0, r2
    6738:	bls	67d8 <ftello64@plt+0x47c8>
    673c:	add	r3, r0, r2
    6740:	lsr	r3, r3, #1
    6744:	ldrb	ip, [r1, r3, lsl #3]
    6748:	add	lr, r1, r3, lsl #3
    674c:	subs	ip, r4, ip
    6750:	bpl	6728 <ftello64@plt+0x4718>
    6754:	cmp	r3, r2
    6758:	bls	67d8 <ftello64@plt+0x47c8>
    675c:	add	fp, r3, r2
    6760:	lsr	fp, fp, #1
    6764:	ldrb	ip, [r1, fp, lsl #3]
    6768:	add	lr, r1, fp, lsl #3
    676c:	subs	ip, r4, ip
    6770:	bmi	67cc <ftello64@plt+0x47bc>
    6774:	cmp	ip, #0
    6778:	mov	r0, r3
    677c:	mov	r3, fp
    6780:	bne	6730 <ftello64@plt+0x4720>
    6784:	sub	r3, r9, r8
    6788:	cmp	r6, r3
    678c:	ldr	r5, [lr, #4]
    6790:	bcc	67d8 <ftello64@plt+0x47c8>
    6794:	ldr	r2, [r5, #4]
    6798:	ldr	r3, [r5]
    679c:	cmp	r8, sl
    67a0:	add	r3, r2, r3
    67a4:	sub	r3, r3, r6
    67a8:	mov	fp, r3
    67ac:	bne	66e0 <ftello64@plt+0x46d0>
    67b0:	ldrd	r2, [r7, #24]
    67b4:	mov	r0, fp
    67b8:	add	r6, r2, r6
    67bc:	add	r3, r3, #1
    67c0:	str	r6, [r7, #24]
    67c4:	str	r3, [r7, #28]
    67c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    67cc:	mov	r3, fp
    67d0:	cmp	r3, r2
    67d4:	bhi	675c <ftello64@plt+0x474c>
    67d8:	ldr	r3, [r7, #4]
    67dc:	add	r1, r6, #1
    67e0:	add	r1, r1, r3
    67e4:	ldr	r0, [r7]
    67e8:	bl	1bf0 <realloc@plt>
    67ec:	cmp	r0, #0
    67f0:	beq	6968 <ftello64@plt+0x4958>
    67f4:	ldr	fp, [r7, #4]
    67f8:	str	r0, [r7]
    67fc:	mov	r1, sl
    6800:	mov	r2, r6
    6804:	add	r0, r0, fp
    6808:	bl	1b3c <memcpy@plt>
    680c:	ldrd	r2, [r7]
    6810:	mov	r9, #0
    6814:	mov	r0, #16
    6818:	add	r3, r6, r3
    681c:	add	r1, r3, #1
    6820:	str	r1, [r7, #4]
    6824:	strb	r9, [r2, r3]
    6828:	bl	1cec <malloc@plt>
    682c:	subs	r8, r0, #0
    6830:	beq	6968 <ftello64@plt+0x4958>
    6834:	str	r9, [r8, #8]
    6838:	str	r9, [r8, #12]
    683c:	str	fp, [r8]
    6840:	str	r6, [r8, #4]
    6844:	ldrb	r1, [r5, #12]
    6848:	ldr	r0, [r5, #8]
    684c:	mov	r2, #8
    6850:	add	r1, r1, #1
    6854:	bl	1ae8 <reallocarray@plt>
    6858:	subs	r1, r0, #0
    685c:	beq	6960 <ftello64@plt+0x4950>
    6860:	ldr	r3, [r7, #12]
    6864:	mov	ip, r9
    6868:	add	r3, r3, #1
    686c:	str	r3, [r7, #12]
    6870:	ldrb	lr, [r5, #12]
    6874:	str	r1, [r5, #8]
    6878:	mov	r2, lr
    687c:	cmp	ip, r2
    6880:	bge	68c4 <ftello64@plt+0x48b4>
    6884:	add	r0, ip, r2
    6888:	asr	r0, r0, #1
    688c:	ldrb	r3, [r1, r0, lsl #3]
    6890:	sub	r3, r3, r4
    6894:	cmp	r3, #0
    6898:	bgt	68bc <ftello64@plt+0x48ac>
    689c:	b	6944 <ftello64@plt+0x4934>
    68a0:	add	r3, ip, r0
    68a4:	asr	r3, r3, #1
    68a8:	ldrb	r2, [r1, r3, lsl #3]
    68ac:	sub	r2, r2, r4
    68b0:	cmp	r2, #0
    68b4:	ble	694c <ftello64@plt+0x493c>
    68b8:	mov	r0, r3
    68bc:	cmp	ip, r0
    68c0:	blt	68a0 <ftello64@plt+0x4890>
    68c4:	add	r0, ip, #1
    68c8:	sub	r2, lr, ip
    68cc:	lsl	r0, r0, #3
    68d0:	sub	r6, r0, #8
    68d4:	lsl	r2, r2, #3
    68d8:	add	r0, r1, r0
    68dc:	add	r1, r1, r6
    68e0:	bl	1adc <memmove@plt>
    68e4:	ldr	r3, [r5, #8]
    68e8:	mov	r0, fp
    68ec:	add	r2, r3, r6
    68f0:	strb	r4, [r3, r6]
    68f4:	str	r8, [r2, #4]
    68f8:	ldrb	r3, [r5, #12]
    68fc:	add	r3, r3, #1
    6900:	strb	r3, [r5, #12]
    6904:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6908:	ldr	r3, [r0, #28]
    690c:	mov	fp, r2
    6910:	add	r3, r3, #1
    6914:	str	r3, [r0, #28]
    6918:	mov	r0, fp
    691c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6920:	ldr	r3, [pc, #72]	; 6970 <ftello64@plt+0x4960>
    6924:	ldr	r1, [pc, #72]	; 6974 <ftello64@plt+0x4964>
    6928:	ldr	r0, [pc, #72]	; 6978 <ftello64@plt+0x4968>
    692c:	add	r3, pc, r3
    6930:	mov	r2, #88	; 0x58
    6934:	add	r3, r3, #288	; 0x120
    6938:	add	r1, pc, r1
    693c:	add	r0, pc, r0
    6940:	bl	5878 <ftello64@plt+0x3868>
    6944:	mov	r3, r0
    6948:	mov	r0, r2
    694c:	add	ip, r3, #1
    6950:	mov	r2, r0
    6954:	b	687c <ftello64@plt+0x486c>
    6958:	mvn	fp, #21
    695c:	b	6918 <ftello64@plt+0x4908>
    6960:	mov	r0, r8
    6964:	bl	1b00 <free@plt>
    6968:	mvn	fp, #11
    696c:	b	6918 <ftello64@plt+0x4908>
    6970:	andeq	r9, r0, r0, asr #30
    6974:	andeq	sl, r0, r4, lsl sl
    6978:	andeq	sl, r0, r4, lsr #20
    697c:	ldr	ip, [pc, #684]	; 6c30 <ftello64@plt+0x4c20>
    6980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6984:	add	ip, pc, ip
    6988:	ldr	lr, [pc, #676]	; 6c34 <ftello64@plt+0x4c24>
    698c:	mov	r4, r3
    6990:	sub	sp, sp, #68	; 0x44
    6994:	ldr	r3, [ip, lr]
    6998:	mov	r5, r0
    699c:	str	r3, [sp, #8]
    69a0:	ldr	r3, [r3]
    69a4:	mov	r0, r4
    69a8:	mov	sl, r1
    69ac:	mov	r9, r2
    69b0:	str	r3, [sp, #60]	; 0x3c
    69b4:	bl	1d94 <strlen@plt>
    69b8:	ldrh	r3, [sp, #112]	; 0x70
    69bc:	mov	r1, r4
    69c0:	ldr	r6, [sp, #104]	; 0x68
    69c4:	ldr	r4, [sp, #108]	; 0x6c
    69c8:	str	r3, [sp, #12]
    69cc:	mov	r2, r0
    69d0:	ldr	r0, [r5, #4]
    69d4:	bl	6688 <ftello64@plt+0x4678>
    69d8:	subs	r7, r0, #0
    69dc:	blt	6b64 <ftello64@plt+0x4b54>
    69e0:	mov	r0, r6
    69e4:	bl	1d94 <strlen@plt>
    69e8:	mov	r1, r6
    69ec:	mov	r2, r0
    69f0:	ldr	r0, [r5, #4]
    69f4:	bl	6688 <ftello64@plt+0x4678>
    69f8:	subs	r6, r0, #0
    69fc:	str	r6, [sp, #16]
    6a00:	blt	6b84 <ftello64@plt+0x4b74>
    6a04:	mov	r0, r4
    6a08:	bl	1d94 <strlen@plt>
    6a0c:	mov	r1, r4
    6a10:	mov	r2, r0
    6a14:	ldr	r0, [r5, #4]
    6a18:	bl	6688 <ftello64@plt+0x4678>
    6a1c:	subs	r3, r0, #0
    6a20:	str	r3, [sp, #20]
    6a24:	blt	6b94 <ftello64@plt+0x4b84>
    6a28:	ldr	fp, [r9]
    6a2c:	ldr	ip, [sl]
    6a30:	cmp	fp, #0
    6a34:	str	fp, [sp, #24]
    6a38:	str	ip, [sp, #28]
    6a3c:	beq	6acc <ftello64@plt+0x4abc>
    6a40:	mov	r2, #20
    6a44:	mov	r0, #0
    6a48:	umull	r2, r3, fp, r2
    6a4c:	str	r7, [sp, #40]	; 0x28
    6a50:	cmp	r3, #0
    6a54:	str	r6, [sp, #44]	; 0x2c
    6a58:	str	r0, [sp, #52]	; 0x34
    6a5c:	str	r0, [sp, #48]	; 0x30
    6a60:	str	r0, [sp, #56]	; 0x38
    6a64:	bne	6c0c <ftello64@plt+0x4bfc>
    6a68:	mov	r8, r3
    6a6c:	add	r3, sp, #40	; 0x28
    6a70:	str	r7, [sp, #32]
    6a74:	str	r9, [sp, #36]	; 0x24
    6a78:	mov	r7, fp
    6a7c:	mov	r9, ip
    6a80:	mov	fp, r3
    6a84:	cmp	r7, r8
    6a88:	bls	6ac4 <ftello64@plt+0x4ab4>
    6a8c:	add	r4, r7, r8
    6a90:	mov	r2, r5
    6a94:	lsr	r4, r4, #1
    6a98:	mov	r0, fp
    6a9c:	add	r6, r4, r4, lsl #2
    6aa0:	add	r6, r9, r6, lsl #2
    6aa4:	mov	r1, r6
    6aa8:	bl	3fa0 <ftello64@plt+0x1f90>
    6aac:	cmp	r0, #0
    6ab0:	blt	6b8c <ftello64@plt+0x4b7c>
    6ab4:	beq	6ba4 <ftello64@plt+0x4b94>
    6ab8:	add	r8, r4, #1
    6abc:	cmp	r7, r8
    6ac0:	bhi	6a8c <ftello64@plt+0x4a7c>
    6ac4:	ldr	r7, [sp, #32]
    6ac8:	ldr	r9, [sp, #36]	; 0x24
    6acc:	ldr	r3, [sp, #24]
    6ad0:	ldr	r0, [sp, #28]
    6ad4:	add	r1, r3, #1
    6ad8:	mov	r2, #20
    6adc:	bl	1ae8 <reallocarray@plt>
    6ae0:	cmp	r0, #0
    6ae4:	beq	6c00 <ftello64@plt+0x4bf0>
    6ae8:	ldr	r3, [r5, #16]
    6aec:	add	r3, r3, #1
    6af0:	str	r3, [r5, #16]
    6af4:	str	r0, [sl]
    6af8:	ldr	r3, [r9]
    6afc:	add	r3, r3, r3, lsl #2
    6b00:	lsl	r3, r3, #2
    6b04:	add	r2, r0, r3
    6b08:	str	r7, [r0, r3]
    6b0c:	ldr	r3, [sp, #16]
    6b10:	str	r3, [r2, #4]
    6b14:	ldr	r3, [sp, #20]
    6b18:	str	r3, [r2, #8]
    6b1c:	ldr	r3, [sp, #116]	; 0x74
    6b20:	str	r3, [r2, #12]
    6b24:	ldr	r3, [sp, #12]
    6b28:	strh	r3, [r2, #16]
    6b2c:	ldr	r1, [r9]
    6b30:	add	r1, r1, #1
    6b34:	cmp	r1, #1
    6b38:	str	r1, [r9]
    6b3c:	bls	6b9c <ftello64@plt+0x4b8c>
    6b40:	ldr	r0, [sl]
    6b44:	cmp	r0, #0
    6b48:	beq	6bdc <ftello64@plt+0x4bcc>
    6b4c:	ldr	r3, [pc, #228]	; 6c38 <ftello64@plt+0x4c28>
    6b50:	str	r5, [sp]
    6b54:	add	r3, pc, r3
    6b58:	mov	r2, #20
    6b5c:	bl	1dd0 <qsort_r@plt>
    6b60:	mov	r7, #0
    6b64:	ldr	r3, [sp, #8]
    6b68:	ldr	r2, [sp, #60]	; 0x3c
    6b6c:	mov	r0, r7
    6b70:	ldr	r3, [r3]
    6b74:	cmp	r2, r3
    6b78:	bne	6c08 <ftello64@plt+0x4bf8>
    6b7c:	add	sp, sp, #68	; 0x44
    6b80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6b84:	ldr	r7, [sp, #16]
    6b88:	b	6b64 <ftello64@plt+0x4b54>
    6b8c:	mov	r7, r4
    6b90:	b	6a84 <ftello64@plt+0x4a74>
    6b94:	ldr	r7, [sp, #20]
    6b98:	b	6b64 <ftello64@plt+0x4b54>
    6b9c:	mov	r7, #0
    6ba0:	b	6b64 <ftello64@plt+0x4b54>
    6ba4:	cmp	r6, #0
    6ba8:	ldr	r7, [sp, #32]
    6bac:	ldr	r9, [sp, #36]	; 0x24
    6bb0:	beq	6acc <ftello64@plt+0x4abc>
    6bb4:	ldr	r3, [sp, #16]
    6bb8:	mov	r7, r0
    6bbc:	str	r3, [r6, #4]
    6bc0:	ldr	r3, [sp, #20]
    6bc4:	str	r3, [r6, #8]
    6bc8:	ldr	r3, [sp, #12]
    6bcc:	strh	r3, [r6, #16]
    6bd0:	ldr	r3, [sp, #116]	; 0x74
    6bd4:	str	r3, [r6, #12]
    6bd8:	b	6b64 <ftello64@plt+0x4b54>
    6bdc:	ldr	r3, [pc, #88]	; 6c3c <ftello64@plt+0x4c2c>
    6be0:	ldr	r1, [pc, #88]	; 6c40 <ftello64@plt+0x4c30>
    6be4:	ldr	r0, [pc, #88]	; 6c44 <ftello64@plt+0x4c34>
    6be8:	add	r3, pc, r3
    6bec:	mov	r2, #123	; 0x7b
    6bf0:	add	r3, r3, #316	; 0x13c
    6bf4:	add	r1, pc, r1
    6bf8:	add	r0, pc, r0
    6bfc:	bl	5878 <ftello64@plt+0x3868>
    6c00:	mvn	r7, #11
    6c04:	b	6b64 <ftello64@plt+0x4b54>
    6c08:	bl	1b9c <__stack_chk_fail@plt>
    6c0c:	ldr	r3, [pc, #52]	; 6c48 <ftello64@plt+0x4c38>
    6c10:	ldr	r1, [pc, #52]	; 6c4c <ftello64@plt+0x4c3c>
    6c14:	ldr	r0, [pc, #52]	; 6c50 <ftello64@plt+0x4c40>
    6c18:	add	r3, pc, r3
    6c1c:	mov	r2, #151	; 0x97
    6c20:	add	r3, r3, #304	; 0x130
    6c24:	add	r1, pc, r1
    6c28:	add	r0, pc, r0
    6c2c:	bl	5878 <ftello64@plt+0x3868>
    6c30:	andeq	sp, r1, r4, lsr #8
    6c34:	andeq	r0, r0, r8, lsl r2
    6c38:			; <UNDEFINED> instruction: 0xffffd444
    6c3c:	andeq	r9, r0, r4, lsl #25
    6c40:	andeq	sl, r0, r8, asr r7
    6c44:	andeq	sl, r0, r8, ror #14
    6c48:	andeq	r9, r0, r4, asr ip
    6c4c:	andeq	sl, r0, r4, asr #14
    6c50:	andeq	sl, r0, r4, asr r7
    6c54:	ldr	r3, [pc, #32]	; 6c7c <ftello64@plt+0x4c6c>
    6c58:	ldr	r1, [pc, #32]	; 6c80 <ftello64@plt+0x4c70>
    6c5c:	ldr	r0, [pc, #32]	; 6c84 <ftello64@plt+0x4c74>
    6c60:	add	r3, pc, r3
    6c64:	push	{r4, lr}
    6c68:	mov	r2, #167	; 0xa7
    6c6c:	add	r3, r3, #332	; 0x14c
    6c70:	add	r1, pc, r1
    6c74:	add	r0, pc, r0
    6c78:	bl	5878 <ftello64@plt+0x3868>
    6c7c:	andeq	r9, r0, ip, lsl #24
    6c80:	andeq	sl, r0, r4, lsr r7
    6c84:	andeq	sl, r0, r4, lsl pc
    6c88:	subs	ip, r0, #0
    6c8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6c90:	sub	sp, sp, #20
    6c94:	beq	6d64 <ftello64@plt+0x4d54>
    6c98:	ldrd	sl, [ip, #8]
    6c9c:	ldrd	r2, [ip]
    6ca0:	ldrd	r8, [ip, #24]
    6ca4:	ldrd	r0, [ip, #16]
    6ca8:	adds	r6, sl, r2
    6cac:	lsl	lr, fp, #13
    6cb0:	adc	r7, fp, r3
    6cb4:	orr	r5, lr, sl, lsr #19
    6cb8:	lsl	lr, sl, #13
    6cbc:	adds	sl, r0, r8
    6cc0:	orr	r4, lr, fp, lsr #19
    6cc4:	adc	fp, r1, r9
    6cc8:	lsl	lr, r9, #16
    6ccc:	eor	r1, r5, r7
    6cd0:	eor	r0, r4, r6
    6cd4:	orr	r3, lr, r8, lsr #16
    6cd8:	lsl	lr, r8, #16
    6cdc:	eor	r5, r3, fp
    6ce0:	orr	r2, lr, r9, lsr #16
    6ce4:	lsl	lr, r1, #17
    6ce8:	eor	r4, r2, sl
    6cec:	orr	r3, lr, r0, lsr #15
    6cf0:	lsl	lr, r0, #17
    6cf4:	str	r3, [sp, #12]
    6cf8:	mov	r9, r6
    6cfc:	orr	r3, lr, r1, lsr #15
    6d00:	adds	r6, r0, sl
    6d04:	lsl	lr, r5, #21
    6d08:	str	r3, [sp, #8]
    6d0c:	mov	r8, r7
    6d10:	orr	r3, lr, r4, lsr #11
    6d14:	adc	r7, r1, fp
    6d18:	lsl	r1, r4, #21
    6d1c:	str	r3, [sp, #4]
    6d20:	orr	r3, r1, r5, lsr #11
    6d24:	adds	r2, r4, r8
    6d28:	str	r3, [sp]
    6d2c:	ldrd	sl, [sp, #8]
    6d30:	adc	r3, r5, r9
    6d34:	ldrd	r4, [sp]
    6d38:	eor	sl, sl, r6
    6d3c:	eor	fp, fp, r7
    6d40:	eor	r4, r4, r2
    6d44:	eor	r5, r5, r3
    6d48:	strd	sl, [ip, #8]
    6d4c:	str	r7, [ip, #16]
    6d50:	str	r6, [ip, #20]
    6d54:	strd	r4, [ip, #24]
    6d58:	strd	r2, [ip]
    6d5c:	add	sp, sp, #20
    6d60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6d64:	ldr	r3, [pc, #28]	; 6d88 <ftello64@plt+0x4d78>
    6d68:	ldr	r1, [pc, #28]	; 6d8c <ftello64@plt+0x4d7c>
    6d6c:	ldr	r0, [pc, #28]	; 6d90 <ftello64@plt+0x4d80>
    6d70:	add	r3, pc, r3
    6d74:	mov	r2, #33	; 0x21
    6d78:	add	r3, r3, #344	; 0x158
    6d7c:	add	r1, pc, r1
    6d80:	add	r0, pc, r0
    6d84:	bl	5878 <ftello64@plt+0x3868>
    6d88:	strdeq	r9, [r0], -ip
    6d8c:	andeq	sl, r0, r4, asr #12
    6d90:	andeq	sl, r0, ip, asr r6
    6d94:	cmp	r0, #0
    6d98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6d9c:	add	sl, r0, r1
    6da0:	sub	sp, sp, #12
    6da4:	ldr	r3, [r2, #40]	; 0x28
    6da8:	beq	706c <ftello64@plt+0x505c>
    6dac:	and	ip, r3, #7
    6db0:	add	lr, r3, r1
    6db4:	cmp	ip, #0
    6db8:	mov	r8, r2
    6dbc:	mov	r9, r0
    6dc0:	str	lr, [r2, #40]	; 0x28
    6dc4:	beq	6ea8 <ftello64@plt+0x4e98>
    6dc8:	cmp	r0, sl
    6dcc:	movcs	r1, #1
    6dd0:	bcs	6e44 <ftello64@plt+0x4e34>
    6dd4:	ldrd	r2, [r2, #32]
    6dd8:	sub	r6, ip, r0
    6ddc:	mov	lr, r0
    6de0:	lsl	ip, ip, #3
    6de4:	ldrb	r0, [lr], #1
    6de8:	mov	r1, #0
    6dec:	strd	r0, [sp]
    6df0:	ldr	r7, [sp]
    6df4:	sub	r1, ip, #32
    6df8:	ldr	r9, [sp]
    6dfc:	lsl	r5, r7, r1
    6e00:	rsb	r7, ip, #32
    6e04:	add	r1, r6, lr
    6e08:	cmp	r1, #7
    6e0c:	lsl	r4, r9, ip
    6e10:	orr	r5, r5, r9, lsr r7
    6e14:	movhi	r1, #0
    6e18:	movls	r1, #1
    6e1c:	orr	r2, r2, r4
    6e20:	orr	r3, r3, r5
    6e24:	cmp	sl, lr
    6e28:	movls	r0, #0
    6e2c:	andhi	r0, r1, #1
    6e30:	cmp	r0, #0
    6e34:	strd	r2, [r8, #32]
    6e38:	add	ip, ip, #8
    6e3c:	mov	r9, lr
    6e40:	bne	6de4 <ftello64@plt+0x4dd4>
    6e44:	cmp	sl, r9
    6e48:	movne	r1, #0
    6e4c:	andeq	r1, r1, #1
    6e50:	cmp	r1, #0
    6e54:	beq	6e60 <ftello64@plt+0x4e50>
    6e58:	add	sp, sp, #12
    6e5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6e60:	ldrd	r4, [r8, #24]
    6e64:	ldrd	r6, [r8, #32]
    6e68:	mov	r0, r8
    6e6c:	eor	r2, r4, r6
    6e70:	eor	r3, r5, r7
    6e74:	strd	r2, [r8, #24]
    6e78:	bl	6c88 <ftello64@plt+0x4c78>
    6e7c:	mov	r0, r8
    6e80:	bl	6c88 <ftello64@plt+0x4c78>
    6e84:	ldrd	r0, [r8, #32]
    6e88:	ldrd	r2, [r8]
    6e8c:	ldr	lr, [r8, #40]	; 0x28
    6e90:	eor	r4, r2, r0
    6e94:	eor	r5, r3, r1
    6e98:	mov	r0, #0
    6e9c:	mov	r1, #0
    6ea0:	strd	r4, [r8]
    6ea4:	strd	r0, [r8, #32]
    6ea8:	and	r1, lr, #7
    6eac:	sub	r5, sl, r1
    6eb0:	cmp	r9, r5
    6eb4:	bcs	6f64 <ftello64@plt+0x4f54>
    6eb8:	mov	r4, r9
    6ebc:	ldrb	r6, [r4, #1]
    6ec0:	ldrb	r3, [r4, #5]
    6ec4:	ldrb	r2, [r4, #2]
    6ec8:	ldrb	sl, [r4, #6]
    6ecc:	ldrb	r0, [r4]
    6ed0:	ldrb	r1, [r4, #4]
    6ed4:	ldrb	lr, [r4, #3]
    6ed8:	ldrb	ip, [r4, #7]
    6edc:	orr	r0, r0, r6, lsl #8
    6ee0:	orr	r1, r1, r3, lsl #8
    6ee4:	orr	r0, r0, r2, lsl #16
    6ee8:	orr	r1, r1, sl, lsl #16
    6eec:	ldrd	r2, [r8, #24]
    6ef0:	orr	r0, r0, lr, lsl #24
    6ef4:	orr	r1, r1, ip, lsl #24
    6ef8:	mov	r7, r1
    6efc:	mov	r6, r0
    6f00:	eor	r6, r6, r2
    6f04:	eor	r7, r7, r3
    6f08:	mov	sl, r0
    6f0c:	strd	r6, [r8, #24]
    6f10:	mov	r0, r8
    6f14:	mov	fp, r1
    6f18:	bl	6c88 <ftello64@plt+0x4c78>
    6f1c:	mov	r0, r8
    6f20:	bl	6c88 <ftello64@plt+0x4c78>
    6f24:	ldrd	r2, [r8]
    6f28:	mov	r6, sl
    6f2c:	mov	r7, fp
    6f30:	add	r4, r4, #8
    6f34:	eor	r6, r6, r2
    6f38:	eor	r7, r7, r3
    6f3c:	cmp	r5, r4
    6f40:	strd	r6, [r8]
    6f44:	bhi	6ebc <ftello64@plt+0x4eac>
    6f48:	mvn	r3, r9
    6f4c:	add	r5, r5, r3
    6f50:	bic	r5, r5, #7
    6f54:	ldr	r1, [r8, #40]	; 0x28
    6f58:	add	r5, r5, #8
    6f5c:	add	r9, r9, r5
    6f60:	and	r1, r1, #7
    6f64:	sub	r1, r1, #1
    6f68:	cmp	r1, #6
    6f6c:	addls	pc, pc, r1, lsl #2
    6f70:	b	6e58 <ftello64@plt+0x4e48>
    6f74:	b	6f90 <ftello64@plt+0x4f80>
    6f78:	b	6fb0 <ftello64@plt+0x4fa0>
    6f7c:	b	6fd0 <ftello64@plt+0x4fc0>
    6f80:	b	6ff0 <ftello64@plt+0x4fe0>
    6f84:	b	7010 <ftello64@plt+0x5000>
    6f88:	b	702c <ftello64@plt+0x501c>
    6f8c:	b	704c <ftello64@plt+0x503c>
    6f90:	ldrd	r4, [r8, #32]
    6f94:	ldrb	r0, [r9]
    6f98:	mov	r1, #0
    6f9c:	orr	r3, r5, r1
    6fa0:	orr	r2, r4, r0
    6fa4:	strd	r2, [r8, #32]
    6fa8:	add	sp, sp, #12
    6fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6fb0:	ldrd	r0, [r8, #32]
    6fb4:	ldrb	r4, [r9, #1]
    6fb8:	lsr	r3, r4, #24
    6fbc:	lsl	r2, r4, #8
    6fc0:	orr	r4, r2, r0
    6fc4:	orr	r5, r3, r1
    6fc8:	strd	r4, [r8, #32]
    6fcc:	b	6f94 <ftello64@plt+0x4f84>
    6fd0:	ldrd	r6, [r8, #32]
    6fd4:	ldrb	r4, [r9, #2]
    6fd8:	lsr	r3, r4, #16
    6fdc:	lsl	r2, r4, #16
    6fe0:	orr	r0, r6, r2
    6fe4:	orr	r1, r7, r3
    6fe8:	strd	r0, [r8, #32]
    6fec:	b	6fb4 <ftello64@plt+0x4fa4>
    6ff0:	ldrd	r0, [r8, #32]
    6ff4:	ldrb	r4, [r9, #3]
    6ff8:	lsr	r3, r4, #8
    6ffc:	lsl	r2, r4, #24
    7000:	orr	r6, r0, r2
    7004:	orr	r7, r1, r3
    7008:	strd	r6, [r8, #32]
    700c:	b	6fd4 <ftello64@plt+0x4fc4>
    7010:	ldrd	r4, [r8, #32]
    7014:	ldrb	r3, [r9, #4]
    7018:	mov	r2, #0
    701c:	orr	r0, r4, r2
    7020:	orr	r1, r5, r3
    7024:	strd	r0, [r8, #32]
    7028:	b	6ff4 <ftello64@plt+0x4fe4>
    702c:	ldrd	r6, [r8, #32]
    7030:	ldrb	r4, [r9, #5]
    7034:	mov	r0, #0
    7038:	lsl	r1, r4, #8
    703c:	orr	r5, r1, r7
    7040:	orr	r4, r0, r6
    7044:	strd	r4, [r8, #32]
    7048:	b	7014 <ftello64@plt+0x5004>
    704c:	ldrb	r2, [r9, #6]
    7050:	mov	r0, #0
    7054:	lsl	r1, r2, #16
    7058:	ldrd	r2, [r8, #32]
    705c:	orr	r6, r2, r0
    7060:	orr	r7, r3, r1
    7064:	strd	r6, [r8, #32]
    7068:	b	7030 <ftello64@plt+0x5020>
    706c:	ldr	r3, [pc, #28]	; 7090 <ftello64@plt+0x5080>
    7070:	ldr	r1, [pc, #28]	; 7094 <ftello64@plt+0x5084>
    7074:	ldr	r0, [pc, #28]	; 7098 <ftello64@plt+0x5088>
    7078:	add	r3, pc, r3
    707c:	mov	r2, #78	; 0x4e
    7080:	add	r3, r3, #356	; 0x164
    7084:	add	r1, pc, r1
    7088:	add	r0, pc, r0
    708c:	bl	5878 <ftello64@plt+0x3868>
    7090:	strdeq	r9, [r0], -r4
    7094:	andeq	sl, r0, ip, lsr r3
    7098:	andeq	sl, r0, ip, asr r3
    709c:	push	{lr}		; (str lr, [sp, #-4]!)
    70a0:	sub	sp, sp, #12
    70a4:	add	r3, sp, #8
    70a8:	mov	r2, r1
    70ac:	str	r0, [r3, #-4]!
    70b0:	mov	r1, #4
    70b4:	mov	r0, r3
    70b8:	bl	6d94 <ftello64@plt+0x4d84>
    70bc:	add	sp, sp, #12
    70c0:	pop	{pc}		; (ldr pc, [sp], #4)
    70c4:	push	{r4, r5, r6, lr}
    70c8:	mov	r5, r1
    70cc:	mov	r4, r0
    70d0:	bl	1d94 <strlen@plt>
    70d4:	mov	r2, r5
    70d8:	add	r1, r0, #1
    70dc:	mov	r0, r4
    70e0:	pop	{r4, r5, r6, lr}
    70e4:	b	6d94 <ftello64@plt+0x4d84>
    70e8:	cmp	r0, #0
    70ec:	beq	7140 <ftello64@plt+0x5130>
    70f0:	sub	r2, r0, #1
    70f4:	sub	r1, r1, #1
    70f8:	ldrb	r3, [r2, #1]!
    70fc:	ldrb	r0, [r1, #1]!
    7100:	cmp	r3, #0
    7104:	bne	7114 <ftello64@plt+0x5104>
    7108:	clz	r0, r0
    710c:	lsr	r0, r0, #5
    7110:	bx	lr
    7114:	cmp	r0, r3
    7118:	beq	70f8 <ftello64@plt+0x50e8>
    711c:	cmp	r3, #95	; 0x5f
    7120:	cmpeq	r0, #45	; 0x2d
    7124:	beq	70f8 <ftello64@plt+0x50e8>
    7128:	cmp	r3, #45	; 0x2d
    712c:	cmpeq	r0, #95	; 0x5f
    7130:	moveq	r0, #1
    7134:	movne	r0, #0
    7138:	beq	70f8 <ftello64@plt+0x50e8>
    713c:	bx	lr
    7140:	ldr	r3, [pc, #32]	; 7168 <ftello64@plt+0x5158>
    7144:	ldr	r1, [pc, #32]	; 716c <ftello64@plt+0x515c>
    7148:	ldr	r0, [pc, #32]	; 7170 <ftello64@plt+0x5160>
    714c:	add	r3, pc, r3
    7150:	push	{r4, lr}
    7154:	mov	r2, #147	; 0x93
    7158:	add	r3, r3, #376	; 0x178
    715c:	add	r1, pc, r1
    7160:	add	r0, pc, r0
    7164:	bl	5878 <ftello64@plt+0x3868>
    7168:	andeq	r9, r0, r0, lsr #14
    716c:	andeq	sl, r0, ip, lsl #5
    7170:	andeq	sl, r0, r0, ror sl
    7174:	push	{r4, r5, r6, r7, r8, lr}
    7178:	subs	r5, r0, #0
    717c:	beq	7274 <ftello64@plt+0x5264>
    7180:	cmp	r1, #0
    7184:	mov	r4, r1
    7188:	beq	72b0 <ftello64@plt+0x52a0>
    718c:	ldrb	r3, [r1]
    7190:	ldrb	r0, [r5]
    7194:	sub	r3, r3, #47	; 0x2f
    7198:	clz	r3, r3
    719c:	lsr	r3, r3, #5
    71a0:	cmp	r0, #47	; 0x2f
    71a4:	rsbne	r0, r3, #0
    71a8:	rsbeq	r0, r3, #1
    71ac:	cmp	r0, #0
    71b0:	popne	{r4, r5, r6, r7, r8, pc}
    71b4:	ldr	r6, [pc, #280]	; 72d4 <ftello64@plt+0x52c4>
    71b8:	add	r6, pc, r6
    71bc:	mov	r1, r6
    71c0:	mov	r0, r5
    71c4:	bl	1ff8 <strspn@plt>
    71c8:	mov	r1, r6
    71cc:	mov	r8, r0
    71d0:	mov	r0, r4
    71d4:	bl	1ff8 <strspn@plt>
    71d8:	ldrb	r3, [r5, r8]
    71dc:	add	r8, r5, r8
    71e0:	cmp	r3, #0
    71e4:	add	r7, r4, r0
    71e8:	ldrb	r3, [r4, r0]
    71ec:	bne	7200 <ftello64@plt+0x51f0>
    71f0:	adds	r0, r3, #0
    71f4:	movne	r0, #1
    71f8:	rsb	r0, r0, #0
    71fc:	pop	{r4, r5, r6, r7, r8, pc}
    7200:	cmp	r3, #0
    7204:	beq	7298 <ftello64@plt+0x5288>
    7208:	mov	r1, r6
    720c:	mov	r0, r8
    7210:	bl	1aac <strcspn@plt>
    7214:	mov	r1, r6
    7218:	mov	r5, r0
    721c:	mov	r0, r7
    7220:	bl	1aac <strcspn@plt>
    7224:	mov	r1, r7
    7228:	cmp	r5, r0
    722c:	movcs	r2, r0
    7230:	movcc	r2, r5
    7234:	mov	r4, r0
    7238:	mov	r0, r8
    723c:	bl	1b6c <memcmp@plt>
    7240:	cmp	r0, #0
    7244:	bne	72a0 <ftello64@plt+0x5290>
    7248:	cmp	r5, r4
    724c:	movcs	r0, #0
    7250:	movcc	r0, #1
    7254:	cmp	r5, r4
    7258:	rsbls	r0, r0, #0
    725c:	rsbhi	r0, r0, #1
    7260:	cmp	r0, #0
    7264:	popne	{r4, r5, r6, r7, r8, pc}
    7268:	add	r5, r8, r5
    726c:	add	r4, r7, r4
    7270:	b	71bc <ftello64@plt+0x51ac>
    7274:	ldr	r3, [pc, #92]	; 72d8 <ftello64@plt+0x52c8>
    7278:	ldr	r1, [pc, #92]	; 72dc <ftello64@plt+0x52cc>
    727c:	ldr	r0, [pc, #92]	; 72e0 <ftello64@plt+0x52d0>
    7280:	add	r3, pc, r3
    7284:	ldr	r2, [pc, #88]	; 72e4 <ftello64@plt+0x52d4>
    7288:	add	r3, r3, #400	; 0x190
    728c:	add	r1, pc, r1
    7290:	add	r0, pc, r0
    7294:	bl	5878 <ftello64@plt+0x3868>
    7298:	mov	r0, #1
    729c:	pop	{r4, r5, r6, r7, r8, pc}
    72a0:	movgt	r3, #1
    72a4:	movle	r3, #0
    72a8:	sub	r0, r3, r0, lsr #31
    72ac:	pop	{r4, r5, r6, r7, r8, pc}
    72b0:	ldr	r3, [pc, #48]	; 72e8 <ftello64@plt+0x52d8>
    72b4:	ldr	r1, [pc, #48]	; 72ec <ftello64@plt+0x52dc>
    72b8:	ldr	r0, [pc, #48]	; 72f0 <ftello64@plt+0x52e0>
    72bc:	add	r3, pc, r3
    72c0:	ldr	r2, [pc, #44]	; 72f4 <ftello64@plt+0x52e4>
    72c4:	add	r3, r3, #400	; 0x190
    72c8:	add	r1, pc, r1
    72cc:	add	r0, pc, r0
    72d0:	bl	5878 <ftello64@plt+0x3868>
    72d4:	strdeq	r9, [r0], -r4
    72d8:	andeq	r9, r0, ip, ror #11
    72dc:	andeq	sl, r0, r8, ror r1
    72e0:	muleq	r0, r0, r1
    72e4:			; <UNDEFINED> instruction: 0x000001b1
    72e8:			; <UNDEFINED> instruction: 0x000095b0
    72ec:	andeq	sl, r0, ip, lsr r1
    72f0:	muleq	r0, r8, sl
    72f4:			; <UNDEFINED> instruction: 0x000001b2
    72f8:	b	7174 <ftello64@plt+0x5164>
    72fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    7300:	subs	r5, r0, #0
    7304:	beq	73dc <ftello64@plt+0x53cc>
    7308:	cmp	r1, #0
    730c:	mov	r4, r1
    7310:	beq	7400 <ftello64@plt+0x53f0>
    7314:	ldrb	r2, [r5]
    7318:	ldrb	r3, [r1]
    731c:	sub	r2, r2, #47	; 0x2f
    7320:	sub	r3, r3, #47	; 0x2f
    7324:	clz	r2, r2
    7328:	clz	r3, r3
    732c:	lsr	r2, r2, #5
    7330:	lsr	r3, r3, #5
    7334:	cmp	r2, r3
    7338:	bne	73d0 <ftello64@plt+0x53c0>
    733c:	ldr	r7, [pc, #224]	; 7424 <ftello64@plt+0x5414>
    7340:	add	r7, pc, r7
    7344:	b	7398 <ftello64@plt+0x5388>
    7348:	ldrb	r3, [r5, r9]
    734c:	cmp	r3, #0
    7350:	beq	73d0 <ftello64@plt+0x53c0>
    7354:	mov	r1, r7
    7358:	mov	r0, r6
    735c:	bl	1aac <strcspn@plt>
    7360:	mov	r1, r7
    7364:	mov	r4, r0
    7368:	mov	r0, r8
    736c:	bl	1aac <strcspn@plt>
    7370:	cmp	r4, r0
    7374:	bne	73d0 <ftello64@plt+0x53c0>
    7378:	mov	r2, r4
    737c:	mov	r1, r8
    7380:	mov	r0, r6
    7384:	bl	1b6c <memcmp@plt>
    7388:	cmp	r0, #0
    738c:	bne	73d0 <ftello64@plt+0x53c0>
    7390:	add	r5, r6, r4
    7394:	add	r4, r8, r4
    7398:	mov	r1, r7
    739c:	mov	r0, r5
    73a0:	bl	1ff8 <strspn@plt>
    73a4:	mov	r1, r7
    73a8:	mov	r9, r0
    73ac:	mov	r0, r4
    73b0:	bl	1ff8 <strspn@plt>
    73b4:	add	r6, r5, r9
    73b8:	ldrb	r3, [r4, r0]
    73bc:	add	r8, r4, r0
    73c0:	cmp	r3, #0
    73c4:	bne	7348 <ftello64@plt+0x5338>
    73c8:	mov	r0, r6
    73cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    73d0:	mov	r6, #0
    73d4:	mov	r0, r6
    73d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    73dc:	ldr	r3, [pc, #68]	; 7428 <ftello64@plt+0x5418>
    73e0:	ldr	r1, [pc, #68]	; 742c <ftello64@plt+0x541c>
    73e4:	ldr	r0, [pc, #68]	; 7430 <ftello64@plt+0x5420>
    73e8:	add	r3, pc, r3
    73ec:	mov	r2, #388	; 0x184
    73f0:	add	r3, r3, #416	; 0x1a0
    73f4:	add	r1, pc, r1
    73f8:	add	r0, pc, r0
    73fc:	bl	5878 <ftello64@plt+0x3868>
    7400:	ldr	r3, [pc, #44]	; 7434 <ftello64@plt+0x5424>
    7404:	ldr	r1, [pc, #44]	; 7438 <ftello64@plt+0x5428>
    7408:	ldr	r0, [pc, #44]	; 743c <ftello64@plt+0x542c>
    740c:	add	r3, pc, r3
    7410:	ldr	r2, [pc, #40]	; 7440 <ftello64@plt+0x5430>
    7414:	add	r3, r3, #416	; 0x1a0
    7418:	add	r1, pc, r1
    741c:	add	r0, pc, r0
    7420:	bl	5878 <ftello64@plt+0x3868>
    7424:	andeq	r9, r0, ip, ror #26
    7428:	andeq	r9, r0, r4, lsl #9
    742c:	andeq	sl, r0, r0, lsl r0
    7430:	andeq	sl, r0, ip, lsr #32
    7434:	andeq	r9, r0, r0, ror #8
    7438:	andeq	r9, r0, ip, ror #31
    743c:	andeq	sl, r0, r0, lsl r0
    7440:	andeq	r0, r0, r5, lsl #3
    7444:	ldr	r3, [pc, #32]	; 746c <ftello64@plt+0x545c>
    7448:	ldr	r1, [pc, #32]	; 7470 <ftello64@plt+0x5460>
    744c:	ldr	r0, [pc, #32]	; 7474 <ftello64@plt+0x5464>
    7450:	add	r3, pc, r3
    7454:	push	{r4, lr}
    7458:	mov	r2, #320	; 0x140
    745c:	add	r3, r3, #432	; 0x1b0
    7460:	add	r1, pc, r1
    7464:	add	r0, pc, r0
    7468:	bl	5878 <ftello64@plt+0x3868>
    746c:	andeq	r9, r0, ip, lsl r4
    7470:			; <UNDEFINED> instruction: 0x00009cbc
    7474:	ldrdeq	r9, [r0], -r0
    7478:	ldr	r3, [pc, #272]	; 7590 <ftello64@plt+0x5580>
    747c:	ldr	r2, [pc, #272]	; 7594 <ftello64@plt+0x5584>
    7480:	add	r3, pc, r3
    7484:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    7488:	sub	sp, sp, #8
    748c:	ldr	r7, [r3, r2]
    7490:	subs	r5, r0, #0
    7494:	ldr	r3, [r7]
    7498:	str	r3, [sp, #4]
    749c:	beq	7524 <ftello64@plt+0x5514>
    74a0:	ldr	r0, [pc, #240]	; 7598 <ftello64@plt+0x5588>
    74a4:	ldr	r6, [pc, #240]	; 759c <ftello64@plt+0x558c>
    74a8:	add	r0, pc, r0
    74ac:	add	r6, pc, r6
    74b0:	mov	r4, #0
    74b4:	b	74bc <ftello64@plt+0x54ac>
    74b8:	ldr	r0, [r6, r4, lsl #2]
    74bc:	mov	r1, r5
    74c0:	bl	3fbc <ftello64@plt+0x1fac>
    74c4:	cmp	r0, #0
    74c8:	beq	7564 <ftello64@plt+0x5554>
    74cc:	add	r4, r4, #1
    74d0:	cmp	r4, #8
    74d4:	bne	74b8 <ftello64@plt+0x54a8>
    74d8:	ldr	r1, [pc, #192]	; 75a0 <ftello64@plt+0x5590>
    74dc:	add	r6, sp, #8
    74e0:	mov	r4, #0
    74e4:	add	r1, pc, r1
    74e8:	mov	r0, r5
    74ec:	str	r4, [r6, #-8]!
    74f0:	bl	1ff8 <strspn@plt>
    74f4:	mov	r9, r0
    74f8:	bl	1de8 <__errno_location@plt>
    74fc:	add	sl, r5, r9
    7500:	mov	r1, r6
    7504:	mov	r2, r4
    7508:	mov	r8, r0
    750c:	str	r4, [r0]
    7510:	mov	r0, sl
    7514:	bl	1d88 <strtoul@plt>
    7518:	ldr	r3, [r8]
    751c:	cmp	r3, r4
    7520:	ble	752c <ftello64@plt+0x551c>
    7524:	mvn	r0, #21
    7528:	b	7574 <ftello64@plt+0x5564>
    752c:	ldr	r3, [sp]
    7530:	cmp	r3, #0
    7534:	beq	7524 <ftello64@plt+0x5514>
    7538:	cmp	sl, r3
    753c:	beq	7524 <ftello64@plt+0x5514>
    7540:	ldrb	r3, [r3]
    7544:	cmp	r3, #0
    7548:	bne	7524 <ftello64@plt+0x5514>
    754c:	ldrb	r3, [r5, r9]
    7550:	cmp	r3, #45	; 0x2d
    7554:	beq	7524 <ftello64@plt+0x5514>
    7558:	cmp	r0, #7
    755c:	bhi	7524 <ftello64@plt+0x5514>
    7560:	mov	r4, r0
    7564:	ldr	r3, [pc, #56]	; 75a4 <ftello64@plt+0x5594>
    7568:	mov	r0, #0
    756c:	add	r3, pc, r3
    7570:	str	r4, [r3, #36]	; 0x24
    7574:	ldr	r2, [sp, #4]
    7578:	ldr	r3, [r7]
    757c:	cmp	r2, r3
    7580:	bne	758c <ftello64@plt+0x557c>
    7584:	add	sp, sp, #8
    7588:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    758c:	bl	1b9c <__stack_chk_fail@plt>
    7590:	andeq	ip, r1, r8, lsr #18
    7594:	andeq	r0, r0, r8, lsl r2
    7598:			; <UNDEFINED> instruction: 0x00009fb0
    759c:	andeq	ip, r1, r4, lsr #11
    75a0:	andeq	r9, r0, ip, ror pc
    75a4:	muleq	r1, r0, sl
    75a8:	push	{r4, r5, r6, lr}
    75ac:	subs	r6, r0, #0
    75b0:	beq	75f0 <ftello64@plt+0x55e0>
    75b4:	ldr	r5, [pc, #76]	; 7608 <ftello64@plt+0x55f8>
    75b8:	ldr	r0, [pc, #76]	; 760c <ftello64@plt+0x55fc>
    75bc:	add	r5, pc, r5
    75c0:	add	r0, pc, r0
    75c4:	add	r5, r5, #32
    75c8:	mov	r4, #0
    75cc:	b	75d4 <ftello64@plt+0x55c4>
    75d0:	ldr	r0, [r5, #4]!
    75d4:	mov	r1, r6
    75d8:	bl	3fbc <ftello64@plt+0x1fac>
    75dc:	cmp	r0, #0
    75e0:	beq	75f8 <ftello64@plt+0x55e8>
    75e4:	add	r4, r4, #1
    75e8:	cmp	r4, #9
    75ec:	bne	75d0 <ftello64@plt+0x55c0>
    75f0:	mvn	r0, #21
    75f4:	pop	{r4, r5, r6, pc}
    75f8:	ldr	r3, [pc, #16]	; 7610 <ftello64@plt+0x5600>
    75fc:	add	r3, pc, r3
    7600:	str	r4, [r3, #8]
    7604:	pop	{r4, r5, r6, pc}
    7608:	muleq	r1, r4, r4
    760c:	andeq	r9, r0, r8, lsr #29
    7610:	ldrdeq	ip, [r1], -r0
    7614:	push	{r4, r5, r6, lr}
    7618:	ldrb	r3, [r0, #39]	; 0x27
    761c:	ands	r1, r3, #4
    7620:	bne	7664 <ftello64@plt+0x5654>
    7624:	and	r2, r3, #3
    7628:	ldr	r3, [pc, #88]	; 7688 <ftello64@plt+0x5678>
    762c:	add	r4, r0, #4
    7630:	add	r3, pc, r3
    7634:	add	r3, r3, r2, lsl #4
    7638:	mov	r0, r4
    763c:	ldr	r6, [r3, #80]	; 0x50
    7640:	ldr	r5, [r3, #72]	; 0x48
    7644:	mul	r5, r5, r6
    7648:	mov	r2, r5
    764c:	bl	1e18 <memset@plt>
    7650:	mov	r2, r6
    7654:	add	r0, r4, r5
    7658:	mov	r1, #255	; 0xff
    765c:	pop	{r4, r5, r6, lr}
    7660:	b	1e18 <memset@plt>
    7664:	ldr	r3, [pc, #32]	; 768c <ftello64@plt+0x567c>
    7668:	ldr	r1, [pc, #32]	; 7690 <ftello64@plt+0x5680>
    766c:	ldr	r0, [pc, #32]	; 7694 <ftello64@plt+0x5684>
    7670:	add	r3, pc, r3
    7674:	ldr	r2, [pc, #28]	; 7698 <ftello64@plt+0x5688>
    7678:	add	r3, r3, #456	; 0x1c8
    767c:	add	r1, pc, r1
    7680:	add	r0, pc, r0
    7684:	bl	5878 <ftello64@plt+0x3868>
    7688:	andeq	ip, r1, r0, lsr #8
    768c:	strdeq	r9, [r0], -ip
    7690:	strdeq	r9, [r0], -r4
    7694:	andeq	r9, r0, r8, lsl #28
    7698:	strdeq	r0, [r0], -fp
    769c:	push	{r4, r5, r6, r7, r8, lr}
    76a0:	subs	r5, r0, #0
    76a4:	beq	7898 <ftello64@plt+0x5888>
    76a8:	ldrb	r2, [r5, #39]	; 0x27
    76ac:	mov	r4, r1
    76b0:	ldr	r3, [r1]
    76b4:	and	r1, r2, #3
    76b8:	cmp	r1, #1
    76bc:	beq	7790 <ftello64@plt+0x5780>
    76c0:	cmn	r3, #1
    76c4:	beq	784c <ftello64@plt+0x583c>
    76c8:	cmn	r3, #2
    76cc:	beq	78e0 <ftello64@plt+0x58d0>
    76d0:	cmp	r3, #0
    76d4:	beq	7a24 <ftello64@plt+0x5a14>
    76d8:	ands	lr, r2, #4
    76dc:	ldr	r6, [pc, #940]	; 7a90 <ftello64@plt+0x5a80>
    76e0:	and	r2, r2, #3
    76e4:	add	r6, pc, r6
    76e8:	lsl	r2, r2, #4
    76ec:	add	r1, r6, r2
    76f0:	ldrne	ip, [r5, #4]
    76f4:	ldr	r1, [r1, #72]	; 0x48
    76f8:	addeq	ip, r5, #4
    76fc:	ldr	r7, [r4, #4]
    7700:	mul	r0, r1, r3
    7704:	ldr	r0, [ip, r0]
    7708:	cmp	r0, r7
    770c:	beq	785c <ftello64@plt+0x584c>
    7710:	sub	r0, r3, #1
    7714:	str	r0, [r4]
    7718:	ldrb	r2, [r5, #39]	; 0x27
    771c:	tst	r2, #4
    7720:	beq	78a8 <ftello64@plt+0x5898>
    7724:	and	ip, r2, #3
    7728:	ldr	lr, [r5, #4]
    772c:	add	ip, r6, ip, lsl #4
    7730:	ldr	r1, [ip, #72]	; 0x48
    7734:	mul	r2, r1, r0
    7738:	ldr	r2, [lr, r2]
    773c:	cmp	r7, r2
    7740:	bne	7a48 <ftello64@plt+0x5a38>
    7744:	ldr	ip, [r5, #28]
    7748:	cmp	ip, r3
    774c:	mul	r1, ip, r1
    7750:	bls	7784 <ftello64@plt+0x5774>
    7754:	add	r1, r1, r3
    7758:	add	r2, lr, r1
    775c:	ldrb	r1, [lr, r1]
    7760:	cmp	r1, #255	; 0xff
    7764:	beq	7778 <ftello64@plt+0x5768>
    7768:	b	7874 <ftello64@plt+0x5864>
    776c:	ldrb	r1, [r2, #1]!
    7770:	cmp	r1, #255	; 0xff
    7774:	bne	7874 <ftello64@plt+0x5864>
    7778:	add	r3, r3, #1
    777c:	cmp	ip, r3
    7780:	bhi	776c <ftello64@plt+0x575c>
    7784:	mvn	r3, #0
    7788:	str	r3, [r4]
    778c:	pop	{r4, r5, r6, r7, r8, pc}
    7790:	cmn	r3, #1
    7794:	beq	784c <ftello64@plt+0x583c>
    7798:	cmn	r3, #2
    779c:	beq	7840 <ftello64@plt+0x5830>
    77a0:	ldr	r1, [pc, #748]	; 7a94 <ftello64@plt+0x5a84>
    77a4:	tst	r2, #4
    77a8:	add	r1, pc, r1
    77ac:	add	r2, r1, #16
    77b0:	ldr	r6, [r2, #72]	; 0x48
    77b4:	ldr	r8, [r4, #4]
    77b8:	mul	r0, r6, r3
    77bc:	beq	7a04 <ftello64@plt+0x59f4>
    77c0:	ldr	r7, [r5, #4]
    77c4:	add	r1, r7, r0
    77c8:	ldr	r2, [r7, r0]
    77cc:	cmp	r8, r2
    77d0:	ldrne	r1, [r5, #28]
    77d4:	beq	7a1c <ftello64@plt+0x5a0c>
    77d8:	sub	r0, r3, #1
    77dc:	add	r0, r0, r1
    77e0:	bl	10644 <ftello64@plt+0xe634>
    77e4:	mul	r6, r6, r1
    77e8:	mov	r0, r1
    77ec:	add	r1, r7, r6
    77f0:	ldr	r3, [r7, r6]
    77f4:	cmp	r3, r8
    77f8:	bne	7a6c <ftello64@plt+0x5a5c>
    77fc:	ldr	r3, [r1, #8]
    7800:	cmn	r3, #1
    7804:	str	r3, [r4]
    7808:	popeq	{r4, r5, r6, r7, r8, pc}
    780c:	ldrb	r2, [r5, #39]	; 0x27
    7810:	ldr	r1, [pc, #640]	; 7a98 <ftello64@plt+0x5a88>
    7814:	tst	r2, #4
    7818:	addeq	r5, r5, #4
    781c:	ldrne	r5, [r5, #4]
    7820:	and	r2, r2, #3
    7824:	add	r1, pc, r1
    7828:	add	r2, r1, r2, lsl #4
    782c:	ldr	r2, [r2, #72]	; 0x48
    7830:	mul	r3, r2, r3
    7834:	ldr	r3, [r5, r3]
    7838:	str	r3, [r4, #4]
    783c:	pop	{r4, r5, r6, r7, r8, pc}
    7840:	ldr	r0, [r5, #44]	; 0x2c
    7844:	cmn	r0, #1
    7848:	bne	79dc <ftello64@plt+0x59cc>
    784c:	mvn	r2, #0
    7850:	str	r2, [r4]
    7854:	mov	r0, r2
    7858:	pop	{r4, r5, r6, r7, r8, pc}
    785c:	mov	r0, r3
    7860:	cmp	lr, #0
    7864:	add	r3, r0, #1
    7868:	beq	78c8 <ftello64@plt+0x58b8>
    786c:	ldr	lr, [r5, #4]
    7870:	b	7744 <ftello64@plt+0x5734>
    7874:	str	r3, [r4]
    7878:	ldrb	r2, [r5, #39]	; 0x27
    787c:	tst	r2, #4
    7880:	beq	797c <ftello64@plt+0x596c>
    7884:	ldr	r5, [r5, #4]
    7888:	ldr	r1, [pc, #524]	; 7a9c <ftello64@plt+0x5a8c>
    788c:	and	r2, r2, #3
    7890:	add	r1, pc, r1
    7894:	b	7828 <ftello64@plt+0x5818>
    7898:	mvn	r2, #0
    789c:	str	r2, [r1]
    78a0:	mov	r0, r2
    78a4:	pop	{r4, r5, r6, r7, r8, pc}
    78a8:	and	r2, r2, #3
    78ac:	lsl	r2, r2, #4
    78b0:	add	ip, r6, r2
    78b4:	ldr	r1, [ip, #72]	; 0x48
    78b8:	mla	ip, r1, r0, r5
    78bc:	ldr	ip, [ip, #4]
    78c0:	cmp	r7, ip
    78c4:	bne	7a48 <ftello64@plt+0x5a38>
    78c8:	ldr	ip, [pc, #464]	; 7aa0 <ftello64@plt+0x5a90>
    78cc:	add	lr, r5, #4
    78d0:	add	ip, pc, ip
    78d4:	add	r2, ip, r2
    78d8:	ldr	ip, [r2, #80]	; 0x50
    78dc:	b	7748 <ftello64@plt+0x5738>
    78e0:	ldr	r3, [pc, #444]	; 7aa4 <ftello64@plt+0x5a94>
    78e4:	ands	r2, r2, #4
    78e8:	add	r3, pc, r3
    78ec:	add	r1, r3, r1, lsl #4
    78f0:	ldr	r0, [r1, #72]	; 0x48
    78f4:	beq	7984 <ftello64@plt+0x5974>
    78f8:	ldr	ip, [r5, #28]
    78fc:	ldr	r3, [r5, #32]
    7900:	ldr	r1, [r5, #4]
    7904:	cmp	r3, ip
    7908:	mul	r0, ip, r0
    790c:	bcs	7940 <ftello64@plt+0x5930>
    7910:	add	r0, r3, r0
    7914:	add	r2, r1, r0
    7918:	ldrb	r1, [r1, r0]
    791c:	cmp	r1, #255	; 0xff
    7920:	beq	7934 <ftello64@plt+0x5924>
    7924:	b	7944 <ftello64@plt+0x5934>
    7928:	ldrb	r1, [r2, #1]!
    792c:	cmp	r1, #255	; 0xff
    7930:	bne	7944 <ftello64@plt+0x5934>
    7934:	add	r3, r3, #1
    7938:	cmp	ip, r3
    793c:	bne	7928 <ftello64@plt+0x5918>
    7940:	mvn	r3, #0
    7944:	str	r3, [r4]
    7948:	str	r3, [r5, #32]
    794c:	ldr	r0, [r4]
    7950:	cmn	r0, #1
    7954:	beq	784c <ftello64@plt+0x583c>
    7958:	ldrb	lr, [r5, #39]	; 0x27
    795c:	ldr	r3, [pc, #324]	; 7aa8 <ftello64@plt+0x5a98>
    7960:	and	r2, lr, #3
    7964:	add	r3, pc, r3
    7968:	lsl	r2, r2, #4
    796c:	add	r3, r3, r2
    7970:	and	lr, lr, #4
    7974:	ldr	r1, [r3, #72]	; 0x48
    7978:	b	7860 <ftello64@plt+0x5850>
    797c:	add	r5, r5, #4
    7980:	b	7888 <ftello64@plt+0x5878>
    7984:	ldr	r1, [r1, #80]	; 0x50
    7988:	add	r3, r5, #4
    798c:	cmp	r1, #0
    7990:	mul	r0, r1, r0
    7994:	beq	784c <ftello64@plt+0x583c>
    7998:	ldrb	ip, [r3, r0]
    799c:	add	r3, r3, r0
    79a0:	cmp	ip, #255	; 0xff
    79a4:	strne	r2, [r4]
    79a8:	movne	r0, r2
    79ac:	bne	7958 <ftello64@plt+0x5948>
    79b0:	mov	r0, r2
    79b4:	b	79c4 <ftello64@plt+0x59b4>
    79b8:	ldrb	r2, [r3, #1]!
    79bc:	cmp	r2, #255	; 0xff
    79c0:	bne	79d4 <ftello64@plt+0x59c4>
    79c4:	add	r0, r0, #1
    79c8:	cmp	r1, r0
    79cc:	bne	79b8 <ftello64@plt+0x59a8>
    79d0:	mvn	r0, #0
    79d4:	str	r0, [r4]
    79d8:	b	7950 <ftello64@plt+0x5940>
    79dc:	tst	r2, #4
    79e0:	and	r3, r2, #3
    79e4:	ldr	r2, [pc, #192]	; 7aac <ftello64@plt+0x5a9c>
    79e8:	ldrne	ip, [r5, #4]
    79ec:	add	r2, pc, r2
    79f0:	add	r2, r2, r3, lsl #4
    79f4:	addeq	ip, r5, #4
    79f8:	ldr	r1, [r2, #72]	; 0x48
    79fc:	mla	r1, r1, r0, ip
    7a00:	b	77fc <ftello64@plt+0x57ec>
    7a04:	add	r7, r5, #4
    7a08:	add	r1, r7, r0
    7a0c:	ldr	r0, [r7, r0]
    7a10:	cmp	r8, r0
    7a14:	ldrne	r1, [r2, #80]	; 0x50
    7a18:	bne	77d8 <ftello64@plt+0x57c8>
    7a1c:	mov	r0, r3
    7a20:	b	77fc <ftello64@plt+0x57ec>
    7a24:	ldr	r3, [pc, #132]	; 7ab0 <ftello64@plt+0x5aa0>
    7a28:	ldr	r1, [pc, #132]	; 7ab4 <ftello64@plt+0x5aa4>
    7a2c:	ldr	r0, [pc, #132]	; 7ab8 <ftello64@plt+0x5aa8>
    7a30:	add	r3, pc, r3
    7a34:	ldr	r2, [pc, #128]	; 7abc <ftello64@plt+0x5aac>
    7a38:	add	r3, r3, #516	; 0x204
    7a3c:	add	r1, pc, r1
    7a40:	add	r0, pc, r0
    7a44:	bl	5878 <ftello64@plt+0x3868>
    7a48:	ldr	r3, [pc, #112]	; 7ac0 <ftello64@plt+0x5ab0>
    7a4c:	ldr	r1, [pc, #112]	; 7ac4 <ftello64@plt+0x5ab4>
    7a50:	ldr	r0, [pc, #112]	; 7ac8 <ftello64@plt+0x5ab8>
    7a54:	add	r3, pc, r3
    7a58:	ldr	r2, [pc, #108]	; 7acc <ftello64@plt+0x5abc>
    7a5c:	add	r3, r3, #516	; 0x204
    7a60:	add	r1, pc, r1
    7a64:	add	r0, pc, r0
    7a68:	bl	5878 <ftello64@plt+0x3868>
    7a6c:	ldr	r3, [pc, #92]	; 7ad0 <ftello64@plt+0x5ac0>
    7a70:	ldr	r1, [pc, #92]	; 7ad4 <ftello64@plt+0x5ac4>
    7a74:	ldr	r0, [pc, #92]	; 7ad8 <ftello64@plt+0x5ac8>
    7a78:	add	r3, pc, r3
    7a7c:	ldr	r2, [pc, #88]	; 7adc <ftello64@plt+0x5acc>
    7a80:	add	r3, r3, #480	; 0x1e0
    7a84:	add	r1, pc, r1
    7a88:	add	r0, pc, r0
    7a8c:	bl	5878 <ftello64@plt+0x3868>
    7a90:	andeq	ip, r1, ip, ror #6
    7a94:	andeq	ip, r1, r8, lsr #5
    7a98:	andeq	ip, r1, ip, lsr #4
    7a9c:	andeq	ip, r1, r0, asr #3
    7aa0:	andeq	ip, r1, r0, lsl #3
    7aa4:	andeq	ip, r1, r8, ror #2
    7aa8:	andeq	ip, r1, ip, ror #1
    7aac:	andeq	ip, r1, r4, rrx
    7ab0:	andeq	r8, r0, ip, lsr lr
    7ab4:	andeq	r9, r0, r4, lsr sl
    7ab8:	andeq	r9, r0, r8, ror sl
    7abc:	andeq	r0, r0, r7, lsl #5
    7ac0:	andeq	r8, r0, r8, lsl lr
    7ac4:	andeq	r9, r0, r0, lsl sl
    7ac8:	andeq	r9, r0, r0, ror #20
    7acc:	muleq	r0, r3, r2
    7ad0:	strdeq	r8, [r0], -r4
    7ad4:	andeq	r9, r0, ip, ror #19
    7ad8:	andeq	r9, r0, r4, lsl sl
    7adc:	andeq	r0, r0, fp, asr r2
    7ae0:	ldr	r3, [pc, #616]	; 7d50 <ftello64@plt+0x5d40>
    7ae4:	ldr	r2, [pc, #616]	; 7d54 <ftello64@plt+0x5d44>
    7ae8:	add	r3, pc, r3
    7aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7af0:	sub	sp, sp, #76	; 0x4c
    7af4:	ldr	fp, [r3, r2]
    7af8:	ldrb	r2, [r0, #39]	; 0x27
    7afc:	mov	sl, r0
    7b00:	ldr	r3, [fp]
    7b04:	tst	r2, #4
    7b08:	str	r3, [sp, #68]	; 0x44
    7b0c:	addne	r3, r0, #8
    7b10:	ldreq	r3, [pc, #576]	; 7d58 <ftello64@plt+0x5d48>
    7b14:	addeq	r3, pc, r3
    7b18:	addeq	r3, r3, #2064	; 0x810
    7b1c:	addeq	r3, r3, #8
    7b20:	ldrb	r6, [r3, #1]
    7b24:	ldrb	ip, [r3, #9]
    7b28:	ldrb	r2, [r3]
    7b2c:	ldrb	lr, [r3, #8]
    7b30:	ldrb	r0, [r3, #2]
    7b34:	ldrb	r5, [r3, #5]
    7b38:	ldrb	r8, [r3, #3]
    7b3c:	ldrb	r4, [r3, #10]
    7b40:	orr	r2, r2, r6, lsl #8
    7b44:	orr	lr, lr, ip, lsl #8
    7b48:	ldrb	r6, [r3, #6]
    7b4c:	ldrb	ip, [r3, #4]
    7b50:	orr	r0, r2, r0, lsl #16
    7b54:	ldrb	r7, [r3, #13]
    7b58:	orr	ip, ip, r5, lsl #8
    7b5c:	orr	r0, r0, r8, lsl #24
    7b60:	ldrb	r2, [r3, #12]
    7b64:	str	r0, [sp]
    7b68:	orr	lr, lr, r4, lsl #16
    7b6c:	orr	r0, ip, r6, lsl #16
    7b70:	ldrb	r4, [r3, #14]
    7b74:	ldrb	ip, [r3, #7]
    7b78:	ldrb	r5, [r3, #11]
    7b7c:	ldrb	r3, [r3, #15]
    7b80:	orr	r2, r2, r7, lsl #8
    7b84:	orr	r2, r2, r4, lsl #16
    7b88:	orr	r0, r0, ip, lsl #24
    7b8c:	str	r0, [sp, #4]
    7b90:	orr	r3, r2, r3, lsl #24
    7b94:	str	r3, [sp, #12]
    7b98:	add	r7, pc, #400	; 0x190
    7b9c:	ldrd	r6, [r7]
    7ba0:	ldrd	r2, [sp]
    7ba4:	orr	lr, lr, r5, lsl #24
    7ba8:	str	lr, [sp, #8]
    7bac:	mov	r4, r2
    7bb0:	mov	r5, r3
    7bb4:	eor	r2, r2, r6
    7bb8:	eor	r3, r3, r7
    7bbc:	add	r9, pc, #372	; 0x174
    7bc0:	ldrd	r8, [r9]
    7bc4:	ldrd	r6, [sp, #8]
    7bc8:	strd	r2, [sp, #32]
    7bcc:	add	r3, pc, #364	; 0x16c
    7bd0:	ldrd	r2, [r3]
    7bd4:	eor	r4, r4, r8
    7bd8:	eor	r5, r5, r9
    7bdc:	eor	r2, r2, r6
    7be0:	eor	r3, r3, r7
    7be4:	mov	r8, r4
    7be8:	mov	r9, r5
    7bec:	mov	r4, r2
    7bf0:	mov	r5, r3
    7bf4:	add	r3, pc, #332	; 0x14c
    7bf8:	ldrd	r2, [r3]
    7bfc:	ldr	ip, [sl]
    7c00:	strd	r8, [sp, #16]
    7c04:	eor	r2, r2, r6
    7c08:	eor	r3, r3, r7
    7c0c:	mov	r8, #0
    7c10:	strd	r4, [sp, #24]
    7c14:	add	r4, sp, #16
    7c18:	mov	r0, r1
    7c1c:	strd	r2, [sp, #40]	; 0x28
    7c20:	str	r8, [sp, #48]	; 0x30
    7c24:	str	r8, [sp, #52]	; 0x34
    7c28:	str	r8, [sp, #56]	; 0x38
    7c2c:	mov	r1, r4
    7c30:	ldr	r3, [ip]
    7c34:	blx	r3
    7c38:	ldr	ip, [sp, #56]	; 0x38
    7c3c:	ldrd	r0, [sp, #48]	; 0x30
    7c40:	mov	r7, r8
    7c44:	ldrd	r8, [sp, #40]	; 0x28
    7c48:	lsl	r3, ip, #24
    7c4c:	orr	r6, r7, r0
    7c50:	orr	r7, r3, r1
    7c54:	eor	r2, r8, r6
    7c58:	eor	r3, r9, r7
    7c5c:	mov	r0, r4
    7c60:	strd	r2, [sp, #40]	; 0x28
    7c64:	bl	6c88 <ftello64@plt+0x4c78>
    7c68:	mov	r0, r4
    7c6c:	bl	6c88 <ftello64@plt+0x4c78>
    7c70:	ldrd	r2, [sp, #16]
    7c74:	mov	r0, r4
    7c78:	eor	r8, r2, r6
    7c7c:	eor	r9, r3, r7
    7c80:	ldrd	r2, [sp, #32]
    7c84:	strd	r8, [sp, #16]
    7c88:	eor	r2, r2, #255	; 0xff
    7c8c:	strd	r2, [sp, #32]
    7c90:	bl	6c88 <ftello64@plt+0x4c78>
    7c94:	mov	r0, r4
    7c98:	bl	6c88 <ftello64@plt+0x4c78>
    7c9c:	mov	r0, r4
    7ca0:	bl	6c88 <ftello64@plt+0x4c78>
    7ca4:	mov	r0, r4
    7ca8:	bl	6c88 <ftello64@plt+0x4c78>
    7cac:	ldrb	r3, [sl, #39]	; 0x27
    7cb0:	tst	r3, #4
    7cb4:	bne	7d20 <ftello64@plt+0x5d10>
    7cb8:	ldr	r2, [pc, #156]	; 7d5c <ftello64@plt+0x5d4c>
    7cbc:	and	r3, r3, #3
    7cc0:	add	r2, pc, r2
    7cc4:	add	r3, r2, r3, lsl #4
    7cc8:	ldr	r2, [r3, #80]	; 0x50
    7ccc:	ldrd	r0, [sp, #16]
    7cd0:	ldrd	r4, [sp, #24]
    7cd4:	ldrd	r8, [sp, #32]
    7cd8:	mov	r3, #0
    7cdc:	eor	r6, r0, r4
    7ce0:	eor	r7, r1, r5
    7ce4:	mov	r4, r6
    7ce8:	mov	r5, r7
    7cec:	ldrd	r6, [sp, #40]	; 0x28
    7cf0:	eor	r4, r4, r8
    7cf4:	eor	r5, r5, r9
    7cf8:	eor	r0, r4, r6
    7cfc:	eor	r1, r5, r7
    7d00:	bl	10664 <ftello64@plt+0xe654>
    7d04:	mov	r0, r2
    7d08:	ldr	r2, [sp, #68]	; 0x44
    7d0c:	ldr	r3, [fp]
    7d10:	cmp	r2, r3
    7d14:	bne	7d28 <ftello64@plt+0x5d18>
    7d18:	add	sp, sp, #76	; 0x4c
    7d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7d20:	ldr	r2, [sl, #28]
    7d24:	b	7ccc <ftello64@plt+0x5cbc>
    7d28:	bl	1b9c <__stack_chk_fail@plt>
    7d2c:	nop			; (mov r0, r0)
    7d30:	cdpvs	2, 6, cr7, cr5, cr1, {3}
    7d34:	ldclvs	7, cr6, [r9], #-404	; 0xfffffe6c
    7d38:	rsbsvc	r6, r3, r5, ror r5
    7d3c:	cmnvc	pc, #6464	; 0x1940
    7d40:	cdpvs	15, 6, cr6, cr4, cr13, {3}
    7d44:	strbtvs	r7, [pc], #-609	; 7d4c <ftello64@plt+0x5d3c>
    7d48:	ldmdbvc	r4!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
    7d4c:	strbtvc	r6, [r5], #-1122	; 0xfffffb9e
    7d50:	andeq	ip, r1, r0, asr #5
    7d54:	andeq	r0, r0, r8, lsl r2
    7d58:			; <UNDEFINED> instruction: 0x0001c5b8
    7d5c:	muleq	r1, r0, sp
    7d60:	push	{r4, r5, r6, lr}
    7d64:	mov	r4, r1
    7d68:	ldrb	r3, [r0, #39]	; 0x27
    7d6c:	ldr	r6, [pc, #92]	; 7dd0 <ftello64@plt+0x5dc0>
    7d70:	mov	r5, r0
    7d74:	tst	r3, #4
    7d78:	and	r3, r3, #3
    7d7c:	add	r6, pc, r6
    7d80:	add	r3, r6, r3, lsl #4
    7d84:	ldrne	r2, [r0, #4]
    7d88:	ldr	r3, [r3, #72]	; 0x48
    7d8c:	addeq	r2, r0, #4
    7d90:	mul	r3, r3, r1
    7d94:	ldr	r1, [r2, r3]
    7d98:	bl	7ae0 <ftello64@plt+0x5ad0>
    7d9c:	cmp	r4, r0
    7da0:	bcs	7dc8 <ftello64@plt+0x5db8>
    7da4:	ldrb	r3, [r5, #39]	; 0x27
    7da8:	sub	r0, r4, r0
    7dac:	tst	r3, #4
    7db0:	andeq	r3, r3, #3
    7db4:	ldrne	r3, [r5, #28]
    7db8:	addeq	r6, r6, r3, lsl #4
    7dbc:	ldreq	r3, [r6, #80]	; 0x50
    7dc0:	add	r0, r0, r3
    7dc4:	pop	{r4, r5, r6, pc}
    7dc8:	sub	r0, r4, r0
    7dcc:	pop	{r4, r5, r6, pc}
    7dd0:	ldrdeq	fp, [r1], -r4
    7dd4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7dd8:	mov	r9, r0
    7ddc:	ldrb	r0, [r0, #39]	; 0x27
    7de0:	ldr	r3, [pc, #308]	; 7f1c <ftello64@plt+0x5f0c>
    7de4:	mov	r6, r2
    7de8:	and	r2, r0, #3
    7dec:	add	r3, pc, r3
    7df0:	tst	r0, #4
    7df4:	add	r3, r3, r2, lsl #4
    7df8:	ldrne	r4, [r9, #28]
    7dfc:	ldr	r2, [r3, #72]	; 0x48
    7e00:	ldreq	r4, [r3, #80]	; 0x50
    7e04:	ldrne	r3, [r9, #4]
    7e08:	addeq	r3, r9, #4
    7e0c:	cmp	r1, r4
    7e10:	mov	fp, r1
    7e14:	mul	r2, r2, r4
    7e18:	bcs	7ef8 <ftello64@plt+0x5ee8>
    7e1c:	add	r4, r3, r2
    7e20:	ldrb	r0, [r4, r1]
    7e24:	cmp	r0, #255	; 0xff
    7e28:	beq	7ed8 <ftello64@plt+0x5ec8>
    7e2c:	ldr	r7, [pc, #236]	; 7f20 <ftello64@plt+0x5f10>
    7e30:	ldr	r5, [pc, #236]	; 7f24 <ftello64@plt+0x5f14>
    7e34:	add	r7, pc, r7
    7e38:	add	r5, pc, r5
    7e3c:	mov	sl, #0
    7e40:	add	r8, r9, #4
    7e44:	b	7e78 <ftello64@plt+0x5e68>
    7e48:	cmp	r2, #0
    7e4c:	andeq	r3, r3, #3
    7e50:	add	r0, fp, #1
    7e54:	addeq	r3, r5, r3, lsl #4
    7e58:	ldrne	r1, [r9, #28]
    7e5c:	ldreq	r1, [r3, #80]	; 0x50
    7e60:	bl	10644 <ftello64@plt+0xe634>
    7e64:	add	sl, sl, #1
    7e68:	ldrb	r0, [r4, r1]
    7e6c:	mov	fp, r1
    7e70:	cmp	r0, #255	; 0xff
    7e74:	beq	7ed8 <ftello64@plt+0x5ec8>
    7e78:	cmp	r0, #252	; 0xfc
    7e7c:	bhi	7ee0 <ftello64@plt+0x5ed0>
    7e80:	cmp	sl, r0
    7e84:	bhi	7ed8 <ftello64@plt+0x5ec8>
    7e88:	ldrb	r3, [r9, #39]	; 0x27
    7e8c:	and	r2, r3, #4
    7e90:	bne	7e48 <ftello64@plt+0x5e38>
    7e94:	and	r3, r3, #3
    7e98:	cmp	r2, #0
    7e9c:	add	r3, r7, r3, lsl #4
    7ea0:	ldrne	r2, [r9, #4]
    7ea4:	ldr	r0, [r3, #72]	; 0x48
    7ea8:	ldr	ip, [r9]
    7eac:	moveq	r2, r8
    7eb0:	mul	r0, r0, fp
    7eb4:	mov	r1, r6
    7eb8:	ldr	r3, [ip, #4]
    7ebc:	ldr	r0, [r2, r0]
    7ec0:	blx	r3
    7ec4:	cmp	r0, #0
    7ec8:	beq	7ef0 <ftello64@plt+0x5ee0>
    7ecc:	ldrb	r3, [r9, #39]	; 0x27
    7ed0:	and	r2, r3, #4
    7ed4:	b	7e48 <ftello64@plt+0x5e38>
    7ed8:	mvn	r0, #0
    7edc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7ee0:	mov	r1, fp
    7ee4:	mov	r0, r9
    7ee8:	bl	7d60 <ftello64@plt+0x5d50>
    7eec:	b	7e80 <ftello64@plt+0x5e70>
    7ef0:	mov	r0, fp
    7ef4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7ef8:	ldr	r3, [pc, #40]	; 7f28 <ftello64@plt+0x5f18>
    7efc:	ldr	r1, [pc, #40]	; 7f2c <ftello64@plt+0x5f1c>
    7f00:	ldr	r0, [pc, #40]	; 7f30 <ftello64@plt+0x5f20>
    7f04:	add	r3, pc, r3
    7f08:	ldr	r2, [pc, #36]	; 7f34 <ftello64@plt+0x5f24>
    7f0c:	add	r3, r3, #552	; 0x228
    7f10:	add	r1, pc, r1
    7f14:	add	r0, pc, r0
    7f18:	bl	5878 <ftello64@plt+0x3868>
    7f1c:	andeq	fp, r1, r4, ror #24
    7f20:	andeq	fp, r1, ip, lsl ip
    7f24:	andeq	fp, r1, r8, lsl ip
    7f28:	andeq	r8, r0, r8, ror #18
    7f2c:	andeq	r9, r0, r0, ror #10
    7f30:	andeq	r9, r0, r8, asr #11
    7f34:	andeq	r0, r0, r4, lsr #9
    7f38:	subs	r3, r0, #0
    7f3c:	beq	7f6c <ftello64@plt+0x5f5c>
    7f40:	push	{r4, r5, r6, lr}
    7f44:	mov	r5, r1
    7f48:	mov	r4, r3
    7f4c:	bl	7ae0 <ftello64@plt+0x5ad0>
    7f50:	mov	r2, r5
    7f54:	mov	r1, r0
    7f58:	mov	r0, r4
    7f5c:	bl	7dd4 <ftello64@plt+0x5dc4>
    7f60:	adds	r0, r0, #1
    7f64:	movne	r0, #1
    7f68:	pop	{r4, r5, r6, pc}
    7f6c:	mov	r0, r3
    7f70:	bx	lr
    7f74:	push	{r4, r5, r6, r7, r8, lr}
    7f78:	subs	r5, r0, #0
    7f7c:	beq	8014 <ftello64@plt+0x6004>
    7f80:	cmp	r1, #0
    7f84:	mov	r6, r1
    7f88:	beq	8038 <ftello64@plt+0x6028>
    7f8c:	ldr	r1, [pc, #200]	; 805c <ftello64@plt+0x604c>
    7f90:	add	r1, pc, r1
    7f94:	bl	1ff8 <strspn@plt>
    7f98:	subs	r4, r0, #0
    7f9c:	bne	7ffc <ftello64@plt+0x5fec>
    7fa0:	ldr	r7, [pc, #184]	; 8060 <ftello64@plt+0x6050>
    7fa4:	add	r7, pc, r7
    7fa8:	mov	r1, r7
    7fac:	mov	r0, r5
    7fb0:	bl	1aac <strcspn@plt>
    7fb4:	subs	r1, r0, #0
    7fb8:	popeq	{r4, r5, r6, r7, r8, pc}
    7fbc:	add	r4, r5, r1
    7fc0:	mov	r0, r5
    7fc4:	mov	r2, r6
    7fc8:	bl	6d94 <ftello64@plt+0x4d84>
    7fcc:	mov	r0, r4
    7fd0:	mov	r1, r7
    7fd4:	bl	1ff8 <strspn@plt>
    7fd8:	ldrb	r3, [r4, r0]
    7fdc:	add	r5, r4, r0
    7fe0:	cmp	r3, #0
    7fe4:	popeq	{r4, r5, r6, r7, r8, pc}
    7fe8:	mov	r0, r4
    7fec:	mov	r2, r6
    7ff0:	mov	r1, #1
    7ff4:	bl	6d94 <ftello64@plt+0x4d84>
    7ff8:	b	7fa8 <ftello64@plt+0x5f98>
    7ffc:	mov	r0, r5
    8000:	mov	r2, r6
    8004:	mov	r1, #1
    8008:	bl	6d94 <ftello64@plt+0x4d84>
    800c:	add	r5, r5, r4
    8010:	b	7fa0 <ftello64@plt+0x5f90>
    8014:	ldr	r3, [pc, #72]	; 8064 <ftello64@plt+0x6054>
    8018:	ldr	r1, [pc, #72]	; 8068 <ftello64@plt+0x6058>
    801c:	ldr	r0, [pc, #72]	; 806c <ftello64@plt+0x605c>
    8020:	add	r3, pc, r3
    8024:	mov	r2, #17
    8028:	add	r3, r3, #572	; 0x23c
    802c:	add	r1, pc, r1
    8030:	add	r0, pc, r0
    8034:	bl	5878 <ftello64@plt+0x3868>
    8038:	ldr	r3, [pc, #48]	; 8070 <ftello64@plt+0x6060>
    803c:	ldr	r1, [pc, #48]	; 8074 <ftello64@plt+0x6064>
    8040:	ldr	r0, [pc, #48]	; 8078 <ftello64@plt+0x6068>
    8044:	add	r3, pc, r3
    8048:	mov	r2, #18
    804c:	add	r3, r3, #572	; 0x23c
    8050:	add	r1, pc, r1
    8054:	add	r0, pc, r0
    8058:	bl	5878 <ftello64@plt+0x3868>
    805c:	andeq	r9, r0, ip, lsl r1
    8060:	andeq	r9, r0, r8, lsl #2
    8064:	andeq	r8, r0, ip, asr #16
    8068:	andeq	r9, r0, r4, asr #9
    806c:	ldrdeq	r9, [r0], -ip
    8070:	andeq	r8, r0, r8, lsr #16
    8074:	andeq	r9, r0, r0, lsr #9
    8078:	andeq	r9, r0, r8, lsl #7
    807c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    8080:	subs	r8, r1, #0
    8084:	beq	8120 <ftello64@plt+0x6110>
    8088:	ldr	r4, [pc, #180]	; 8144 <ftello64@plt+0x6134>
    808c:	mov	r7, r0
    8090:	mov	r9, r2
    8094:	mov	r0, r4
    8098:	b	80d8 <ftello64@plt+0x60c8>
    809c:	sub	r6, r4, #1
    80a0:	mov	r3, r6
    80a4:	mov	r2, r5
    80a8:	mov	r1, r8
    80ac:	mov	r0, r7
    80b0:	bl	1d04 <readlinkat@plt>
    80b4:	cmp	r0, #0
    80b8:	blt	80f0 <ftello64@plt+0x60e0>
    80bc:	cmp	r6, r0
    80c0:	bhi	810c <ftello64@plt+0x60fc>
    80c4:	mov	r0, r5
    80c8:	bl	1b00 <free@plt>
    80cc:	lsls	r4, r4, #1
    80d0:	movne	r0, r4
    80d4:	moveq	r0, #1
    80d8:	bl	1cec <malloc@plt>
    80dc:	subs	r5, r0, #0
    80e0:	bne	809c <ftello64@plt+0x608c>
    80e4:	mvn	r4, #11
    80e8:	mov	r0, r4
    80ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    80f0:	bl	1de8 <__errno_location@plt>
    80f4:	ldr	r4, [r0]
    80f8:	mov	r0, r5
    80fc:	rsb	r4, r4, #0
    8100:	bl	1b00 <free@plt>
    8104:	mov	r0, r4
    8108:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    810c:	mov	r4, #0
    8110:	strb	r4, [r5, r0]
    8114:	str	r5, [r9]
    8118:	mov	r0, r4
    811c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    8120:	ldr	r3, [pc, #32]	; 8148 <ftello64@plt+0x6138>
    8124:	ldr	r1, [pc, #32]	; 814c <ftello64@plt+0x613c>
    8128:	ldr	r0, [pc, #32]	; 8150 <ftello64@plt+0x6140>
    812c:	add	r3, pc, r3
    8130:	mov	r2, #139	; 0x8b
    8134:	add	r3, r3, #588	; 0x24c
    8138:	add	r1, pc, r1
    813c:	add	r0, pc, r0
    8140:	bl	5878 <ftello64@plt+0x3868>
    8144:	andeq	r1, r0, r1
    8148:	andeq	r8, r0, r0, asr #14
    814c:	ldrdeq	r9, [r0], -r8
    8150:	andeq	r9, r0, ip, ror #7
    8154:	ldr	r2, [pc, #228]	; 8240 <ftello64@plt+0x6230>
    8158:	ldr	r3, [pc, #228]	; 8244 <ftello64@plt+0x6234>
    815c:	add	r2, pc, r2
    8160:	push	{r4, r5, r6, lr}
    8164:	sub	sp, sp, #40	; 0x28
    8168:	ldr	r4, [r2, r3]
    816c:	ldr	ip, [pc, #212]	; 8248 <ftello64@plt+0x6238>
    8170:	mov	r3, #26
    8174:	ldr	lr, [r4]
    8178:	add	ip, pc, ip
    817c:	add	r5, sp, #8
    8180:	str	r0, [sp, #4]
    8184:	mov	r6, r1
    8188:	str	ip, [sp]
    818c:	mov	r0, r5
    8190:	mov	r1, r3
    8194:	mov	r2, #1
    8198:	str	lr, [sp, #36]	; 0x24
    819c:	bl	1fec <__snprintf_chk@plt>
    81a0:	cmp	r0, #25
    81a4:	bhi	8208 <ftello64@plt+0x61f8>
    81a8:	mov	r2, r6
    81ac:	mov	r1, r5
    81b0:	mvn	r0, #99	; 0x63
    81b4:	bl	807c <ftello64@plt+0x606c>
    81b8:	cmn	r0, #2
    81bc:	beq	81d8 <ftello64@plt+0x61c8>
    81c0:	ldr	r2, [sp, #36]	; 0x24
    81c4:	ldr	r3, [r4]
    81c8:	cmp	r2, r3
    81cc:	bne	823c <ftello64@plt+0x622c>
    81d0:	add	sp, sp, #40	; 0x28
    81d4:	pop	{r4, r5, r6, pc}
    81d8:	ldr	r0, [pc, #108]	; 824c <ftello64@plt+0x623c>
    81dc:	mov	r1, #0
    81e0:	add	r0, pc, r0
    81e4:	bl	1e6c <access@plt>
    81e8:	cmp	r0, #0
    81ec:	bge	822c <ftello64@plt+0x621c>
    81f0:	bl	1de8 <__errno_location@plt>
    81f4:	ldr	r0, [r0]
    81f8:	cmp	r0, #2
    81fc:	beq	8234 <ftello64@plt+0x6224>
    8200:	rsb	r0, r0, #0
    8204:	b	81c0 <ftello64@plt+0x61b0>
    8208:	ldr	r3, [pc, #64]	; 8250 <ftello64@plt+0x6240>
    820c:	ldr	r1, [pc, #64]	; 8254 <ftello64@plt+0x6244>
    8210:	ldr	r0, [pc, #64]	; 8258 <ftello64@plt+0x6248>
    8214:	add	r3, pc, r3
    8218:	ldr	r2, [pc, #60]	; 825c <ftello64@plt+0x624c>
    821c:	add	r3, r3, #608	; 0x260
    8220:	add	r1, pc, r1
    8224:	add	r0, pc, r0
    8228:	bl	5878 <ftello64@plt+0x3868>
    822c:	mvn	r0, #8
    8230:	b	81c0 <ftello64@plt+0x61b0>
    8234:	mvn	r0, #94	; 0x5e
    8238:	b	81c0 <ftello64@plt+0x61b0>
    823c:	bl	1b9c <__stack_chk_fail@plt>
    8240:	andeq	fp, r1, ip, asr #24
    8244:	andeq	r0, r0, r8, lsl r2
    8248:			; <UNDEFINED> instruction: 0x000093b4
    824c:	andeq	r9, r0, ip, lsl #7
    8250:	andeq	r8, r0, r8, asr r6
    8254:	andeq	r8, r0, r0, asr #29
    8258:	andeq	r9, r0, ip, lsl r3
    825c:	andeq	r0, r0, r7, ror r1
    8260:	push	{r4, r5, r6, lr}
    8264:	subs	r4, r0, #0
    8268:	blt	8290 <ftello64@plt+0x6280>
    826c:	bl	1de8 <__errno_location@plt>
    8270:	mov	r5, r0
    8274:	mov	r0, r4
    8278:	ldr	r4, [r5]
    827c:	bl	1fc8 <close@plt>
    8280:	cmp	r0, #0
    8284:	blt	8298 <ftello64@plt+0x6288>
    8288:	cmp	r4, #0
    828c:	strge	r4, [r5]
    8290:	mvn	r0, #0
    8294:	pop	{r4, r5, r6, pc}
    8298:	ldr	r3, [r5]
    829c:	cmp	r3, #9
    82a0:	bne	8288 <ftello64@plt+0x6278>
    82a4:	ldr	r3, [pc, #28]	; 82c8 <ftello64@plt+0x62b8>
    82a8:	ldr	r1, [pc, #28]	; 82cc <ftello64@plt+0x62bc>
    82ac:	ldr	r0, [pc, #28]	; 82d0 <ftello64@plt+0x62c0>
    82b0:	add	r3, pc, r3
    82b4:	mov	r2, #67	; 0x43
    82b8:	add	r3, r3, #620	; 0x26c
    82bc:	add	r1, pc, r1
    82c0:	add	r0, pc, r0
    82c4:	bl	5878 <ftello64@plt+0x3868>
    82c8:			; <UNDEFINED> instruction: 0x000085bc
    82cc:	andeq	r8, r0, r4, lsr #28
    82d0:			; <UNDEFINED> instruction: 0x000092bc
    82d4:	ldr	r3, [pc, #564]	; 8510 <ftello64@plt+0x6500>
    82d8:	ldr	r2, [pc, #564]	; 8514 <ftello64@plt+0x6504>
    82dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    82e0:	add	r3, pc, r3
    82e4:	ldr	r4, [pc, #556]	; 8518 <ftello64@plt+0x6508>
    82e8:	ldr	r7, [r3, r2]
    82ec:	add	r4, pc, r4
    82f0:	sub	sp, sp, #20
    82f4:	ldr	r2, [r4, #56]	; 0x38
    82f8:	ldr	r3, [r7]
    82fc:	cmp	r2, #0
    8300:	mov	r9, r0
    8304:	str	r3, [sp, #12]
    8308:	beq	8364 <ftello64@plt+0x6354>
    830c:	mov	r1, #16
    8310:	mov	r2, #1
    8314:	bl	1f68 <getrandom@plt>
    8318:	subs	r1, r0, #0
    831c:	ble	84bc <ftello64@plt+0x64ac>
    8320:	mov	r3, #1
    8324:	cmp	r1, #16
    8328:	str	r3, [r4, #56]	; 0x38
    832c:	beq	8504 <ftello64@plt+0x64f4>
    8330:	cmp	r1, #15
    8334:	bhi	848c <ftello64@plt+0x647c>
    8338:	add	r0, r9, r1
    833c:	rsb	r1, r1, #16
    8340:	bl	6340 <ftello64@plt+0x4330>
    8344:	mvn	r0, #0
    8348:	bl	8260 <ftello64@plt+0x6250>
    834c:	ldr	r2, [sp, #12]
    8350:	ldr	r3, [r7]
    8354:	cmp	r2, r3
    8358:	bne	850c <ftello64@plt+0x64fc>
    835c:	add	sp, sp, #20
    8360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8364:	ldr	r0, [pc, #432]	; 851c <ftello64@plt+0x650c>
    8368:	ldr	r1, [pc, #432]	; 8520 <ftello64@plt+0x6510>
    836c:	add	r0, pc, r0
    8370:	bl	1cbc <open64@plt>
    8374:	subs	r6, r0, #0
    8378:	bge	83b0 <ftello64@plt+0x63a0>
    837c:	bl	1de8 <__errno_location@plt>
    8380:	ldr	r3, [r0]
    8384:	cmp	r3, #2
    8388:	beq	84b0 <ftello64@plt+0x64a0>
    838c:	rsb	r4, r3, #0
    8390:	mov	r0, r6
    8394:	bl	8260 <ftello64@plt+0x6250>
    8398:	cmp	r4, #0
    839c:	bge	834c <ftello64@plt+0x633c>
    83a0:	mov	r0, r9
    83a4:	mov	r1, #16
    83a8:	bl	6340 <ftello64@plt+0x4330>
    83ac:	b	834c <ftello64@plt+0x633c>
    83b0:	mov	r8, #0
    83b4:	mov	fp, r8
    83b8:	mov	r5, r9
    83bc:	mov	r4, #16
    83c0:	add	sl, sp, #4
    83c4:	b	83e8 <ftello64@plt+0x63d8>
    83c8:	beq	8478 <ftello64@plt+0x6468>
    83cc:	cmp	r4, r0
    83d0:	bcc	8440 <ftello64@plt+0x6430>
    83d4:	add	r5, r5, r0
    83d8:	sub	r4, r4, r0
    83dc:	add	r8, r8, r0
    83e0:	cmp	r4, #0
    83e4:	beq	8478 <ftello64@plt+0x6468>
    83e8:	mov	r2, r4
    83ec:	mov	r1, r5
    83f0:	mov	r0, r6
    83f4:	bl	1ac4 <read@plt>
    83f8:	cmp	r0, #0
    83fc:	bge	83c8 <ftello64@plt+0x63b8>
    8400:	bl	1de8 <__errno_location@plt>
    8404:	ldr	r3, [r0]
    8408:	cmp	r3, #4
    840c:	beq	83e0 <ftello64@plt+0x63d0>
    8410:	cmp	r3, #11
    8414:	bne	8464 <ftello64@plt+0x6454>
    8418:	mov	r3, #0
    841c:	mov	ip, #1
    8420:	mov	r2, r3
    8424:	mov	r1, #1
    8428:	mov	r0, sl
    842c:	strh	fp, [sp, #10]
    8430:	str	r6, [sp, #4]
    8434:	strh	ip, [sp, #8]
    8438:	bl	1cd4 <ppoll@plt>
    843c:	b	83e0 <ftello64@plt+0x63d0>
    8440:	ldr	r3, [pc, #220]	; 8524 <ftello64@plt+0x6514>
    8444:	ldr	r1, [pc, #220]	; 8528 <ftello64@plt+0x6518>
    8448:	ldr	r0, [pc, #220]	; 852c <ftello64@plt+0x651c>
    844c:	add	r3, pc, r3
    8450:	mov	r2, #95	; 0x5f
    8454:	add	r3, r3, #656	; 0x290
    8458:	add	r1, pc, r1
    845c:	add	r0, pc, r0
    8460:	bl	5878 <ftello64@plt+0x3868>
    8464:	cmp	r8, #0
    8468:	bne	8478 <ftello64@plt+0x6468>
    846c:	cmp	r3, #0
    8470:	rsble	r8, r3, #0
    8474:	bgt	84b0 <ftello64@plt+0x64a0>
    8478:	cmp	r8, #16
    847c:	mov	r0, r6
    8480:	bne	84b4 <ftello64@plt+0x64a4>
    8484:	bl	8260 <ftello64@plt+0x6250>
    8488:	b	834c <ftello64@plt+0x633c>
    848c:	ldr	r3, [pc, #156]	; 8530 <ftello64@plt+0x6520>
    8490:	ldr	r1, [pc, #156]	; 8534 <ftello64@plt+0x6524>
    8494:	ldr	r0, [pc, #156]	; 8538 <ftello64@plt+0x6528>
    8498:	add	r3, pc, r3
    849c:	mov	r2, #147	; 0x93
    84a0:	add	r3, r3, #632	; 0x278
    84a4:	add	r1, pc, r1
    84a8:	add	r0, pc, r0
    84ac:	bl	5878 <ftello64@plt+0x3868>
    84b0:	mov	r0, r6
    84b4:	bl	8260 <ftello64@plt+0x6250>
    84b8:	b	83a0 <ftello64@plt+0x6390>
    84bc:	beq	84e8 <ftello64@plt+0x64d8>
    84c0:	bl	1de8 <__errno_location@plt>
    84c4:	ldr	r3, [r0]
    84c8:	cmp	r3, #38	; 0x26
    84cc:	moveq	r3, #0
    84d0:	streq	r3, [r4, #56]	; 0x38
    84d4:	beq	8364 <ftello64@plt+0x6354>
    84d8:	cmp	r3, #11
    84dc:	rsbne	r4, r3, #0
    84e0:	mvnne	r6, #0
    84e4:	bne	8390 <ftello64@plt+0x6380>
    84e8:	ldr	r3, [pc, #76]	; 853c <ftello64@plt+0x652c>
    84ec:	mov	r2, #1
    84f0:	add	r3, pc, r3
    84f4:	mvn	r0, #0
    84f8:	str	r2, [r3, #56]	; 0x38
    84fc:	bl	8260 <ftello64@plt+0x6250>
    8500:	b	83a0 <ftello64@plt+0x6390>
    8504:	mvn	r0, #0
    8508:	b	8484 <ftello64@plt+0x6474>
    850c:	bl	1b9c <__stack_chk_fail@plt>
    8510:	andeq	fp, r1, r8, asr #21
    8514:	andeq	r0, r0, r8, lsl r2
    8518:	andeq	fp, r1, r0, lsl sp
    851c:	andeq	r9, r0, r8, lsl #5
    8520:	andeq	r0, r8, r0, lsl #2
    8524:	andeq	r8, r0, r0, lsr #8
    8528:	andeq	r9, r0, ip, ror #2
    852c:	andeq	r9, r0, r0, lsl #3
    8530:	ldrdeq	r8, [r0], -r4
    8534:	strdeq	r9, [r0], -r4
    8538:	andeq	r9, r0, ip, lsl #2
    853c:	andeq	fp, r1, ip, lsl #22
    8540:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    8544:	mov	r6, r0
    8548:	mov	r5, r1
    854c:	bl	49fc <ftello64@plt+0x29ec>
    8550:	cmp	r0, #0
    8554:	beq	85dc <ftello64@plt+0x65cc>
    8558:	ldr	r4, [pc, #620]	; 87cc <ftello64@plt+0x67bc>
    855c:	add	r4, pc, r4
    8560:	ldr	r0, [r4, #60]	; 0x3c
    8564:	cmp	r0, #0
    8568:	blt	865c <ftello64@plt+0x664c>
    856c:	cmp	r0, #0
    8570:	beq	85dc <ftello64@plt+0x65cc>
    8574:	ldr	r3, [pc, #596]	; 87d0 <ftello64@plt+0x67c0>
    8578:	add	r3, pc, r3
    857c:	add	r3, r3, r5, lsl #4
    8580:	ldr	r7, [r3, #76]	; 0x4c
    8584:	ldr	r8, [r7, #8]
    8588:	cmp	r8, #3
    858c:	bls	8680 <ftello64@plt+0x6670>
    8590:	ldr	r2, [r7, #12]
    8594:	cmp	r2, #0
    8598:	beq	86e8 <ftello64@plt+0x66d8>
    859c:	ldr	r4, [r7, #4]
    85a0:	cmp	r4, #0
    85a4:	beq	86a4 <ftello64@plt+0x6694>
    85a8:	ldr	r3, [r4]
    85ac:	str	r3, [r7, #4]
    85b0:	mov	r2, r8
    85b4:	mov	r1, #0
    85b8:	mov	r0, r4
    85bc:	bl	1e18 <memset@plt>
    85c0:	ldrb	r2, [r4, #39]	; 0x27
    85c4:	and	r3, r5, #3
    85c8:	bic	r2, r2, #3
    85cc:	orr	r3, r3, r2
    85d0:	orr	r3, r3, #64	; 0x40
    85d4:	strb	r3, [r4, #39]	; 0x27
    85d8:	b	8610 <ftello64@plt+0x6600>
    85dc:	ldr	r3, [pc, #496]	; 87d4 <ftello64@plt+0x67c4>
    85e0:	mov	r0, #1
    85e4:	add	r3, pc, r3
    85e8:	add	r3, r3, r5, lsl #4
    85ec:	ldr	r1, [r3, #68]	; 0x44
    85f0:	bl	1a40 <calloc@plt>
    85f4:	subs	r4, r0, #0
    85f8:	beq	86dc <ftello64@plt+0x66cc>
    85fc:	ldrb	r2, [r4, #39]	; 0x27
    8600:	and	r3, r5, #3
    8604:	and	r2, r2, #188	; 0xbc
    8608:	orr	r3, r2, r3
    860c:	strb	r3, [r4, #39]	; 0x27
    8610:	cmp	r5, #1
    8614:	ldr	r5, [pc, #444]	; 87d8 <ftello64@plt+0x67c8>
    8618:	mvneq	r3, #0
    861c:	add	r5, pc, r5
    8620:	streq	r3, [r4, #48]	; 0x30
    8624:	streq	r3, [r4, #44]	; 0x2c
    8628:	str	r6, [r4]
    862c:	mov	r0, r4
    8630:	bl	7614 <ftello64@plt+0x5604>
    8634:	ldrb	r3, [r5, #2088]	; 0x828
    8638:	cmp	r3, #0
    863c:	bne	8654 <ftello64@plt+0x6644>
    8640:	add	r0, r5, #2064	; 0x810
    8644:	add	r0, r0, #8
    8648:	bl	82d4 <ftello64@plt+0x62c4>
    864c:	mov	r3, #1
    8650:	strb	r3, [r5, #2088]	; 0x828
    8654:	mov	r0, r4
    8658:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    865c:	ldr	r0, [pc, #376]	; 87dc <ftello64@plt+0x67cc>
    8660:	add	r0, pc, r0
    8664:	bl	4bdc <ftello64@plt+0x2bcc>
    8668:	adds	r0, r0, #0
    866c:	movne	r0, #1
    8670:	cmp	r0, #0
    8674:	str	r0, [r4, #60]	; 0x3c
    8678:	bne	8574 <ftello64@plt+0x6564>
    867c:	b	85dc <ftello64@plt+0x65cc>
    8680:	ldr	r3, [pc, #344]	; 87e0 <ftello64@plt+0x67d0>
    8684:	ldr	r1, [pc, #344]	; 87e4 <ftello64@plt+0x67d4>
    8688:	ldr	r0, [pc, #344]	; 87e8 <ftello64@plt+0x67d8>
    868c:	add	r3, pc, r3
    8690:	mov	r2, #24
    8694:	add	r3, r3, #668	; 0x29c
    8698:	add	r1, pc, r1
    869c:	add	r0, pc, r0
    86a0:	bl	5878 <ftello64@plt+0x3868>
    86a4:	ldr	r4, [r7]
    86a8:	cmp	r4, #0
    86ac:	beq	8724 <ftello64@plt+0x6714>
    86b0:	ldmib	r4, {r1, r3}
    86b4:	cmp	r3, r1
    86b8:	bcs	8718 <ftello64@plt+0x6708>
    86bc:	add	r2, r3, #1
    86c0:	str	r2, [r4, #8]
    86c4:	ldr	r8, [r7, #8]
    86c8:	ldr	r4, [r7]
    86cc:	mul	r3, r3, r8
    86d0:	add	r3, r3, #12
    86d4:	adds	r4, r4, r3
    86d8:	bne	870c <ftello64@plt+0x66fc>
    86dc:	mov	r4, #0
    86e0:	mov	r0, r4
    86e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    86e8:	ldr	r3, [pc, #252]	; 87ec <ftello64@plt+0x67dc>
    86ec:	ldr	r1, [pc, #252]	; 87f0 <ftello64@plt+0x67e0>
    86f0:	ldr	r0, [pc, #252]	; 87f4 <ftello64@plt+0x67e4>
    86f4:	add	r3, pc, r3
    86f8:	mov	r2, #25
    86fc:	add	r3, r3, #668	; 0x29c
    8700:	add	r1, pc, r1
    8704:	add	r0, pc, r0
    8708:	bl	5878 <ftello64@plt+0x3868>
    870c:	cmp	r8, #0
    8710:	beq	85c0 <ftello64@plt+0x65b0>
    8714:	b	85b0 <ftello64@plt+0x65a0>
    8718:	lsl	r1, r1, #1
    871c:	cmp	r2, r1
    8720:	movcc	r2, r1
    8724:	ldr	r0, [pc, #204]	; 87f8 <ftello64@plt+0x67e8>
    8728:	mul	sl, r2, r8
    872c:	add	r0, pc, r0
    8730:	bl	1f5c <__tls_get_addr@plt>
    8734:	ldr	r9, [pc, #192]	; 87fc <ftello64@plt+0x67ec>
    8738:	add	r9, r9, r0
    873c:	ldr	r0, [r9, #4]
    8740:	cmp	r0, #0
    8744:	beq	8794 <ftello64@plt+0x6784>
    8748:	add	r9, sl, #11
    874c:	add	r9, r9, r0
    8750:	rsb	r0, r0, #0
    8754:	and	r9, r9, r0
    8758:	mov	r1, r8
    875c:	sub	r0, r9, #12
    8760:	bl	10458 <ftello64@plt+0xe448>
    8764:	mov	r8, r0
    8768:	mov	r0, r9
    876c:	bl	1cec <malloc@plt>
    8770:	cmp	r0, #0
    8774:	beq	86dc <ftello64@plt+0x66cc>
    8778:	mov	r3, #0
    877c:	stm	r0, {r4, r8}
    8780:	str	r3, [r0, #8]
    8784:	mov	r4, r0
    8788:	str	r0, [r7]
    878c:	ldr	r3, [r0, #8]
    8790:	b	86bc <ftello64@plt+0x66ac>
    8794:	mov	r0, #30
    8798:	bl	1bcc <sysconf@plt>
    879c:	cmp	r0, #0
    87a0:	strgt	r0, [r9, #4]
    87a4:	bgt	8748 <ftello64@plt+0x6738>
    87a8:	ldr	r3, [pc, #80]	; 8800 <ftello64@plt+0x67f0>
    87ac:	ldr	r1, [pc, #80]	; 8804 <ftello64@plt+0x67f4>
    87b0:	ldr	r0, [pc, #80]	; 8808 <ftello64@plt+0x67f8>
    87b4:	add	r3, pc, r3
    87b8:	mov	r2, #63	; 0x3f
    87bc:	add	r3, r3, #688	; 0x2b0
    87c0:	add	r1, pc, r1
    87c4:	add	r0, pc, r0
    87c8:	bl	5878 <ftello64@plt+0x3868>
    87cc:	andeq	fp, r1, r0, lsr #21
    87d0:	ldrdeq	fp, [r1], -r8
    87d4:	andeq	fp, r1, ip, ror #8
    87d8:			; <UNDEFINED> instruction: 0x0001bab0
    87dc:	andeq	r8, r0, r4, lsr #31
    87e0:	andeq	r8, r0, r0, ror #3
    87e4:	andeq	r8, r0, ip, ror pc
    87e8:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    87ec:	andeq	r8, r0, r8, ror r1
    87f0:	andeq	r8, r0, r4, lsl pc
    87f4:	andeq	r8, r0, r8, asr #30
    87f8:	andeq	fp, r1, r0, lsl #17
    87fc:	andeq	r0, r0, r4
    8800:	strheq	r8, [r0], -r8	; <UNPREDICTABLE>
    8804:	andeq	r8, r0, r8, lsr #23
    8808:	muleq	r0, ip, lr
    880c:	push	{r4, r5, r6, lr}
    8810:	mov	r0, #2
    8814:	bl	6128 <ftello64@plt+0x4118>
    8818:	ldr	r6, [pc, #124]	; 889c <ftello64@plt+0x688c>
    881c:	add	r6, pc, r6
    8820:	subs	r4, r0, #0
    8824:	str	r0, [r6]
    8828:	blt	8894 <ftello64@plt+0x6884>
    882c:	ldr	r5, [pc, #108]	; 88a0 <ftello64@plt+0x6890>
    8830:	mov	r1, #108	; 0x6c
    8834:	add	r5, pc, r5
    8838:	add	r5, r5, #700	; 0x2bc
    883c:	add	r0, r5, #2
    8840:	bl	1ea8 <strnlen@plt>
    8844:	mov	r1, r5
    8848:	add	r2, r0, #3
    884c:	mov	r0, r4
    8850:	bl	1fd4 <connect@plt>
    8854:	cmp	r0, #0
    8858:	movge	r4, #0
    885c:	blt	8868 <ftello64@plt+0x6858>
    8860:	mov	r0, r4
    8864:	pop	{r4, r5, r6, pc}
    8868:	bl	1de8 <__errno_location@plt>
    886c:	ldr	r3, [r6]
    8870:	ldr	r4, [r0]
    8874:	rsb	r4, r4, #0
    8878:	mov	r0, r3
    887c:	bl	8260 <ftello64@plt+0x6250>
    8880:	ldr	r3, [pc, #28]	; 88a4 <ftello64@plt+0x6894>
    8884:	add	r3, pc, r3
    8888:	str	r0, [r3]
    888c:	mov	r0, r4
    8890:	pop	{r4, r5, r6, pc}
    8894:	mov	r3, r4
    8898:	b	8878 <ftello64@plt+0x6868>
    889c:	andeq	fp, r1, r0, ror #15
    88a0:	andeq	r8, r0, r8, lsr r0
    88a4:	andeq	fp, r1, r8, ror r7
    88a8:	push	{r4, r5, r6, r7, r8, lr}
    88ac:	mov	r5, #21
    88b0:	ldr	r7, [pc, #208]	; 8988 <ftello64@plt+0x6978>
    88b4:	ldr	r6, [pc, #208]	; 898c <ftello64@plt+0x697c>
    88b8:	ldr	r8, [pc, #208]	; 8990 <ftello64@plt+0x6980>
    88bc:	add	r7, pc, r7
    88c0:	mov	r2, #0
    88c4:	mov	r1, r6
    88c8:	mov	r0, r7
    88cc:	bl	1cbc <open64@plt>
    88d0:	subs	r4, r0, #0
    88d4:	bge	891c <ftello64@plt+0x690c>
    88d8:	bl	1de8 <__errno_location@plt>
    88dc:	ldr	r4, [r0]
    88e0:	mov	r0, r8
    88e4:	cmp	r4, #5
    88e8:	bne	88fc <ftello64@plt+0x68ec>
    88ec:	subs	r5, r5, #1
    88f0:	beq	8950 <ftello64@plt+0x6940>
    88f4:	bl	1c74 <usleep@plt>
    88f8:	b	88c0 <ftello64@plt+0x68b0>
    88fc:	ldr	r3, [pc, #144]	; 8994 <ftello64@plt+0x6984>
    8900:	cmp	r4, #0
    8904:	add	r3, pc, r3
    8908:	rsb	r4, r4, #0
    890c:	str	r4, [r3, #32]
    8910:	ble	8934 <ftello64@plt+0x6924>
    8914:	mov	r0, r4
    8918:	pop	{r4, r5, r6, r7, r8, pc}
    891c:	bl	1f8c <isatty@plt>
    8920:	cmp	r0, #0
    8924:	ble	8968 <ftello64@plt+0x6958>
    8928:	ldr	r3, [pc, #104]	; 8998 <ftello64@plt+0x6988>
    892c:	add	r3, pc, r3
    8930:	str	r4, [r3, #32]
    8934:	mov	r0, r4
    8938:	bl	4bfc <ftello64@plt+0x2bec>
    893c:	ldr	r3, [pc, #88]	; 899c <ftello64@plt+0x698c>
    8940:	mov	r4, #0
    8944:	add	r3, pc, r3
    8948:	str	r0, [r3, #32]
    894c:	b	8914 <ftello64@plt+0x6904>
    8950:	ldr	r3, [pc, #72]	; 89a0 <ftello64@plt+0x6990>
    8954:	mvn	r2, #4
    8958:	add	r3, pc, r3
    895c:	mov	r4, r2
    8960:	str	r2, [r3, #32]
    8964:	b	8914 <ftello64@plt+0x6904>
    8968:	mov	r0, r4
    896c:	bl	8260 <ftello64@plt+0x6250>
    8970:	ldr	r3, [pc, #44]	; 89a4 <ftello64@plt+0x6994>
    8974:	mvn	r2, #24
    8978:	add	r3, pc, r3
    897c:	mov	r4, r2
    8980:	str	r2, [r3, #32]
    8984:	b	8914 <ftello64@plt+0x6904>
    8988:	andeq	r8, r0, ip, lsr #27
    898c:	andeq	r0, r8, r1, lsl #2
    8990:	andeq	ip, r0, r0, asr r3
    8994:	strdeq	fp, [r1], -r8
    8998:	ldrdeq	fp, [r1], -r0
    899c:			; <UNDEFINED> instruction: 0x0001b6b8
    89a0:	andeq	fp, r1, r4, lsr #13
    89a4:	andeq	fp, r1, r4, lsl #13
    89a8:	ldr	r3, [pc, #16]	; 89c0 <ftello64@plt+0x69b0>
    89ac:	mov	r2, #2
    89b0:	add	r3, pc, r3
    89b4:	mov	r0, #0
    89b8:	str	r2, [r3, #32]
    89bc:	bx	lr
    89c0:	andeq	fp, r1, ip, asr #12
    89c4:	ldr	ip, [pc, #768]	; 8ccc <ftello64@plt+0x6cbc>
    89c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    89cc:	add	ip, pc, ip
    89d0:	ldr	lr, [pc, #760]	; 8cd0 <ftello64@plt+0x6cc0>
    89d4:	sub	sp, sp, #348	; 0x15c
    89d8:	add	r7, sp, #36	; 0x24
    89dc:	ldr	r6, [ip, lr]
    89e0:	mov	r5, r0
    89e4:	mov	r9, r1
    89e8:	ldr	lr, [r6]
    89ec:	mov	sl, r2
    89f0:	mov	r0, r7
    89f4:	mov	r2, #48	; 0x30
    89f8:	mov	r1, #0
    89fc:	mov	r8, r3
    8a00:	str	lr, [sp, #340]	; 0x154
    8a04:	bl	1e18 <memset@plt>
    8a08:	ldr	r3, [pc, #708]	; 8cd4 <ftello64@plt+0x6cc4>
    8a0c:	add	r3, pc, r3
    8a10:	ldr	r3, [r3, #32]
    8a14:	cmp	r3, #0
    8a18:	blt	8b30 <ftello64@plt+0x6b20>
    8a1c:	ldr	r3, [pc, #692]	; 8cd8 <ftello64@plt+0x6cc8>
    8a20:	add	r3, pc, r3
    8a24:	ldr	r4, [r3, #8]
    8a28:	cmp	r4, #1
    8a2c:	movne	fp, #1
    8a30:	movne	r4, #0
    8a34:	beq	8bb4 <ftello64@plt+0x6ba4>
    8a38:	ldr	r3, [pc, #668]	; 8cdc <ftello64@plt+0x6ccc>
    8a3c:	and	r5, r5, #7
    8a40:	add	r3, pc, r3
    8a44:	cmp	r5, #3
    8a48:	ldrb	r2, [r3, #2089]	; 0x829
    8a4c:	ble	8ac8 <ftello64@plt+0x6ab8>
    8a50:	cmp	r2, #0
    8a54:	bne	8b54 <ftello64@plt+0x6b44>
    8a58:	mov	r0, r8
    8a5c:	bl	1d94 <strlen@plt>
    8a60:	add	r3, sp, #344	; 0x158
    8a64:	add	r4, r3, r4, lsl #3
    8a68:	str	r8, [r4, #-308]	; 0xfffffecc
    8a6c:	str	r0, [r4, #-304]	; 0xfffffed0
    8a70:	ldr	r4, [pc, #616]	; 8ce0 <ftello64@plt+0x6cd0>
    8a74:	add	r3, sp, #344	; 0x158
    8a78:	add	r4, pc, r4
    8a7c:	add	r2, r4, #12
    8a80:	add	r3, r3, fp, lsl #3
    8a84:	ldm	r2, {r0, r1}
    8a88:	sub	r3, r3, #308	; 0x134
    8a8c:	add	fp, fp, #1
    8a90:	stm	r3, {r0, r1}
    8a94:	mov	r2, fp
    8a98:	ldr	r0, [r4, #32]
    8a9c:	mov	r1, r7
    8aa0:	bl	1e84 <writev@plt>
    8aa4:	cmp	r0, #0
    8aa8:	blt	8b38 <ftello64@plt+0x6b28>
    8aac:	mov	r0, #1
    8ab0:	ldr	r2, [sp, #340]	; 0x154
    8ab4:	ldr	r3, [r6]
    8ab8:	cmp	r2, r3
    8abc:	bne	8c80 <ftello64@plt+0x6c70>
    8ac0:	add	sp, sp, #348	; 0x15c
    8ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8ac8:	ldrb	r3, [r3, #2090]	; 0x82a
    8acc:	cmp	r3, #0
    8ad0:	beq	8a50 <ftello64@plt+0x6a40>
    8ad4:	cmp	r2, #0
    8ad8:	bne	8c84 <ftello64@plt+0x6c74>
    8adc:	ldr	r5, [pc, #512]	; 8ce4 <ftello64@plt+0x6cd4>
    8ae0:	add	r3, sp, #344	; 0x158
    8ae4:	add	r5, pc, r5
    8ae8:	add	r2, r5, #64	; 0x40
    8aec:	add	r3, r3, r4, lsl #3
    8af0:	ldm	r2, {r0, r1}
    8af4:	sub	r3, r3, #308	; 0x134
    8af8:	add	r5, r5, #72	; 0x48
    8afc:	stm	r3, {r0, r1}
    8b00:	mov	r0, r8
    8b04:	bl	1d94 <strlen@plt>
    8b08:	add	r3, sp, #344	; 0x158
    8b0c:	add	r2, r3, fp, lsl #3
    8b10:	add	r3, r3, r4, lsl #3
    8b14:	sub	r3, r3, #292	; 0x124
    8b18:	str	r8, [r2, #-308]	; 0xfffffecc
    8b1c:	add	fp, r4, #3
    8b20:	str	r0, [r2, #-304]	; 0xfffffed0
    8b24:	ldm	r5, {r0, r1}
    8b28:	stm	r3, {r0, r1}
    8b2c:	b	8a70 <ftello64@plt+0x6a60>
    8b30:	mov	r0, #0
    8b34:	b	8ab0 <ftello64@plt+0x6aa0>
    8b38:	bl	1de8 <__errno_location@plt>
    8b3c:	mov	r5, r0
    8b40:	ldr	r0, [r0]
    8b44:	cmp	r0, #5
    8b48:	beq	8bf8 <ftello64@plt+0x6be8>
    8b4c:	rsb	r0, r0, #0
    8b50:	b	8ab0 <ftello64@plt+0x6aa0>
    8b54:	ldr	r2, [pc, #396]	; 8ce8 <ftello64@plt+0x6cd8>
    8b58:	mov	r3, #256	; 0x100
    8b5c:	add	r2, pc, r2
    8b60:	add	r5, sp, #84	; 0x54
    8b64:	mov	r1, r3
    8b68:	stm	sp, {r2, r9, sl}
    8b6c:	mov	r0, r5
    8b70:	mov	r2, #1
    8b74:	bl	1fec <__snprintf_chk@plt>
    8b78:	mov	r0, r5
    8b7c:	bl	1d94 <strlen@plt>
    8b80:	add	r3, sp, #344	; 0x158
    8b84:	add	r3, r3, r4, lsl #3
    8b88:	add	r4, r4, #2
    8b8c:	str	r5, [r3, #-308]	; 0xfffffecc
    8b90:	str	r0, [r3, #-304]	; 0xfffffed0
    8b94:	mov	r0, r8
    8b98:	bl	1d94 <strlen@plt>
    8b9c:	add	r3, sp, #344	; 0x158
    8ba0:	add	r3, r3, fp, lsl #3
    8ba4:	mov	fp, r4
    8ba8:	str	r8, [r3, #-308]	; 0xfffffecc
    8bac:	str	r0, [r3, #-304]	; 0xfffffed0
    8bb0:	b	8a70 <ftello64@plt+0x6a60>
    8bb4:	ldr	r2, [pc, #304]	; 8cec <ftello64@plt+0x6cdc>
    8bb8:	mov	r3, #15
    8bbc:	add	r2, pc, r2
    8bc0:	add	fp, sp, #20
    8bc4:	stm	sp, {r2, r5}
    8bc8:	mov	r0, fp
    8bcc:	mov	r1, r3
    8bd0:	mov	r2, r4
    8bd4:	bl	1fec <__snprintf_chk@plt>
    8bd8:	cmp	r0, #14
    8bdc:	bhi	8c54 <ftello64@plt+0x6c44>
    8be0:	mov	r0, fp
    8be4:	bl	1d94 <strlen@plt>
    8be8:	str	fp, [sp, #36]	; 0x24
    8bec:	mov	fp, #2
    8bf0:	str	r0, [sp, #40]	; 0x28
    8bf4:	b	8a38 <ftello64@plt+0x6a28>
    8bf8:	bl	4930 <ftello64@plt+0x2920>
    8bfc:	cmp	r0, #1
    8c00:	ldrne	r0, [r5]
    8c04:	bne	8b4c <ftello64@plt+0x6b3c>
    8c08:	ldr	r0, [r4, #32]
    8c0c:	cmp	r0, #2
    8c10:	mvnle	r0, #0
    8c14:	bgt	8c78 <ftello64@plt+0x6c68>
    8c18:	ldr	r1, [pc, #208]	; 8cf0 <ftello64@plt+0x6ce0>
    8c1c:	add	r1, pc, r1
    8c20:	str	r0, [r1, #32]
    8c24:	bl	89a8 <ftello64@plt+0x6998>
    8c28:	ldr	r0, [r1, #32]
    8c2c:	cmp	r0, #0
    8c30:	blt	8b30 <ftello64@plt+0x6b20>
    8c34:	mov	r2, fp
    8c38:	mov	r1, r7
    8c3c:	bl	1e84 <writev@plt>
    8c40:	cmp	r0, #0
    8c44:	bge	8aac <ftello64@plt+0x6a9c>
    8c48:	ldr	r0, [r5]
    8c4c:	rsb	r0, r0, #0
    8c50:	b	8ab0 <ftello64@plt+0x6aa0>
    8c54:	ldr	r3, [pc, #152]	; 8cf4 <ftello64@plt+0x6ce4>
    8c58:	ldr	r1, [pc, #152]	; 8cf8 <ftello64@plt+0x6ce8>
    8c5c:	ldr	r0, [pc, #152]	; 8cfc <ftello64@plt+0x6cec>
    8c60:	add	r3, pc, r3
    8c64:	ldr	r2, [pc, #148]	; 8d00 <ftello64@plt+0x6cf0>
    8c68:	add	r3, r3, #828	; 0x33c
    8c6c:	add	r1, pc, r1
    8c70:	add	r0, pc, r0
    8c74:	bl	5878 <ftello64@plt+0x3868>
    8c78:	bl	8260 <ftello64@plt+0x6250>
    8c7c:	b	8c18 <ftello64@plt+0x6c08>
    8c80:	bl	1b9c <__stack_chk_fail@plt>
    8c84:	ldr	r2, [pc, #120]	; 8d04 <ftello64@plt+0x6cf4>
    8c88:	mov	r3, #256	; 0x100
    8c8c:	add	r2, pc, r2
    8c90:	add	r5, sp, #84	; 0x54
    8c94:	mov	r1, r3
    8c98:	stm	sp, {r2, r9, sl}
    8c9c:	mov	r0, r5
    8ca0:	mov	r2, #1
    8ca4:	bl	1fec <__snprintf_chk@plt>
    8ca8:	mov	r0, r5
    8cac:	bl	1d94 <strlen@plt>
    8cb0:	add	r3, sp, #344	; 0x158
    8cb4:	add	r3, r3, r4, lsl #3
    8cb8:	mov	r4, fp
    8cbc:	str	r5, [r3, #-308]	; 0xfffffecc
    8cc0:	add	fp, fp, #1
    8cc4:	str	r0, [r3, #-304]	; 0xfffffed0
    8cc8:	b	8adc <ftello64@plt+0x6acc>
    8ccc:	ldrdeq	fp, [r1], -ip
    8cd0:	andeq	r0, r0, r8, lsl r2
    8cd4:	strdeq	fp, [r1], -r0
    8cd8:	andeq	fp, r1, ip, lsr #13
    8cdc:	andeq	fp, r1, ip, lsl #13
    8ce0:	andeq	fp, r1, r4, lsl #11
    8ce4:	andeq	fp, r1, r8, lsl r5
    8ce8:	andeq	r8, r0, r4, asr #22
    8cec:	andeq	r8, r0, r8, asr r5
    8cf0:	andeq	fp, r1, r0, ror #7
    8cf4:	andeq	r7, r0, ip, lsl #24
    8cf8:			; <UNDEFINED> instruction: 0x000084b0
    8cfc:	andeq	r8, r0, r8, lsl #20
    8d00:	andeq	r0, r0, sl, asr r1
    8d04:	andeq	r8, r0, r4, lsl sl
    8d08:	push	{r4, lr}
    8d0c:	ldr	r4, [pc, #76]	; 8d60 <ftello64@plt+0x6d50>
    8d10:	add	r4, pc, r4
    8d14:	ldr	r0, [r4]
    8d18:	bl	8260 <ftello64@plt+0x6250>
    8d1c:	str	r0, [r4]
    8d20:	ldr	r0, [r4, #28]
    8d24:	bl	8260 <ftello64@plt+0x6250>
    8d28:	str	r0, [r4, #28]
    8d2c:	ldr	r0, [r4, #24]
    8d30:	bl	8260 <ftello64@plt+0x6250>
    8d34:	ldr	r3, [r4, #32]
    8d38:	cmp	r3, #2
    8d3c:	str	r0, [r4, #24]
    8d40:	mvnle	r0, #0
    8d44:	ble	8d50 <ftello64@plt+0x6d40>
    8d48:	mov	r0, r3
    8d4c:	bl	8260 <ftello64@plt+0x6250>
    8d50:	ldr	r3, [pc, #12]	; 8d64 <ftello64@plt+0x6d54>
    8d54:	add	r3, pc, r3
    8d58:	str	r0, [r3, #32]
    8d5c:	pop	{r4, pc}
    8d60:	andeq	fp, r1, ip, ror #5
    8d64:	andeq	fp, r1, r8, lsr #5
    8d68:	ldr	r3, [pc, #32]	; 8d90 <ftello64@plt+0x6d80>
    8d6c:	ldr	r1, [pc, #32]	; 8d94 <ftello64@plt+0x6d84>
    8d70:	ldr	r0, [pc, #32]	; 8d98 <ftello64@plt+0x6d88>
    8d74:	add	r3, pc, r3
    8d78:	push	{r4, lr}
    8d7c:	mov	r2, #74	; 0x4a
    8d80:	add	r3, r3, #848	; 0x350
    8d84:	add	r1, pc, r1
    8d88:	add	r0, pc, r0
    8d8c:	bl	5878 <ftello64@plt+0x3868>
    8d90:	strdeq	r7, [r0], -r8
    8d94:	andeq	r8, r0, r8, lsr #18
    8d98:	andeq	r8, r0, r8, asr #18
    8d9c:	push	{r4, r5, r6, r7, r8, r9, lr}
    8da0:	sub	sp, sp, #12
    8da4:	mov	r9, r3
    8da8:	mov	r6, r0
    8dac:	mov	r7, r1
    8db0:	mov	r8, r2
    8db4:	bl	1de8 <__errno_location@plt>
    8db8:	ldr	r3, [pc, #88]	; 8e18 <ftello64@plt+0x6e08>
    8dbc:	add	r3, pc, r3
    8dc0:	ldr	r3, [r3, #36]	; 0x24
    8dc4:	cmp	r3, #6
    8dc8:	mov	r4, r0
    8dcc:	ldr	r5, [r0]
    8dd0:	bgt	8de4 <ftello64@plt+0x6dd4>
    8dd4:	cmp	r5, #0
    8dd8:	strge	r5, [r4]
    8ddc:	add	sp, sp, #12
    8de0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    8de4:	ldr	r0, [pc, #48]	; 8e1c <ftello64@plt+0x6e0c>
    8de8:	str	r9, [sp]
    8dec:	add	r0, pc, r0
    8df0:	str	r0, [sp, #4]
    8df4:	mov	r3, r8
    8df8:	mov	r2, r7
    8dfc:	mov	r1, r6
    8e00:	mov	r0, #7
    8e04:	bl	5800 <ftello64@plt+0x37f0>
    8e08:	cmp	r5, #0
    8e0c:	strge	r5, [r4]
    8e10:	add	sp, sp, #12
    8e14:	pop	{r4, r5, r6, r7, r8, r9, pc}
    8e18:	andeq	fp, r1, r0, asr #4
    8e1c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    8e20:	ldr	r3, [pc, #224]	; 8f08 <ftello64@plt+0x6ef8>
    8e24:	ldr	r2, [pc, #224]	; 8f0c <ftello64@plt+0x6efc>
    8e28:	add	r3, pc, r3
    8e2c:	push	{r4, r5, r6, lr}
    8e30:	sub	sp, sp, #136	; 0x88
    8e34:	ldr	r5, [r3, r2]
    8e38:	subs	r6, r0, #0
    8e3c:	ldr	r3, [r5]
    8e40:	str	r3, [sp, #132]	; 0x84
    8e44:	ble	8eac <ftello64@plt+0x6e9c>
    8e48:	add	r4, sp, #4
    8e4c:	mov	r2, #128	; 0x80
    8e50:	mov	r1, #0
    8e54:	mov	r0, r4
    8e58:	bl	1e18 <memset@plt>
    8e5c:	mov	r3, #4
    8e60:	mov	r2, r4
    8e64:	mov	r1, r6
    8e68:	mov	r0, #1
    8e6c:	bl	1d7c <waitid@plt>
    8e70:	cmp	r0, #0
    8e74:	bge	8ed0 <ftello64@plt+0x6ec0>
    8e78:	bl	1de8 <__errno_location@plt>
    8e7c:	ldr	r0, [r0]
    8e80:	cmp	r0, #4
    8e84:	beq	8e4c <ftello64@plt+0x6e3c>
    8e88:	cmp	r0, #0
    8e8c:	rsbgt	r0, r0, #0
    8e90:	ble	8ed8 <ftello64@plt+0x6ec8>
    8e94:	ldr	r2, [sp, #132]	; 0x84
    8e98:	ldr	r3, [r5]
    8e9c:	cmp	r2, r3
    8ea0:	bne	8f04 <ftello64@plt+0x6ef4>
    8ea4:	add	sp, sp, #136	; 0x88
    8ea8:	pop	{r4, r5, r6, pc}
    8eac:	ldr	r3, [pc, #92]	; 8f10 <ftello64@plt+0x6f00>
    8eb0:	ldr	r1, [pc, #92]	; 8f14 <ftello64@plt+0x6f04>
    8eb4:	ldr	r0, [pc, #92]	; 8f18 <ftello64@plt+0x6f08>
    8eb8:	add	r3, pc, r3
    8ebc:	mov	r2, #688	; 0x2b0
    8ec0:	add	r3, r3, #860	; 0x35c
    8ec4:	add	r1, pc, r1
    8ec8:	add	r0, pc, r0
    8ecc:	bl	5878 <ftello64@plt+0x3868>
    8ed0:	mov	r0, #0
    8ed4:	b	8e94 <ftello64@plt+0x6e84>
    8ed8:	ldr	r3, [pc, #60]	; 8f1c <ftello64@plt+0x6f0c>
    8edc:	ldr	r1, [pc, #60]	; 8f20 <ftello64@plt+0x6f10>
    8ee0:	ldr	r0, [pc, #60]	; 8f24 <ftello64@plt+0x6f14>
    8ee4:	add	r3, pc, r3
    8ee8:	add	r0, pc, r0
    8eec:	mov	r2, #197	; 0xc5
    8ef0:	add	r3, r3, #880	; 0x370
    8ef4:	add	r1, pc, r1
    8ef8:	bl	8d9c <ftello64@plt+0x6d8c>
    8efc:	mvn	r0, #21
    8f00:	b	8e94 <ftello64@plt+0x6e84>
    8f04:	bl	1b9c <__stack_chk_fail@plt>
    8f08:	andeq	sl, r1, r0, lsl #31
    8f0c:	andeq	r0, r0, r8, lsl r2
    8f10:			; <UNDEFINED> instruction: 0x000079b4
    8f14:	andeq	r8, r0, ip, asr r8
    8f18:	andeq	r8, r0, r4, ror r8
    8f1c:	andeq	r7, r0, r8, lsl #19
    8f20:	andeq	r8, r0, r8, asr r4
    8f24:	andeq	r8, r0, r0, ror #16
    8f28:	push	{r4, r5, r6, lr}
    8f2c:	subs	r4, r0, #0
    8f30:	beq	8f94 <ftello64@plt+0x6f84>
    8f34:	ldrb	r3, [r4]
    8f38:	mov	r5, r1
    8f3c:	cmp	r3, #47	; 0x2f
    8f40:	beq	8f88 <ftello64@plt+0x6f78>
    8f44:	bl	1a70 <get_current_dir_name@plt>
    8f48:	subs	r6, r0, #0
    8f4c:	beq	8fb8 <ftello64@plt+0x6fa8>
    8f50:	ldrb	r3, [r6]
    8f54:	cmp	r3, #47	; 0x2f
    8f58:	bne	8fd0 <ftello64@plt+0x6fc0>
    8f5c:	mov	r1, r4
    8f60:	mvn	r2, #0
    8f64:	bl	64f8 <ftello64@plt+0x44e8>
    8f68:	mov	r4, r0
    8f6c:	mov	r0, r6
    8f70:	bl	1b00 <free@plt>
    8f74:	cmp	r4, #0
    8f78:	movne	r0, #0
    8f7c:	strne	r4, [r5]
    8f80:	mvneq	r0, #11
    8f84:	pop	{r4, r5, r6, pc}
    8f88:	bl	1b90 <strdup@plt>
    8f8c:	mov	r4, r0
    8f90:	b	8f74 <ftello64@plt+0x6f64>
    8f94:	ldr	r3, [pc, #108]	; 9008 <ftello64@plt+0x6ff8>
    8f98:	ldr	r1, [pc, #108]	; 900c <ftello64@plt+0x6ffc>
    8f9c:	ldr	r0, [pc, #108]	; 9010 <ftello64@plt+0x7000>
    8fa0:	add	r3, pc, r3
    8fa4:	mov	r2, #98	; 0x62
    8fa8:	add	r3, r3, #896	; 0x380
    8fac:	add	r1, pc, r1
    8fb0:	add	r0, pc, r0
    8fb4:	bl	5878 <ftello64@plt+0x3868>
    8fb8:	bl	1de8 <__errno_location@plt>
    8fbc:	ldr	r0, [r0]
    8fc0:	cmp	r0, #0
    8fc4:	ble	8fdc <ftello64@plt+0x6fcc>
    8fc8:	rsb	r0, r0, #0
    8fcc:	pop	{r4, r5, r6, pc}
    8fd0:	bl	1b00 <free@plt>
    8fd4:	mvn	r0, #122	; 0x7a
    8fd8:	pop	{r4, r5, r6, pc}
    8fdc:	ldr	r3, [pc, #48]	; 9014 <ftello64@plt+0x7004>
    8fe0:	ldr	r1, [pc, #48]	; 9018 <ftello64@plt+0x7008>
    8fe4:	ldr	r0, [pc, #48]	; 901c <ftello64@plt+0x700c>
    8fe8:	add	r3, pc, r3
    8fec:	mov	r2, #197	; 0xc5
    8ff0:	add	r3, r3, #920	; 0x398
    8ff4:	add	r1, pc, r1
    8ff8:	add	r0, pc, r0
    8ffc:	bl	8d9c <ftello64@plt+0x6d8c>
    9000:	mvn	r0, #21
    9004:	pop	{r4, r5, r6, pc}
    9008:	andeq	r7, r0, ip, asr #17
    900c:	andeq	r8, r0, r8, asr r4
    9010:	andeq	r8, r0, r8, ror r5
    9014:	andeq	r7, r0, r4, lsl #17
    9018:	andeq	r8, r0, r8, asr r3
    901c:	andeq	r8, r0, r0, asr r7
    9020:	ldr	ip, [pc, #236]	; 9114 <ftello64@plt+0x7104>
    9024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9028:	add	ip, pc, ip
    902c:	ldr	lr, [pc, #228]	; 9118 <ftello64@plt+0x7108>
    9030:	sub	sp, sp, #2064	; 0x810
    9034:	sub	sp, sp, #12
    9038:	ldr	r5, [ip, lr]
    903c:	mov	sl, r3
    9040:	mov	r4, r0
    9044:	ldr	r3, [r5]
    9048:	mov	r8, r1
    904c:	mov	r9, r2
    9050:	mov	r1, ip
    9054:	str	r3, [sp, #2068]	; 0x814
    9058:	bl	1de8 <__errno_location@plt>
    905c:	ldr	r3, [pc, #184]	; 911c <ftello64@plt+0x710c>
    9060:	asr	r2, r4, #10
    9064:	add	r3, pc, r3
    9068:	add	r3, r3, r2, lsl #2
    906c:	and	r2, r4, #7
    9070:	ldr	r3, [r3, #36]	; 0x24
    9074:	ldr	fp, [sp, #2112]	; 0x840
    9078:	cmp	r2, r3
    907c:	ldr	r2, [sp, #2116]	; 0x844
    9080:	mov	r6, r0
    9084:	eor	r0, r8, r8, asr #31
    9088:	sub	r0, r0, r8, asr #31
    908c:	ldr	r7, [r6]
    9090:	uxtb	r0, r0
    9094:	ble	90c0 <ftello64@plt+0x70b0>
    9098:	rsb	r0, r0, #0
    909c:	cmp	r7, #0
    90a0:	strge	r7, [r6]
    90a4:	ldr	r2, [sp, #2068]	; 0x814
    90a8:	ldr	r3, [r5]
    90ac:	cmp	r2, r3
    90b0:	bne	9110 <ftello64@plt+0x7100>
    90b4:	add	sp, sp, #2064	; 0x810
    90b8:	add	sp, sp, #12
    90bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    90c0:	add	r1, sp, #20
    90c4:	str	r0, [r6]
    90c8:	str	r1, [sp, #12]
    90cc:	mov	r0, r1
    90d0:	ldr	r1, [sp, #2120]	; 0x848
    90d4:	mov	r3, #2048	; 0x800
    90d8:	str	r1, [sp, #4]
    90dc:	str	r2, [sp]
    90e0:	mov	r1, r3
    90e4:	mov	r2, #1
    90e8:	bl	1b30 <__vsnprintf_chk@plt>
    90ec:	ldr	r3, [sp, #12]
    90f0:	str	fp, [sp]
    90f4:	str	r3, [sp, #4]
    90f8:	mov	r2, r9
    90fc:	mov	r3, sl
    9100:	mov	r1, r8
    9104:	mov	r0, r4
    9108:	bl	50b4 <ftello64@plt+0x30a4>
    910c:	b	909c <ftello64@plt+0x708c>
    9110:	bl	1b9c <__stack_chk_fail@plt>
    9114:	andeq	sl, r1, r0, lsl #27
    9118:	andeq	r0, r0, r8, lsl r2
    911c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    9120:	ldr	ip, [pc, #84]	; 917c <ftello64@plt+0x716c>
    9124:	push	{r4, r5, lr}
    9128:	add	ip, pc, ip
    912c:	ldr	lr, [pc, #76]	; 9180 <ftello64@plt+0x7170>
    9130:	sub	sp, sp, #28
    9134:	ldr	r4, [ip, lr]
    9138:	ldr	r5, [sp, #40]	; 0x28
    913c:	ldr	ip, [sp, #44]	; 0x2c
    9140:	str	r5, [sp]
    9144:	ldr	lr, [r4]
    9148:	str	ip, [sp, #4]
    914c:	add	ip, sp, #48	; 0x30
    9150:	str	ip, [sp, #8]
    9154:	str	lr, [sp, #20]
    9158:	str	ip, [sp, #16]
    915c:	bl	9020 <ftello64@plt+0x7010>
    9160:	ldr	r2, [sp, #20]
    9164:	ldr	r3, [r4]
    9168:	cmp	r2, r3
    916c:	bne	9178 <ftello64@plt+0x7168>
    9170:	add	sp, sp, #28
    9174:	pop	{r4, r5, pc}
    9178:	bl	1b9c <__stack_chk_fail@plt>
    917c:	andeq	sl, r1, r0, lsl #25
    9180:	andeq	r0, r0, r8, lsl r2
    9184:	ldr	r3, [pc, #1028]	; 9590 <ftello64@plt+0x7580>
    9188:	ldr	r2, [pc, #1028]	; 9594 <ftello64@plt+0x7584>
    918c:	add	r3, pc, r3
    9190:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9194:	sub	sp, sp, #188	; 0xbc
    9198:	ldr	r4, [r3, r2]
    919c:	mov	r1, #0
    91a0:	subs	r6, r0, #0
    91a4:	ldr	r3, [r4]
    91a8:	str	r1, [sp, #44]	; 0x2c
    91ac:	str	r3, [sp, #180]	; 0xb4
    91b0:	beq	9254 <ftello64@plt+0x7244>
    91b4:	ldr	r5, [pc, #988]	; 9598 <ftello64@plt+0x7588>
    91b8:	add	r5, pc, r5
    91bc:	ldr	r7, [r5, #80]	; 0x50
    91c0:	cmp	r7, #0
    91c4:	blt	9238 <ftello64@plt+0x7228>
    91c8:	cmp	r7, #0
    91cc:	bne	9200 <ftello64@plt+0x71f0>
    91d0:	mvn	r5, #0
    91d4:	mov	r0, r5
    91d8:	bl	8260 <ftello64@plt+0x6250>
    91dc:	ldr	r0, [sp, #44]	; 0x2c
    91e0:	bl	1b00 <free@plt>
    91e4:	ldr	r2, [sp, #180]	; 0xb4
    91e8:	ldr	r3, [r4]
    91ec:	mov	r0, r7
    91f0:	cmp	r2, r3
    91f4:	bne	958c <ftello64@plt+0x757c>
    91f8:	add	sp, sp, #188	; 0xbc
    91fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9200:	mov	r0, r6
    9204:	add	r1, sp, #44	; 0x2c
    9208:	bl	8f28 <ftello64@plt+0x6f18>
    920c:	subs	r7, r0, #0
    9210:	blt	91d0 <ftello64@plt+0x71c0>
    9214:	mov	r1, #2654208	; 0x288000
    9218:	ldr	r0, [sp, #44]	; 0x2c
    921c:	bl	1cbc <open64@plt>
    9220:	subs	r5, r0, #0
    9224:	bge	9278 <ftello64@plt+0x7268>
    9228:	bl	1de8 <__errno_location@plt>
    922c:	ldr	r7, [r0]
    9230:	rsb	r7, r7, #0
    9234:	b	91d4 <ftello64@plt+0x71c4>
    9238:	ldr	r0, [pc, #860]	; 959c <ftello64@plt+0x758c>
    923c:	add	r0, pc, r0
    9240:	bl	1e6c <access@plt>
    9244:	mvn	r7, r0
    9248:	lsr	r7, r7, #31
    924c:	str	r7, [r5, #80]	; 0x50
    9250:	b	91c8 <ftello64@plt+0x71b8>
    9254:	ldr	r3, [pc, #836]	; 95a0 <ftello64@plt+0x7590>
    9258:	ldr	r1, [pc, #836]	; 95a4 <ftello64@plt+0x7594>
    925c:	ldr	r0, [pc, #836]	; 95a8 <ftello64@plt+0x7598>
    9260:	add	r3, pc, r3
    9264:	mov	r2, #215	; 0xd7
    9268:	add	r3, r3, #936	; 0x3a8
    926c:	add	r1, pc, r1
    9270:	add	r0, pc, r0
    9274:	bl	5878 <ftello64@plt+0x3868>
    9278:	ldr	r6, [sp, #44]	; 0x2c
    927c:	cmp	r6, #0
    9280:	beq	92e8 <ftello64@plt+0x72d8>
    9284:	ldrb	r3, [r6]
    9288:	cmp	r3, #47	; 0x2f
    928c:	bne	930c <ftello64@plt+0x72fc>
    9290:	ldr	r1, [pc, #788]	; 95ac <ftello64@plt+0x759c>
    9294:	mov	r0, r6
    9298:	add	r1, pc, r1
    929c:	bl	72fc <ftello64@plt+0x52ec>
    92a0:	subs	r7, r0, #0
    92a4:	beq	91d4 <ftello64@plt+0x71c4>
    92a8:	add	r2, sp, #48	; 0x30
    92ac:	mov	r1, r5
    92b0:	mov	r0, #3
    92b4:	bl	1c38 <__fxstat64@plt>
    92b8:	cmp	r0, #0
    92bc:	blt	9228 <ftello64@plt+0x7218>
    92c0:	ldr	r3, [sp, #64]	; 0x40
    92c4:	and	r3, r3, #61440	; 0xf000
    92c8:	cmp	r3, #16384	; 0x4000
    92cc:	beq	94c0 <ftello64@plt+0x74b0>
    92d0:	cmp	r3, #40960	; 0xa000
    92d4:	beq	9330 <ftello64@plt+0x7320>
    92d8:	cmp	r3, #8192	; 0x2000
    92dc:	beq	94cc <ftello64@plt+0x74bc>
    92e0:	mov	r7, #0
    92e4:	b	91d4 <ftello64@plt+0x71c4>
    92e8:	ldr	r3, [pc, #704]	; 95b0 <ftello64@plt+0x75a0>
    92ec:	ldr	r1, [pc, #704]	; 95b4 <ftello64@plt+0x75a4>
    92f0:	ldr	r0, [pc, #704]	; 95b8 <ftello64@plt+0x75a8>
    92f4:	add	r3, pc, r3
    92f8:	mov	r2, #132	; 0x84
    92fc:	add	r3, r3, #952	; 0x3b8
    9300:	add	r1, pc, r1
    9304:	add	r0, pc, r0
    9308:	bl	5878 <ftello64@plt+0x3868>
    930c:	ldr	r3, [pc, #680]	; 95bc <ftello64@plt+0x75ac>
    9310:	ldr	r1, [pc, #680]	; 95c0 <ftello64@plt+0x75b0>
    9314:	ldr	r0, [pc, #680]	; 95c4 <ftello64@plt+0x75b4>
    9318:	add	r3, pc, r3
    931c:	mov	r2, #133	; 0x85
    9320:	add	r3, r3, #952	; 0x3b8
    9324:	add	r1, pc, r1
    9328:	add	r0, pc, r0
    932c:	bl	5878 <ftello64@plt+0x3868>
    9330:	ldr	fp, [pc, #656]	; 95c8 <ftello64@plt+0x75b8>
    9334:	add	fp, pc, fp
    9338:	ldr	r2, [pc, #652]	; 95cc <ftello64@plt+0x75bc>
    933c:	mov	r3, #26
    9340:	add	r2, pc, r2
    9344:	add	r9, sp, #152	; 0x98
    9348:	stm	sp, {r2, r5}
    934c:	mov	r0, r9
    9350:	mov	r1, r3
    9354:	mov	r2, #1
    9358:	bl	1fec <__snprintf_chk@plt>
    935c:	cmp	r0, #25
    9360:	bhi	94e4 <ftello64@plt+0x74d4>
    9364:	ldr	r1, [pc, #612]	; 95d0 <ftello64@plt+0x75c0>
    9368:	mov	sl, #0
    936c:	str	sl, [sp]
    9370:	mov	r3, #1
    9374:	mov	r2, fp
    9378:	add	r1, pc, r1
    937c:	mov	r0, r9
    9380:	bl	1ca4 <setxattr@plt>
    9384:	cmp	r0, sl
    9388:	bge	92e0 <ftello64@plt+0x72d0>
    938c:	bl	1de8 <__errno_location@plt>
    9390:	ldr	r3, [r0]
    9394:	str	r0, [sp, #20]
    9398:	cmp	r3, #95	; 0x5f
    939c:	str	r3, [sp, #24]
    93a0:	beq	94d8 <ftello64@plt+0x74c8>
    93a4:	ldr	r3, [pc, #552]	; 95d4 <ftello64@plt+0x75c4>
    93a8:	ldr	r2, [pc, #552]	; 95d8 <ftello64@plt+0x75c8>
    93ac:	add	r3, pc, r3
    93b0:	add	r2, pc, r2
    93b4:	str	fp, [sp, #36]	; 0x24
    93b8:	str	r4, [sp, #32]
    93bc:	mov	r7, #100	; 0x64
    93c0:	str	r5, [sp, #28]
    93c4:	mov	r4, r3
    93c8:	mov	fp, r2
    93cc:	b	93f0 <ftello64@plt+0x73e0>
    93d0:	mov	r3, #0
    93d4:	mov	r2, r3
    93d8:	mov	r1, fp
    93dc:	mov	r0, r9
    93e0:	bl	1c68 <getxattr@plt>
    93e4:	cmp	r0, #0
    93e8:	blt	952c <ftello64@plt+0x751c>
    93ec:	add	r7, r0, #1
    93f0:	mov	r1, #1
    93f4:	mov	r0, r7
    93f8:	bl	1a40 <calloc@plt>
    93fc:	cmp	r0, #0
    9400:	mov	r8, r0
    9404:	beq	9508 <ftello64@plt+0x74f8>
    9408:	mov	r2, r0
    940c:	mov	r3, r7
    9410:	mov	r1, r4
    9414:	mov	r0, r9
    9418:	bl	1c68 <getxattr@plt>
    941c:	mvn	r2, r0
    9420:	cmp	r7, r0
    9424:	lsr	r2, r2, #31
    9428:	movls	r2, #0
    942c:	cmp	r2, #0
    9430:	mov	r5, r0
    9434:	bne	951c <ftello64@plt+0x750c>
    9438:	mov	r0, r8
    943c:	bl	1b00 <free@plt>
    9440:	cmp	r5, #0
    9444:	bge	93d0 <ftello64@plt+0x73c0>
    9448:	ldr	r3, [sp, #20]
    944c:	ldr	r3, [r3]
    9450:	cmp	r3, #34	; 0x22
    9454:	beq	93d0 <ftello64@plt+0x73c0>
    9458:	ldr	r5, [sp, #28]
    945c:	ldr	fp, [sp, #36]	; 0x24
    9460:	ldr	r4, [sp, #32]
    9464:	rsb	r3, r3, #0
    9468:	cmp	r3, #0
    946c:	blt	9510 <ftello64@plt+0x7500>
    9470:	mov	r3, #0
    9474:	mov	r8, r3
    9478:	mov	r1, fp
    947c:	mov	r0, r8
    9480:	bl	1a7c <strcmp@plt>
    9484:	subs	r7, r0, #0
    9488:	beq	94b4 <ftello64@plt+0x74a4>
    948c:	ldr	r3, [pc, #328]	; 95dc <ftello64@plt+0x75cc>
    9490:	add	r3, pc, r3
    9494:	ldr	r3, [r3, #36]	; 0x24
    9498:	cmp	r3, #6
    949c:	bgt	9548 <ftello64@plt+0x7538>
    94a0:	ldr	r7, [sp, #24]
    94a4:	cmp	r7, #0
    94a8:	rsblt	r7, r7, #0
    94ac:	uxtb	r7, r7
    94b0:	rsb	r7, r7, #0
    94b4:	mov	r0, r8
    94b8:	bl	1b00 <free@plt>
    94bc:	b	91d4 <ftello64@plt+0x71c4>
    94c0:	ldr	fp, [pc, #280]	; 95e0 <ftello64@plt+0x75d0>
    94c4:	add	fp, pc, fp
    94c8:	b	9338 <ftello64@plt+0x7328>
    94cc:	ldr	fp, [pc, #272]	; 95e4 <ftello64@plt+0x75d4>
    94d0:	add	fp, pc, fp
    94d4:	b	9338 <ftello64@plt+0x7328>
    94d8:	mov	r7, sl
    94dc:	mov	r8, sl
    94e0:	b	94b4 <ftello64@plt+0x74a4>
    94e4:	ldr	r3, [pc, #252]	; 95e8 <ftello64@plt+0x75d8>
    94e8:	ldr	r1, [pc, #252]	; 95ec <ftello64@plt+0x75dc>
    94ec:	ldr	r0, [pc, #252]	; 95f0 <ftello64@plt+0x75e0>
    94f0:	add	r3, pc, r3
    94f4:	mov	r2, #157	; 0x9d
    94f8:	add	r3, r3, #952	; 0x3b8
    94fc:	add	r1, pc, r1
    9500:	add	r0, pc, r0
    9504:	bl	5878 <ftello64@plt+0x3868>
    9508:	ldr	r5, [sp, #28]
    950c:	ldr	r4, [sp, #32]
    9510:	mov	r3, #0
    9514:	mov	r8, r3
    9518:	b	948c <ftello64@plt+0x747c>
    951c:	ldr	r5, [sp, #28]
    9520:	ldr	fp, [sp, #36]	; 0x24
    9524:	ldr	r4, [sp, #32]
    9528:	b	9478 <ftello64@plt+0x7468>
    952c:	ldr	r3, [sp, #20]
    9530:	ldr	r5, [sp, #28]
    9534:	ldr	fp, [sp, #36]	; 0x24
    9538:	ldr	r3, [r3]
    953c:	ldr	r4, [sp, #32]
    9540:	rsb	r3, r3, #0
    9544:	b	9468 <ftello64@plt+0x7458>
    9548:	ldr	r2, [pc, #164]	; 95f4 <ftello64@plt+0x75e4>
    954c:	ldr	r3, [pc, #164]	; 95f8 <ftello64@plt+0x75e8>
    9550:	add	r2, pc, r2
    9554:	ldr	r1, [sp, #24]
    9558:	str	r2, [sp, #4]
    955c:	add	r3, pc, r3
    9560:	ldr	r2, [pc, #148]	; 95fc <ftello64@plt+0x75ec>
    9564:	add	r3, r3, #968	; 0x3c8
    9568:	str	r3, [sp]
    956c:	str	r6, [sp, #8]
    9570:	rsb	r1, r1, #0
    9574:	mov	r3, #176	; 0xb0
    9578:	add	r2, pc, r2
    957c:	mov	r0, #7
    9580:	bl	9120 <ftello64@plt+0x7110>
    9584:	mov	r7, r0
    9588:	b	94b4 <ftello64@plt+0x74a4>
    958c:	bl	1b9c <__stack_chk_fail@plt>
    9590:	andeq	sl, r1, ip, lsl ip
    9594:	andeq	r0, r0, r8, lsl r2
    9598:	andeq	sl, r1, r4, asr #28
    959c:	andeq	r8, r0, ip, lsr r5
    95a0:	andeq	r7, r0, ip, lsl #12
    95a4:	strdeq	r8, [r0], -r0
    95a8:			; <UNDEFINED> instruction: 0x000081b4
    95ac:	andeq	r8, r0, r8, lsl r5
    95b0:	andeq	r7, r0, r8, ror r5
    95b4:	andeq	r8, r0, ip, asr r4
    95b8:	andeq	r8, r0, r8, lsl #9
    95bc:	andeq	r7, r0, r4, asr r5
    95c0:	andeq	r8, r0, r8, lsr r4
    95c4:	andeq	r8, r0, ip, ror #8
    95c8:	andeq	r8, r0, r4, lsr #8
    95cc:	andeq	r8, r0, ip, ror #3
    95d0:	andeq	r8, r0, r0, asr #8
    95d4:	andeq	r8, r0, ip, lsl #8
    95d8:	andeq	r8, r0, r8, lsl #8
    95dc:	andeq	sl, r1, ip, ror #22
    95e0:	muleq	r0, r0, r2
    95e4:	andeq	r8, r0, r4, lsl #5
    95e8:	andeq	r7, r0, ip, ror r3
    95ec:	andeq	r8, r0, r0, ror #4
    95f0:	andeq	r8, r0, r0, asr #32
    95f4:	andeq	r8, r0, ip, ror r2
    95f8:	andeq	r7, r0, r0, lsl r3
    95fc:	andeq	r8, r0, r4, ror #3
    9600:	mvn	r0, #66	; 0x42
    9604:	bx	lr
    9608:	ldr	r3, [pc, #1476]	; 9bd4 <ftello64@plt+0x7bc4>
    960c:	ldr	ip, [pc, #1476]	; 9bd8 <ftello64@plt+0x7bc8>
    9610:	add	r3, pc, r3
    9614:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9618:	mov	r5, r1
    961c:	ldr	r1, [r3, ip]
    9620:	sub	sp, sp, #148	; 0x94
    9624:	subs	r4, r0, #0
    9628:	ldr	r3, [r1]
    962c:	mov	r0, #0
    9630:	str	r1, [sp]
    9634:	str	r0, [sp, #16]
    9638:	str	r3, [sp, #140]	; 0x8c
    963c:	str	r0, [sp, #20]
    9640:	str	r0, [sp, #24]
    9644:	beq	9994 <ftello64@plt+0x7984>
    9648:	ldrb	r3, [r4]
    964c:	cmp	r3, #0
    9650:	mvneq	r8, #0
    9654:	mvneq	r7, #21
    9658:	beq	975c <ftello64@plt+0x774c>
    965c:	mov	r0, r5
    9660:	mov	sl, r2
    9664:	bl	43e8 <ftello64@plt+0x23d8>
    9668:	eor	r0, r0, #1
    966c:	cmp	r5, #0
    9670:	moveq	r0, #0
    9674:	andne	r0, r0, #1
    9678:	cmp	r0, #0
    967c:	bne	9744 <ftello64@plt+0x7734>
    9680:	mov	r0, r4
    9684:	add	r1, sp, #16
    9688:	bl	8f28 <ftello64@plt+0x6f18>
    968c:	subs	r7, r0, #0
    9690:	blt	9758 <ftello64@plt+0x7748>
    9694:	ldr	r6, [pc, #1344]	; 9bdc <ftello64@plt+0x7bcc>
    9698:	mov	r1, #2654208	; 0x288000
    969c:	add	r6, pc, r6
    96a0:	mov	r0, r6
    96a4:	bl	1cbc <open64@plt>
    96a8:	subs	r8, r0, #0
    96ac:	blt	979c <ftello64@plt+0x778c>
    96b0:	ldr	fp, [pc, #1320]	; 9be0 <ftello64@plt+0x7bd0>
    96b4:	ldr	r3, [pc, #1320]	; 9be4 <ftello64@plt+0x7bd4>
    96b8:	ldr	r4, [sp, #16]
    96bc:	add	r3, pc, r3
    96c0:	add	fp, pc, fp
    96c4:	str	r3, [sp, #8]
    96c8:	mov	r3, #32
    96cc:	str	r3, [sp, #12]
    96d0:	mov	r1, r6
    96d4:	mov	r0, r4
    96d8:	bl	1ff8 <strspn@plt>
    96dc:	mov	r1, r6
    96e0:	mov	r7, r0
    96e4:	add	r0, r4, r0
    96e8:	bl	1aac <strcspn@plt>
    96ec:	add	r9, r7, r0
    96f0:	mov	r1, r9
    96f4:	mov	r0, r4
    96f8:	bl	1b18 <strndup@plt>
    96fc:	subs	r5, r0, #0
    9700:	beq	9af8 <ftello64@plt+0x7ae8>
    9704:	ldrb	r3, [r5]
    9708:	add	r4, r4, r9
    970c:	cmp	r3, #0
    9710:	bne	97ac <ftello64@plt+0x779c>
    9714:	mvn	r0, #0
    9718:	bl	8260 <ftello64@plt+0x6250>
    971c:	mov	r0, r5
    9720:	bl	1b00 <free@plt>
    9724:	ldr	r0, [sp, #20]
    9728:	cmp	r0, #0
    972c:	beq	9a20 <ftello64@plt+0x7a10>
    9730:	mov	r3, #0
    9734:	str	r0, [sl]
    9738:	str	r3, [sp, #20]
    973c:	mov	r7, #1
    9740:	b	975c <ftello64@plt+0x774c>
    9744:	mov	r0, r5
    9748:	add	r1, sp, #24
    974c:	bl	8f28 <ftello64@plt+0x6f18>
    9750:	subs	r7, r0, #0
    9754:	bge	9680 <ftello64@plt+0x7670>
    9758:	mvn	r8, #0
    975c:	mov	r0, r8
    9760:	bl	8260 <ftello64@plt+0x6250>
    9764:	ldr	r0, [sp, #24]
    9768:	bl	1b00 <free@plt>
    976c:	ldr	r0, [sp, #20]
    9770:	bl	1b00 <free@plt>
    9774:	ldr	r0, [sp, #16]
    9778:	bl	1b00 <free@plt>
    977c:	ldr	r3, [sp]
    9780:	ldr	r2, [sp, #140]	; 0x8c
    9784:	mov	r0, r7
    9788:	ldr	r3, [r3]
    978c:	cmp	r2, r3
    9790:	bne	9bd0 <ftello64@plt+0x7bc0>
    9794:	add	sp, sp, #148	; 0x94
    9798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    979c:	bl	1de8 <__errno_location@plt>
    97a0:	ldr	r7, [r0]
    97a4:	rsb	r7, r7, #0
    97a8:	b	975c <ftello64@plt+0x774c>
    97ac:	mov	r1, r6
    97b0:	bl	7174 <ftello64@plt+0x5164>
    97b4:	cmp	r0, #0
    97b8:	beq	9714 <ftello64@plt+0x7704>
    97bc:	mov	r1, fp
    97c0:	mov	r0, r5
    97c4:	bl	7174 <ftello64@plt+0x5164>
    97c8:	cmp	r0, #0
    97cc:	beq	9984 <ftello64@plt+0x7974>
    97d0:	ldr	r1, [sp, #8]
    97d4:	mov	r0, r5
    97d8:	bl	7174 <ftello64@plt+0x5164>
    97dc:	subs	r3, r0, #0
    97e0:	str	r3, [sp, #4]
    97e4:	bne	98e0 <ftello64@plt+0x78d0>
    97e8:	ldr	r9, [sp, #20]
    97ec:	mov	r0, r9
    97f0:	bl	43e8 <ftello64@plt+0x23d8>
    97f4:	ldr	r3, [sp, #4]
    97f8:	cmp	r0, #0
    97fc:	bne	998c <ftello64@plt+0x797c>
    9800:	cmp	r9, #0
    9804:	beq	9b04 <ftello64@plt+0x7af4>
    9808:	mov	r0, r9
    980c:	bl	1b90 <strdup@plt>
    9810:	subs	r9, r0, #0
    9814:	beq	9b5c <ftello64@plt+0x7b4c>
    9818:	bl	1d1c <dirname@plt>
    981c:	subs	r7, r0, #0
    9820:	beq	9b28 <ftello64@plt+0x7b18>
    9824:	cmp	r9, r7
    9828:	beq	9848 <ftello64@plt+0x7838>
    982c:	mov	r0, r7
    9830:	bl	1b90 <strdup@plt>
    9834:	mov	r7, r0
    9838:	mov	r0, r9
    983c:	bl	1b00 <free@plt>
    9840:	cmp	r7, #0
    9844:	beq	9b5c <ftello64@plt+0x7b4c>
    9848:	ldr	r3, [sp, #24]
    984c:	ldr	r9, [sp, #20]
    9850:	cmp	r3, #0
    9854:	beq	9888 <ftello64@plt+0x7878>
    9858:	mov	r1, r3
    985c:	mov	r0, r9
    9860:	str	r3, [sp, #4]
    9864:	bl	72fc <ftello64@plt+0x52ec>
    9868:	cmp	r0, #0
    986c:	beq	9888 <ftello64@plt+0x7878>
    9870:	ldr	r3, [sp, #4]
    9874:	mov	r0, r7
    9878:	mov	r1, r3
    987c:	bl	72fc <ftello64@plt+0x52ec>
    9880:	cmp	r0, #0
    9884:	beq	98c0 <ftello64@plt+0x78b0>
    9888:	mov	r0, r9
    988c:	bl	1b00 <free@plt>
    9890:	ldr	r1, [pc, #848]	; 9be8 <ftello64@plt+0x7bd8>
    9894:	mov	r2, #2654208	; 0x288000
    9898:	add	r1, pc, r1
    989c:	mov	r0, r8
    98a0:	str	r7, [sp, #20]
    98a4:	bl	1dc4 <openat64@plt>
    98a8:	subs	r9, r0, #0
    98ac:	blt	9b88 <ftello64@plt+0x7b78>
    98b0:	mov	r0, r8
    98b4:	bl	8260 <ftello64@plt+0x6250>
    98b8:	mov	r8, r9
    98bc:	mov	r7, #0
    98c0:	mov	r0, r7
    98c4:	bl	1b00 <free@plt>
    98c8:	mvn	r9, #0
    98cc:	mov	r0, r9
    98d0:	bl	8260 <ftello64@plt+0x6250>
    98d4:	mov	r0, r5
    98d8:	bl	1b00 <free@plt>
    98dc:	b	96d0 <ftello64@plt+0x76c0>
    98e0:	add	r7, r5, r7
    98e4:	mov	r1, r7
    98e8:	mov	r2, #2654208	; 0x288000
    98ec:	mov	r0, r8
    98f0:	bl	1dc4 <openat64@plt>
    98f4:	subs	r9, r0, #0
    98f8:	blt	9b4c <ftello64@plt+0x7b3c>
    98fc:	add	r2, sp, #32
    9900:	mov	r1, r9
    9904:	mov	r0, #3
    9908:	bl	1c38 <__fxstat64@plt>
    990c:	cmp	r0, #0
    9910:	blt	9b4c <ftello64@plt+0x7b3c>
    9914:	ldr	r3, [sp, #48]	; 0x30
    9918:	and	r3, r3, #61440	; 0xf000
    991c:	cmp	r3, #40960	; 0xa000
    9920:	beq	99b8 <ftello64@plt+0x79a8>
    9924:	ldr	r7, [sp, #20]
    9928:	cmp	r7, #0
    992c:	streq	r5, [sp, #20]
    9930:	moveq	r5, r7
    9934:	beq	996c <ftello64@plt+0x795c>
    9938:	mov	r1, r6
    993c:	mov	r0, r7
    9940:	bl	1a7c <strcmp@plt>
    9944:	mov	r2, r5
    9948:	cmp	r0, #0
    994c:	moveq	r3, #0
    9950:	strbeq	r3, [r7]
    9954:	mov	r3, #0
    9958:	mov	r1, r3
    995c:	add	r0, sp, #20
    9960:	bl	5fa0 <ftello64@plt+0x3f90>
    9964:	cmp	r0, #0
    9968:	beq	9b80 <ftello64@plt+0x7b70>
    996c:	mov	r0, r8
    9970:	bl	8260 <ftello64@plt+0x6250>
    9974:	mov	r0, r5
    9978:	bl	1b00 <free@plt>
    997c:	mov	r8, r9
    9980:	b	96d0 <ftello64@plt+0x76c0>
    9984:	mvn	r9, #0
    9988:	b	98cc <ftello64@plt+0x78bc>
    998c:	mov	r7, r3
    9990:	b	98c0 <ftello64@plt+0x78b0>
    9994:	ldr	r3, [pc, #592]	; 9bec <ftello64@plt+0x7bdc>
    9998:	ldr	r1, [pc, #592]	; 9bf0 <ftello64@plt+0x7be0>
    999c:	ldr	r0, [pc, #592]	; 9bf4 <ftello64@plt+0x7be4>
    99a0:	add	r3, pc, r3
    99a4:	ldr	r2, [pc, #588]	; 9bf8 <ftello64@plt+0x7be8>
    99a8:	add	r3, r3, #984	; 0x3d8
    99ac:	add	r1, pc, r1
    99b0:	add	r0, pc, r0
    99b4:	bl	5878 <ftello64@plt+0x3868>
    99b8:	ldr	r3, [sp, #12]
    99bc:	subs	r3, r3, #1
    99c0:	str	r3, [sp, #12]
    99c4:	mov	r3, #0
    99c8:	str	r3, [sp, #28]
    99cc:	beq	9bb0 <ftello64@plt+0x7ba0>
    99d0:	mov	r1, r7
    99d4:	add	r2, sp, #28
    99d8:	mov	r0, r8
    99dc:	bl	807c <ftello64@plt+0x606c>
    99e0:	cmp	r0, #0
    99e4:	blt	9ba4 <ftello64@plt+0x7b94>
    99e8:	ldr	r1, [sp, #28]
    99ec:	cmp	r1, #0
    99f0:	beq	9a00 <ftello64@plt+0x79f0>
    99f4:	ldrb	r3, [r1]
    99f8:	cmp	r3, #0
    99fc:	bne	9a40 <ftello64@plt+0x7a30>
    9a00:	mvn	r7, #21
    9a04:	mov	r0, r1
    9a08:	bl	1b00 <free@plt>
    9a0c:	mov	r0, r9
    9a10:	bl	8260 <ftello64@plt+0x6250>
    9a14:	mov	r0, r5
    9a18:	bl	1b00 <free@plt>
    9a1c:	b	975c <ftello64@plt+0x774c>
    9a20:	ldr	r0, [pc, #468]	; 9bfc <ftello64@plt+0x7bec>
    9a24:	add	r0, pc, r0
    9a28:	bl	1b90 <strdup@plt>
    9a2c:	cmp	r0, #0
    9a30:	str	r0, [sp, #20]
    9a34:	mvneq	r7, #11
    9a38:	bne	9730 <ftello64@plt+0x7720>
    9a3c:	b	975c <ftello64@plt+0x774c>
    9a40:	cmp	r3, #47	; 0x2f
    9a44:	bne	9ad0 <ftello64@plt+0x7ac0>
    9a48:	mov	r0, r8
    9a4c:	bl	8260 <ftello64@plt+0x6250>
    9a50:	ldr	r0, [sp, #24]
    9a54:	cmp	r0, #0
    9a58:	beq	9b74 <ftello64@plt+0x7b64>
    9a5c:	mov	r1, #2654208	; 0x288000
    9a60:	bl	1cbc <open64@plt>
    9a64:	subs	r8, r0, #0
    9a68:	blt	9bbc <ftello64@plt+0x7bac>
    9a6c:	ldr	r0, [sp, #20]
    9a70:	bl	1b00 <free@plt>
    9a74:	ldr	r0, [sp, #24]
    9a78:	cmp	r0, #0
    9a7c:	beq	9aec <ftello64@plt+0x7adc>
    9a80:	ldrb	r3, [r0]
    9a84:	cmp	r3, #0
    9a88:	beq	9aec <ftello64@plt+0x7adc>
    9a8c:	bl	1b90 <strdup@plt>
    9a90:	cmp	r0, #0
    9a94:	str	r0, [sp, #20]
    9a98:	beq	9b98 <ftello64@plt+0x7b88>
    9a9c:	mov	r1, r4
    9aa0:	mov	r2, #0
    9aa4:	ldr	r0, [sp, #28]
    9aa8:	bl	46b8 <ftello64@plt+0x26a8>
    9aac:	mov	r4, r0
    9ab0:	cmp	r4, #0
    9ab4:	beq	9b98 <ftello64@plt+0x7b88>
    9ab8:	ldr	r0, [sp, #16]
    9abc:	bl	1b00 <free@plt>
    9ac0:	ldr	r0, [sp, #28]
    9ac4:	str	r4, [sp, #16]
    9ac8:	bl	1b00 <free@plt>
    9acc:	b	98cc <ftello64@plt+0x78bc>
    9ad0:	ldr	r0, [pc, #296]	; 9c00 <ftello64@plt+0x7bf0>
    9ad4:	mov	r2, r4
    9ad8:	mov	r3, #0
    9adc:	add	r0, pc, r0
    9ae0:	bl	46b8 <ftello64@plt+0x26a8>
    9ae4:	mov	r4, r0
    9ae8:	b	9ab0 <ftello64@plt+0x7aa0>
    9aec:	mov	r3, #0
    9af0:	str	r3, [sp, #20]
    9af4:	b	9a9c <ftello64@plt+0x7a8c>
    9af8:	mvn	r9, #0
    9afc:	mvn	r7, #11
    9b00:	b	9a0c <ftello64@plt+0x79fc>
    9b04:	ldr	r3, [pc, #248]	; 9c04 <ftello64@plt+0x7bf4>
    9b08:	ldr	r1, [pc, #248]	; 9c08 <ftello64@plt+0x7bf8>
    9b0c:	ldr	r0, [pc, #248]	; 9c0c <ftello64@plt+0x7bfc>
    9b10:	add	r3, pc, r3
    9b14:	ldr	r2, [pc, #244]	; 9c10 <ftello64@plt+0x7c00>
    9b18:	add	r3, r3, #1000	; 0x3e8
    9b1c:	add	r1, pc, r1
    9b20:	add	r0, pc, r0
    9b24:	bl	5878 <ftello64@plt+0x3868>
    9b28:	ldr	r3, [pc, #228]	; 9c14 <ftello64@plt+0x7c04>
    9b2c:	ldr	r1, [pc, #228]	; 9c18 <ftello64@plt+0x7c08>
    9b30:	ldr	r0, [pc, #228]	; 9c1c <ftello64@plt+0x7c0c>
    9b34:	add	r3, pc, r3
    9b38:	mov	r2, #764	; 0x2fc
    9b3c:	add	r3, r3, #1000	; 0x3e8
    9b40:	add	r1, pc, r1
    9b44:	add	r0, pc, r0
    9b48:	bl	5878 <ftello64@plt+0x3868>
    9b4c:	bl	1de8 <__errno_location@plt>
    9b50:	ldr	r7, [r0]
    9b54:	rsb	r7, r7, #0
    9b58:	b	9a0c <ftello64@plt+0x79fc>
    9b5c:	mvn	r9, #0
    9b60:	mvn	r7, #11
    9b64:	mov	r0, r9
    9b68:	bl	8260 <ftello64@plt+0x6250>
    9b6c:	mvn	r9, #0
    9b70:	b	9a0c <ftello64@plt+0x79fc>
    9b74:	ldr	r0, [pc, #164]	; 9c20 <ftello64@plt+0x7c10>
    9b78:	add	r0, pc, r0
    9b7c:	b	9a5c <ftello64@plt+0x7a4c>
    9b80:	mvn	r7, #11
    9b84:	b	9a0c <ftello64@plt+0x79fc>
    9b88:	bl	1de8 <__errno_location@plt>
    9b8c:	ldr	r7, [r0]
    9b90:	rsb	r7, r7, #0
    9b94:	b	9b64 <ftello64@plt+0x7b54>
    9b98:	ldr	r1, [sp, #28]
    9b9c:	mvn	r7, #11
    9ba0:	b	9a04 <ftello64@plt+0x79f4>
    9ba4:	mov	r7, r0
    9ba8:	ldr	r1, [sp, #28]
    9bac:	b	9a04 <ftello64@plt+0x79f4>
    9bb0:	ldr	r1, [sp, #12]
    9bb4:	mvn	r7, #39	; 0x27
    9bb8:	b	9a04 <ftello64@plt+0x79f4>
    9bbc:	bl	1de8 <__errno_location@plt>
    9bc0:	ldr	r1, [sp, #28]
    9bc4:	ldr	r7, [r0]
    9bc8:	rsb	r7, r7, #0
    9bcc:	b	9a04 <ftello64@plt+0x79f4>
    9bd0:	bl	1b9c <__stack_chk_fail@plt>
    9bd4:	muleq	r1, r8, r7
    9bd8:	andeq	r0, r0, r8, lsl r2
    9bdc:	andeq	r7, r0, r0, lsl sl
    9be0:	andeq	r8, r0, r0, lsr r1
    9be4:	andeq	r8, r0, r8, lsr r1
    9be8:	andeq	r7, r0, r4, ror #30
    9bec:	andeq	r6, r0, ip, asr #29
    9bf0:	andeq	r7, r0, r4, ror #22
    9bf4:	andeq	r7, r0, r4, ror sl
    9bf8:	andeq	r0, r0, sl, asr #5
    9bfc:	andeq	r7, r0, r8, lsl #13
    9c00:	ldrdeq	r7, [r0], -r0
    9c04:	andeq	r6, r0, ip, asr sp
    9c08:	andeq	r7, r0, r8, ror #17
    9c0c:	andeq	r7, r0, r4, lsl #18
    9c10:	strdeq	r0, [r0], -r5
    9c14:	andeq	r6, r0, r8, lsr sp
    9c18:	andeq	r7, r0, r4, asr #17
    9c1c:			; <UNDEFINED> instruction: 0x00007cb4
    9c20:	andeq	r7, r0, r4, lsr r5
    9c24:	ldr	r3, [pc, #304]	; 9d5c <ftello64@plt+0x7d4c>
    9c28:	ldr	r2, [pc, #304]	; 9d60 <ftello64@plt+0x7d50>
    9c2c:	add	r3, pc, r3
    9c30:	push	{r4, lr}
    9c34:	sub	sp, sp, #104	; 0x68
    9c38:	ldr	r4, [r3, r2]
    9c3c:	ldr	r0, [pc, #288]	; 9d64 <ftello64@plt+0x7d54>
    9c40:	ldr	r3, [r4]
    9c44:	add	r0, pc, r0
    9c48:	str	r3, [sp, #100]	; 0x64
    9c4c:	bl	1ab8 <secure_getenv@plt>
    9c50:	cmp	r0, #0
    9c54:	beq	9c80 <ftello64@plt+0x7c70>
    9c58:	bl	4a70 <ftello64@plt+0x2a60>
    9c5c:	adds	r3, r0, #6
    9c60:	movne	r3, #1
    9c64:	ands	r3, r3, r0, lsr #31
    9c68:	beq	9cb0 <ftello64@plt+0x7ca0>
    9c6c:	ldr	r3, [pc, #244]	; 9d68 <ftello64@plt+0x7d58>
    9c70:	add	r3, pc, r3
    9c74:	ldr	r3, [r3, #36]	; 0x24
    9c78:	cmp	r3, #6
    9c7c:	bgt	9ce4 <ftello64@plt+0x7cd4>
    9c80:	ldr	r0, [pc, #228]	; 9d6c <ftello64@plt+0x7d5c>
    9c84:	mov	r1, #0
    9c88:	add	r0, pc, r0
    9c8c:	bl	1e6c <access@plt>
    9c90:	cmp	r0, #0
    9c94:	bge	9d1c <ftello64@plt+0x7d0c>
    9c98:	mov	r0, #0
    9c9c:	mov	r3, r0
    9ca0:	ldr	r2, [pc, #200]	; 9d70 <ftello64@plt+0x7d60>
    9ca4:	add	r2, pc, r2
    9ca8:	str	r3, [r2, #84]	; 0x54
    9cac:	b	9ccc <ftello64@plt+0x7cbc>
    9cb0:	cmp	r0, #0
    9cb4:	blt	9c80 <ftello64@plt+0x7c70>
    9cb8:	ldr	r3, [pc, #180]	; 9d74 <ftello64@plt+0x7d64>
    9cbc:	movgt	r0, #1
    9cc0:	add	r3, pc, r3
    9cc4:	movle	r0, #0
    9cc8:	str	r0, [r3, #84]	; 0x54
    9ccc:	ldr	r2, [sp, #100]	; 0x64
    9cd0:	ldr	r3, [r4]
    9cd4:	cmp	r2, r3
    9cd8:	bne	9d58 <ftello64@plt+0x7d48>
    9cdc:	add	sp, sp, #104	; 0x68
    9ce0:	pop	{r4, pc}
    9ce4:	ldr	r2, [pc, #140]	; 9d78 <ftello64@plt+0x7d68>
    9ce8:	ldr	r3, [pc, #140]	; 9d7c <ftello64@plt+0x7d6c>
    9cec:	add	r2, pc, r2
    9cf0:	str	r2, [sp, #4]
    9cf4:	add	r3, pc, r3
    9cf8:	ldr	r2, [pc, #128]	; 9d80 <ftello64@plt+0x7d70>
    9cfc:	add	r3, r3, #1016	; 0x3f8
    9d00:	mov	r1, r0
    9d04:	str	r3, [sp]
    9d08:	add	r2, pc, r2
    9d0c:	mov	r3, #128	; 0x80
    9d10:	mov	r0, #7
    9d14:	bl	9120 <ftello64@plt+0x7110>
    9d18:	b	9c80 <ftello64@plt+0x7c70>
    9d1c:	ldr	r0, [pc, #96]	; 9d84 <ftello64@plt+0x7d74>
    9d20:	add	r1, sp, #8
    9d24:	add	r0, pc, r0
    9d28:	bl	1ef0 <statfs64@plt>
    9d2c:	cmp	r0, #0
    9d30:	blt	9c98 <ftello64@plt+0x7c88>
    9d34:	ldr	r0, [sp, #8]
    9d38:	ldr	r3, [pc, #72]	; 9d88 <ftello64@plt+0x7d78>
    9d3c:	ldr	r2, [pc, #72]	; 9d8c <ftello64@plt+0x7d7c>
    9d40:	cmp	r0, r3
    9d44:	cmpne	r0, r2
    9d48:	moveq	r0, #1
    9d4c:	movne	r0, #0
    9d50:	mov	r3, r0
    9d54:	b	9ca0 <ftello64@plt+0x7c90>
    9d58:	bl	1b9c <__stack_chk_fail@plt>
    9d5c:	andeq	sl, r1, ip, ror r1
    9d60:	andeq	r0, r0, r8, lsl r2
    9d64:			; <UNDEFINED> instruction: 0x00007bbc
    9d68:	andeq	sl, r1, ip, lsl #7
    9d6c:	andeq	r7, r0, r0, asr #23
    9d70:	andeq	sl, r1, r8, asr r3
    9d74:	andeq	sl, r1, ip, lsr r3
    9d78:	andeq	r7, r0, r8, lsr #22
    9d7c:	andeq	r6, r0, r8, ror fp
    9d80:	andeq	r7, r0, r0, ror #12
    9d84:	andeq	r7, r0, r8, lsl #7
    9d88:	strhi	r5, [r4, #2294]	; 0x8f6
    9d8c:			; <UNDEFINED> instruction: 0x01021994
    9d90:	ldr	r3, [pc, #728]	; a070 <ftello64@plt+0x8060>
    9d94:	ldr	r2, [pc, #728]	; a074 <ftello64@plt+0x8064>
    9d98:	add	r3, pc, r3
    9d9c:	push	{r4, r5, r6, r7, r8, r9, lr}
    9da0:	sub	sp, sp, #36	; 0x24
    9da4:	ldr	r4, [r3, r2]
    9da8:	subs	r6, r0, #0
    9dac:	ldr	r3, [r4]
    9db0:	str	r3, [sp, #28]
    9db4:	beq	9edc <ftello64@plt+0x7ecc>
    9db8:	ldr	r9, [pc, #696]	; a078 <ftello64@plt+0x8068>
    9dbc:	mov	r8, #0
    9dc0:	add	r9, pc, r9
    9dc4:	mov	r7, r1
    9dc8:	ldr	r3, [r9, #2092]	; 0x82c
    9dcc:	str	r8, [sp, #20]
    9dd0:	cmp	r3, r8
    9dd4:	beq	9e4c <ftello64@plt+0x7e3c>
    9dd8:	add	r1, sp, #20
    9ddc:	bl	8f28 <ftello64@plt+0x6f18>
    9de0:	subs	r5, r0, #0
    9de4:	blt	9ea4 <ftello64@plt+0x7e94>
    9de8:	ldr	r5, [sp, #20]
    9dec:	str	r8, [sp, #24]
    9df0:	cmp	r5, r8
    9df4:	beq	a000 <ftello64@plt+0x7ff0>
    9df8:	ldrb	r3, [r5]
    9dfc:	cmp	r3, #47	; 0x2f
    9e00:	bne	9f7c <ftello64@plt+0x7f6c>
    9e04:	ldr	r0, [r9, #2092]	; 0x82c
    9e08:	mov	r3, #16384	; 0x4000
    9e0c:	mov	r2, r5
    9e10:	add	r1, sp, #24
    9e14:	bl	1fa4 <selabel_lookup_raw@plt>
    9e18:	cmp	r0, #0
    9e1c:	bge	9f04 <ftello64@plt+0x7ef4>
    9e20:	bl	1de8 <__errno_location@plt>
    9e24:	ldr	r3, [r0]
    9e28:	mov	r8, r0
    9e2c:	cmp	r3, #2
    9e30:	bne	9fa0 <ftello64@plt+0x7f90>
    9e34:	ldr	r0, [sp, #24]
    9e38:	cmp	r0, #0
    9e3c:	beq	9e44 <ftello64@plt+0x7e34>
    9e40:	bl	1f38 <freecon@plt>
    9e44:	ldr	r0, [sp, #20]
    9e48:	bl	1b00 <free@plt>
    9e4c:	mov	r1, r7
    9e50:	mov	r0, r6
    9e54:	bl	1e0c <mkdir@plt>
    9e58:	mov	r5, r0
    9e5c:	bl	1de8 <__errno_location@plt>
    9e60:	cmp	r5, #0
    9e64:	movge	r5, #0
    9e68:	ldr	r7, [r0]
    9e6c:	mov	r8, r0
    9e70:	rsblt	r5, r7, #0
    9e74:	bl	48f0 <ftello64@plt+0x28e0>
    9e78:	cmp	r0, #0
    9e7c:	bne	9ec8 <ftello64@plt+0x7eb8>
    9e80:	cmp	r7, #0
    9e84:	blt	9e8c <ftello64@plt+0x7e7c>
    9e88:	str	r7, [r8]
    9e8c:	cmp	r5, #0
    9e90:	blt	9eac <ftello64@plt+0x7e9c>
    9e94:	mov	r0, r6
    9e98:	bl	9184 <ftello64@plt+0x7174>
    9e9c:	mov	r5, r0
    9ea0:	b	9eac <ftello64@plt+0x7e9c>
    9ea4:	ldr	r0, [sp, #20]
    9ea8:	bl	1b00 <free@plt>
    9eac:	ldr	r2, [sp, #28]
    9eb0:	ldr	r3, [r4]
    9eb4:	mov	r0, r5
    9eb8:	cmp	r2, r3
    9ebc:	bne	a06c <ftello64@plt+0x805c>
    9ec0:	add	sp, sp, #36	; 0x24
    9ec4:	pop	{r4, r5, r6, r7, r8, r9, pc}
    9ec8:	mov	r0, #0
    9ecc:	bl	1bb4 <setfscreatecon_raw@plt>
    9ed0:	cmp	r7, #0
    9ed4:	bge	9e88 <ftello64@plt+0x7e78>
    9ed8:	b	9e8c <ftello64@plt+0x7e7c>
    9edc:	ldr	r3, [pc, #408]	; a07c <ftello64@plt+0x806c>
    9ee0:	ldr	r1, [pc, #408]	; a080 <ftello64@plt+0x8070>
    9ee4:	add	r3, pc, r3
    9ee8:	ldr	r0, [pc, #404]	; a084 <ftello64@plt+0x8074>
    9eec:	add	r3, r3, #1024	; 0x400
    9ef0:	mov	r2, #17
    9ef4:	add	r3, r3, #4
    9ef8:	add	r1, pc, r1
    9efc:	add	r0, pc, r0
    9f00:	bl	5878 <ftello64@plt+0x3868>
    9f04:	ldr	r0, [sp, #24]
    9f08:	bl	1bb4 <setfscreatecon_raw@plt>
    9f0c:	cmp	r0, #0
    9f10:	bge	9e34 <ftello64@plt+0x7e24>
    9f14:	bl	1e54 <security_getenforce@plt>
    9f18:	cmp	r0, #1
    9f1c:	movne	r8, #7
    9f20:	moveq	r8, #3
    9f24:	bl	1de8 <__errno_location@plt>
    9f28:	ldr	r3, [pc, #344]	; a088 <ftello64@plt+0x8078>
    9f2c:	add	r3, pc, r3
    9f30:	ldr	r3, [r3, #36]	; 0x24
    9f34:	cmp	r8, r3
    9f38:	ble	a024 <ftello64@plt+0x8014>
    9f3c:	bl	1e54 <security_getenforce@plt>
    9f40:	cmp	r0, #0
    9f44:	ble	9e34 <ftello64@plt+0x7e24>
    9f48:	bl	1de8 <__errno_location@plt>
    9f4c:	ldr	r3, [sp, #24]
    9f50:	cmp	r3, #0
    9f54:	ldr	r8, [r0]
    9f58:	rsb	r5, r8, #0
    9f5c:	beq	9f68 <ftello64@plt+0x7f58>
    9f60:	mov	r0, r3
    9f64:	bl	1f38 <freecon@plt>
    9f68:	ldr	r0, [sp, #20]
    9f6c:	bl	1b00 <free@plt>
    9f70:	cmp	r8, #0
    9f74:	bgt	9eac <ftello64@plt+0x7e9c>
    9f78:	b	9e4c <ftello64@plt+0x7e3c>
    9f7c:	ldr	r3, [pc, #264]	; a08c <ftello64@plt+0x807c>
    9f80:	ldr	r1, [pc, #264]	; a090 <ftello64@plt+0x8080>
    9f84:	ldr	r0, [pc, #264]	; a094 <ftello64@plt+0x8084>
    9f88:	add	r3, pc, r3
    9f8c:	ldr	r2, [pc, #260]	; a098 <ftello64@plt+0x8088>
    9f90:	add	r3, r3, #1040	; 0x410
    9f94:	add	r1, pc, r1
    9f98:	add	r0, pc, r0
    9f9c:	bl	5878 <ftello64@plt+0x3868>
    9fa0:	bl	1e54 <security_getenforce@plt>
    9fa4:	ldr	r3, [pc, #240]	; a09c <ftello64@plt+0x808c>
    9fa8:	add	r3, pc, r3
    9fac:	ldr	r3, [r3, #36]	; 0x24
    9fb0:	cmp	r0, #1
    9fb4:	movne	r0, #7
    9fb8:	moveq	r0, #3
    9fbc:	cmp	r0, r3
    9fc0:	bgt	9f3c <ftello64@plt+0x7f2c>
    9fc4:	ldr	r3, [pc, #212]	; a0a0 <ftello64@plt+0x8090>
    9fc8:	ldr	r2, [pc, #212]	; a0a4 <ftello64@plt+0x8094>
    9fcc:	add	r3, pc, r3
    9fd0:	add	r2, pc, r2
    9fd4:	ldr	r1, [r8]
    9fd8:	add	r3, r3, #1072	; 0x430
    9fdc:	str	r2, [sp, #4]
    9fe0:	ldr	r2, [pc, #192]	; a0a8 <ftello64@plt+0x8098>
    9fe4:	add	r3, r3, #4
    9fe8:	str	r3, [sp]
    9fec:	str	r5, [sp, #8]
    9ff0:	ldr	r3, [pc, #180]	; a0ac <ftello64@plt+0x809c>
    9ff4:	add	r2, pc, r2
    9ff8:	bl	9120 <ftello64@plt+0x7110>
    9ffc:	b	9f3c <ftello64@plt+0x7f2c>
    a000:	ldr	r3, [pc, #168]	; a0b0 <ftello64@plt+0x80a0>
    a004:	ldr	r1, [pc, #168]	; a0b4 <ftello64@plt+0x80a4>
    a008:	ldr	r0, [pc, #168]	; a0b8 <ftello64@plt+0x80a8>
    a00c:	add	r3, pc, r3
    a010:	mov	r2, #324	; 0x144
    a014:	add	r3, r3, #1040	; 0x410
    a018:	add	r1, pc, r1
    a01c:	add	r0, pc, r0
    a020:	bl	5878 <ftello64@plt+0x3868>
    a024:	ldr	r3, [pc, #144]	; a0bc <ftello64@plt+0x80ac>
    a028:	ldr	r2, [pc, #144]	; a0c0 <ftello64@plt+0x80b0>
    a02c:	add	r3, pc, r3
    a030:	add	r2, pc, r2
    a034:	ldr	r1, [r0]
    a038:	ldr	ip, [sp, #24]
    a03c:	str	r2, [sp, #4]
    a040:	add	r3, r3, #1072	; 0x430
    a044:	ldr	r2, [pc, #120]	; a0c4 <ftello64@plt+0x80b4>
    a048:	add	r3, r3, #4
    a04c:	str	r3, [sp]
    a050:	str	r5, [sp, #12]
    a054:	mov	r0, r8
    a058:	str	ip, [sp, #8]
    a05c:	ldr	r3, [pc, #100]	; a0c8 <ftello64@plt+0x80b8>
    a060:	add	r2, pc, r2
    a064:	bl	9120 <ftello64@plt+0x7110>
    a068:	b	9f3c <ftello64@plt+0x7f2c>
    a06c:	bl	1b9c <__stack_chk_fail@plt>
    a070:	andeq	sl, r1, r0, lsl r0
    a074:	andeq	r0, r0, r8, lsl r2
    a078:	andeq	sl, r1, ip, lsl #6
    a07c:	andeq	r6, r0, r8, lsl #19
    a080:	andeq	r7, r0, r4, ror #18
    a084:	andeq	r7, r0, r8, lsr #10
    a088:	ldrdeq	sl, [r1], -r0
    a08c:	andeq	r6, r0, r4, ror #17
    a090:	andeq	r7, r0, r4, ror #17
    a094:	strdeq	r7, [r0], -ip
    a098:	andeq	r0, r0, r5, asr #2
    a09c:	andeq	sl, r1, r4, asr r0
    a0a0:	andeq	r6, r0, r0, lsr #17
    a0a4:	andeq	r7, r0, r4, asr #17
    a0a8:	andeq	r7, r0, r4, lsl #17
    a0ac:	andeq	r0, r0, sp, asr #2
    a0b0:	andeq	r6, r0, r0, ror #16
    a0b4:	andeq	r7, r0, r0, ror #16
    a0b8:	andeq	r7, r0, r0, ror r7
    a0bc:	andeq	r6, r0, r0, asr #16
    a0c0:	muleq	r0, ip, r8
    a0c4:	andeq	r7, r0, r8, lsl r8
    a0c8:	andeq	r0, r0, r2, asr r1
    a0cc:	ldr	r3, [pc, #452]	; a298 <ftello64@plt+0x8288>
    a0d0:	ldr	r2, [pc, #452]	; a29c <ftello64@plt+0x828c>
    a0d4:	add	r3, pc, r3
    a0d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a0dc:	add	fp, sp, #32
    a0e0:	sub	sp, sp, #124	; 0x7c
    a0e4:	ldr	r3, [r3, r2]
    a0e8:	subs	r4, r0, #0
    a0ec:	str	r3, [fp, #-152]	; 0xffffff68
    a0f0:	ldr	r3, [r3]
    a0f4:	str	r3, [fp, #-40]	; 0xffffffd8
    a0f8:	beq	a25c <ftello64@plt+0x824c>
    a0fc:	mov	r1, #47	; 0x2f
    a100:	bl	1ee4 <strrchr@plt>
    a104:	cmp	r0, #0
    a108:	beq	a284 <ftello64@plt+0x8274>
    a10c:	cmp	r4, r0
    a110:	beq	a180 <ftello64@plt+0x8170>
    a114:	sub	r1, r0, r4
    a118:	mov	r0, r4
    a11c:	bl	1ea8 <strnlen@plt>
    a120:	mov	r1, #0
    a124:	add	r3, r0, #15
    a128:	bic	r3, r3, #7
    a12c:	sub	sp, sp, r3
    a130:	mov	r3, sp
    a134:	mov	r2, r0
    a138:	lsr	r3, r3, #3
    a13c:	strb	r1, [r0, r3, lsl #3]
    a140:	lsl	r0, r3, #3
    a144:	mov	r1, r4
    a148:	bl	1b3c <memcpy@plt>
    a14c:	sub	r2, fp, #148	; 0x94
    a150:	mov	r1, r0
    a154:	mov	r0, #3
    a158:	bl	1f80 <__xstat64@plt>
    a15c:	cmp	r0, #0
    a160:	blt	a24c <ftello64@plt+0x823c>
    a164:	ldr	r3, [fp, #-132]	; 0xffffff7c
    a168:	and	r3, r3, #61440	; 0xf000
    a16c:	sub	r3, r3, #16384	; 0x4000
    a170:	clz	r3, r3
    a174:	lsr	r3, r3, #5
    a178:	cmp	r3, #0
    a17c:	ble	a1a0 <ftello64@plt+0x8190>
    a180:	mov	r0, #0
    a184:	ldr	r3, [fp, #-152]	; 0xffffff68
    a188:	ldr	r2, [fp, #-40]	; 0xffffffd8
    a18c:	ldr	r3, [r3]
    a190:	cmp	r2, r3
    a194:	bne	a294 <ftello64@plt+0x8284>
    a198:	sub	sp, fp, #32
    a19c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a1a0:	beq	a28c <ftello64@plt+0x827c>
    a1a4:	ldr	r6, [pc, #244]	; a2a0 <ftello64@plt+0x8290>
    a1a8:	mov	r0, r4
    a1ac:	add	r6, pc, r6
    a1b0:	mov	r1, r6
    a1b4:	bl	1ff8 <strspn@plt>
    a1b8:	ldr	sl, [pc, #228]	; a2a4 <ftello64@plt+0x8294>
    a1bc:	mov	r9, #0
    a1c0:	add	r5, r4, r0
    a1c4:	b	a200 <ftello64@plt+0x81f0>
    a1c8:	sub	r7, r7, r4
    a1cc:	mov	r2, r7
    a1d0:	mov	r1, r4
    a1d4:	mov	r0, sp
    a1d8:	bl	1b3c <memcpy@plt>
    a1dc:	strb	r9, [sp, r7]
    a1e0:	mov	r1, sl
    a1e4:	mov	r0, sp
    a1e8:	bl	9d90 <ftello64@plt+0x7d80>
    a1ec:	adds	r3, r0, #17
    a1f0:	movne	r3, #1
    a1f4:	ands	r3, r3, r0, lsr #31
    a1f8:	bne	a244 <ftello64@plt+0x8234>
    a1fc:	mov	sp, r8
    a200:	mov	r0, r4
    a204:	bl	1d94 <strlen@plt>
    a208:	mov	r8, sp
    a20c:	mov	r1, r6
    a210:	add	r0, r0, #8
    a214:	bic	r0, r0, #7
    a218:	sub	sp, sp, r0
    a21c:	mov	r0, r5
    a220:	bl	1aac <strcspn@plt>
    a224:	mov	r1, r6
    a228:	add	r7, r5, r0
    a22c:	mov	r0, r7
    a230:	bl	1ff8 <strspn@plt>
    a234:	add	r5, r7, r0
    a238:	ldrb	r0, [r7, r0]
    a23c:	cmp	r0, #0
    a240:	bne	a1c8 <ftello64@plt+0x81b8>
    a244:	mov	sp, r8
    a248:	b	a184 <ftello64@plt+0x8174>
    a24c:	bl	1de8 <__errno_location@plt>
    a250:	ldr	r3, [r0]
    a254:	rsb	r3, r3, #0
    a258:	b	a178 <ftello64@plt+0x8168>
    a25c:	ldr	r3, [pc, #68]	; a2a8 <ftello64@plt+0x8298>
    a260:	ldr	r1, [pc, #68]	; a2ac <ftello64@plt+0x829c>
    a264:	add	r3, pc, r3
    a268:	ldr	r0, [pc, #64]	; a2b0 <ftello64@plt+0x82a0>
    a26c:	add	r3, r3, #1104	; 0x450
    a270:	mov	r2, #97	; 0x61
    a274:	add	r3, r3, #8
    a278:	add	r1, pc, r1
    a27c:	add	r0, pc, r0
    a280:	bl	5878 <ftello64@plt+0x3868>
    a284:	mvn	r0, #21
    a288:	b	a184 <ftello64@plt+0x8174>
    a28c:	mvn	r0, #19
    a290:	b	a184 <ftello64@plt+0x8174>
    a294:	bl	1b9c <__stack_chk_fail@plt>
    a298:	ldrdeq	r9, [r1], -r4
    a29c:	andeq	r0, r0, r8, lsl r2
    a2a0:	andeq	r6, r0, r0, lsl #30
    a2a4:	andeq	r0, r0, sp, ror #3
    a2a8:	andeq	r6, r0, r8, lsl #12
    a2ac:	andeq	r7, r0, ip, lsl #13
    a2b0:	andeq	r7, r0, r8, lsr #3
    a2b4:	push	{r4, r5, lr}
    a2b8:	mov	r5, r1
    a2bc:	ldr	r1, [pc, #840]	; a60c <ftello64@plt+0x85fc>
    a2c0:	sub	sp, sp, #20
    a2c4:	add	r1, pc, r1
    a2c8:	mov	r4, r0
    a2cc:	bl	1a7c <strcmp@plt>
    a2d0:	cmp	r0, #0
    a2d4:	bne	a36c <ftello64@plt+0x835c>
    a2d8:	cmp	r5, #0
    a2dc:	beq	a4b8 <ftello64@plt+0x84a8>
    a2e0:	ldr	r1, [pc, #808]	; a610 <ftello64@plt+0x8600>
    a2e4:	mov	r0, r4
    a2e8:	add	r1, pc, r1
    a2ec:	bl	70e8 <ftello64@plt+0x50d8>
    a2f0:	cmp	r0, #0
    a2f4:	beq	a314 <ftello64@plt+0x8304>
    a2f8:	mov	r0, r5
    a2fc:	bl	75a8 <ftello64@plt+0x5598>
    a300:	cmp	r0, #0
    a304:	blt	a464 <ftello64@plt+0x8454>
    a308:	mov	r0, #0
    a30c:	add	sp, sp, #20
    a310:	pop	{r4, r5, pc}
    a314:	ldr	r1, [pc, #760]	; a614 <ftello64@plt+0x8604>
    a318:	mov	r0, r4
    a31c:	add	r1, pc, r1
    a320:	bl	70e8 <ftello64@plt+0x50d8>
    a324:	cmp	r0, #0
    a328:	bne	a400 <ftello64@plt+0x83f0>
    a32c:	ldr	r1, [pc, #740]	; a618 <ftello64@plt+0x8608>
    a330:	mov	r0, r4
    a334:	add	r1, pc, r1
    a338:	bl	70e8 <ftello64@plt+0x50d8>
    a33c:	cmp	r0, #0
    a340:	beq	a54c <ftello64@plt+0x853c>
    a344:	mov	r0, r5
    a348:	bl	4a70 <ftello64@plt+0x2a60>
    a34c:	cmp	r0, #0
    a350:	blt	a4f8 <ftello64@plt+0x84e8>
    a354:	ldr	r3, [pc, #704]	; a61c <ftello64@plt+0x860c>
    a358:	movne	r2, #1
    a35c:	add	r3, pc, r3
    a360:	moveq	r2, #0
    a364:	strb	r2, [r3, #2090]	; 0x82a
    a368:	b	a308 <ftello64@plt+0x82f8>
    a36c:	ldr	r1, [pc, #684]	; a620 <ftello64@plt+0x8610>
    a370:	mov	r0, r4
    a374:	add	r1, pc, r1
    a378:	bl	70e8 <ftello64@plt+0x50d8>
    a37c:	cmp	r0, #0
    a380:	bne	a3f4 <ftello64@plt+0x83e4>
    a384:	ldr	r1, [pc, #664]	; a624 <ftello64@plt+0x8614>
    a388:	mov	r0, r4
    a38c:	add	r1, pc, r1
    a390:	bl	70e8 <ftello64@plt+0x50d8>
    a394:	cmp	r0, #0
    a398:	beq	a4cc <ftello64@plt+0x84bc>
    a39c:	cmp	r5, #0
    a3a0:	bne	a400 <ftello64@plt+0x83f0>
    a3a4:	ldr	r3, [pc, #636]	; a628 <ftello64@plt+0x8618>
    a3a8:	add	r3, pc, r3
    a3ac:	ldr	r3, [r3, #36]	; 0x24
    a3b0:	cmp	r3, #3
    a3b4:	ble	a308 <ftello64@plt+0x82f8>
    a3b8:	ldr	r2, [pc, #620]	; a62c <ftello64@plt+0x861c>
    a3bc:	ldr	r3, [pc, #620]	; a630 <ftello64@plt+0x8620>
    a3c0:	add	r2, pc, r2
    a3c4:	str	r2, [sp, #4]
    a3c8:	add	r3, pc, r3
    a3cc:	ldr	r2, [pc, #608]	; a634 <ftello64@plt+0x8624>
    a3d0:	add	r3, r3, #1136	; 0x470
    a3d4:	str	r3, [sp]
    a3d8:	str	r4, [sp, #8]
    a3dc:	mov	r3, #36	; 0x24
    a3e0:	add	r2, pc, r2
    a3e4:	mov	r1, #0
    a3e8:	mov	r0, #4
    a3ec:	bl	9120 <ftello64@plt+0x7110>
    a3f0:	b	a308 <ftello64@plt+0x82f8>
    a3f4:	cmp	r5, #0
    a3f8:	beq	a3a4 <ftello64@plt+0x8394>
    a3fc:	b	a2f8 <ftello64@plt+0x82e8>
    a400:	mov	r0, r5
    a404:	bl	7478 <ftello64@plt+0x5468>
    a408:	cmp	r0, #0
    a40c:	bge	a308 <ftello64@plt+0x82f8>
    a410:	ldr	r3, [pc, #544]	; a638 <ftello64@plt+0x8628>
    a414:	add	r3, pc, r3
    a418:	ldr	r3, [r3, #36]	; 0x24
    a41c:	cmp	r3, #3
    a420:	ble	a308 <ftello64@plt+0x82f8>
    a424:	ldr	r3, [pc, #528]	; a63c <ftello64@plt+0x862c>
    a428:	ldr	r2, [pc, #528]	; a640 <ftello64@plt+0x8630>
    a42c:	add	r3, pc, r3
    a430:	add	r2, pc, r2
    a434:	str	r2, [sp, #4]
    a438:	add	r3, r3, #1152	; 0x480
    a43c:	ldr	r2, [pc, #512]	; a644 <ftello64@plt+0x8634>
    a440:	add	r3, r3, #12
    a444:	str	r3, [sp]
    a448:	str	r5, [sp, #8]
    a44c:	ldr	r3, [pc, #500]	; a648 <ftello64@plt+0x8638>
    a450:	add	r2, pc, r2
    a454:	mov	r1, #0
    a458:	mov	r0, #4
    a45c:	bl	9120 <ftello64@plt+0x7110>
    a460:	b	a308 <ftello64@plt+0x82f8>
    a464:	ldr	r3, [pc, #480]	; a64c <ftello64@plt+0x863c>
    a468:	add	r3, pc, r3
    a46c:	ldr	r3, [r3, #36]	; 0x24
    a470:	cmp	r3, #3
    a474:	ble	a308 <ftello64@plt+0x82f8>
    a478:	ldr	r3, [pc, #464]	; a650 <ftello64@plt+0x8640>
    a47c:	ldr	r2, [pc, #464]	; a654 <ftello64@plt+0x8644>
    a480:	add	r3, pc, r3
    a484:	add	r2, pc, r2
    a488:	str	r2, [sp, #4]
    a48c:	add	r3, r3, #1152	; 0x480
    a490:	ldr	r2, [pc, #448]	; a658 <ftello64@plt+0x8648>
    a494:	add	r3, r3, #12
    a498:	str	r3, [sp]
    a49c:	str	r5, [sp, #8]
    a4a0:	ldr	r3, [pc, #436]	; a65c <ftello64@plt+0x864c>
    a4a4:	add	r2, pc, r2
    a4a8:	mov	r1, #0
    a4ac:	mov	r0, #4
    a4b0:	bl	9120 <ftello64@plt+0x7110>
    a4b4:	b	a308 <ftello64@plt+0x82f8>
    a4b8:	ldr	r3, [pc, #416]	; a660 <ftello64@plt+0x8650>
    a4bc:	mov	r2, #7
    a4c0:	add	r3, pc, r3
    a4c4:	str	r2, [r3, #36]	; 0x24
    a4c8:	b	a308 <ftello64@plt+0x82f8>
    a4cc:	ldr	r1, [pc, #400]	; a664 <ftello64@plt+0x8654>
    a4d0:	mov	r0, r4
    a4d4:	add	r1, pc, r1
    a4d8:	bl	70e8 <ftello64@plt+0x50d8>
    a4dc:	cmp	r0, #0
    a4e0:	beq	a58c <ftello64@plt+0x857c>
    a4e4:	cmp	r5, #0
    a4e8:	bne	a344 <ftello64@plt+0x8334>
    a4ec:	ldr	r0, [pc, #372]	; a668 <ftello64@plt+0x8658>
    a4f0:	add	r0, pc, r0
    a4f4:	b	a348 <ftello64@plt+0x8338>
    a4f8:	ldr	r3, [pc, #364]	; a66c <ftello64@plt+0x865c>
    a4fc:	add	r3, pc, r3
    a500:	ldr	r3, [r3, #36]	; 0x24
    a504:	cmp	r3, #3
    a508:	ble	a308 <ftello64@plt+0x82f8>
    a50c:	ldr	r3, [pc, #348]	; a670 <ftello64@plt+0x8660>
    a510:	ldr	r2, [pc, #348]	; a674 <ftello64@plt+0x8664>
    a514:	add	r3, pc, r3
    a518:	add	r2, pc, r2
    a51c:	str	r2, [sp, #4]
    a520:	add	r3, r3, #1152	; 0x480
    a524:	ldr	r2, [pc, #332]	; a678 <ftello64@plt+0x8668>
    a528:	add	r3, r3, #12
    a52c:	str	r3, [sp]
    a530:	str	r5, [sp, #8]
    a534:	ldr	r3, [pc, #320]	; a67c <ftello64@plt+0x866c>
    a538:	add	r2, pc, r2
    a53c:	mov	r1, #0
    a540:	mov	r0, #4
    a544:	bl	9120 <ftello64@plt+0x7110>
    a548:	b	a308 <ftello64@plt+0x82f8>
    a54c:	ldr	r1, [pc, #300]	; a680 <ftello64@plt+0x8670>
    a550:	mov	r0, r4
    a554:	add	r1, pc, r1
    a558:	bl	70e8 <ftello64@plt+0x50d8>
    a55c:	cmp	r0, #0
    a560:	beq	a308 <ftello64@plt+0x82f8>
    a564:	mov	r0, r5
    a568:	bl	4a70 <ftello64@plt+0x2a60>
    a56c:	cmp	r0, #0
    a570:	blt	a5b8 <ftello64@plt+0x85a8>
    a574:	ldr	r3, [pc, #264]	; a684 <ftello64@plt+0x8674>
    a578:	movne	r2, #1
    a57c:	add	r3, pc, r3
    a580:	moveq	r2, #0
    a584:	strb	r2, [r3, #2089]	; 0x829
    a588:	b	a308 <ftello64@plt+0x82f8>
    a58c:	ldr	r1, [pc, #244]	; a688 <ftello64@plt+0x8678>
    a590:	mov	r0, r4
    a594:	add	r1, pc, r1
    a598:	bl	70e8 <ftello64@plt+0x50d8>
    a59c:	cmp	r0, #0
    a5a0:	beq	a308 <ftello64@plt+0x82f8>
    a5a4:	cmp	r5, #0
    a5a8:	bne	a564 <ftello64@plt+0x8554>
    a5ac:	ldr	r0, [pc, #216]	; a68c <ftello64@plt+0x867c>
    a5b0:	add	r0, pc, r0
    a5b4:	b	a568 <ftello64@plt+0x8558>
    a5b8:	ldr	r3, [pc, #208]	; a690 <ftello64@plt+0x8680>
    a5bc:	add	r3, pc, r3
    a5c0:	ldr	r3, [r3, #36]	; 0x24
    a5c4:	cmp	r3, #3
    a5c8:	ble	a308 <ftello64@plt+0x82f8>
    a5cc:	ldr	r3, [pc, #192]	; a694 <ftello64@plt+0x8684>
    a5d0:	ldr	r2, [pc, #192]	; a698 <ftello64@plt+0x8688>
    a5d4:	add	r3, pc, r3
    a5d8:	add	r2, pc, r2
    a5dc:	str	r2, [sp, #4]
    a5e0:	add	r3, r3, #1152	; 0x480
    a5e4:	ldr	r2, [pc, #176]	; a69c <ftello64@plt+0x868c>
    a5e8:	add	r3, r3, #12
    a5ec:	str	r3, [sp]
    a5f0:	str	r5, [sp, #8]
    a5f4:	ldr	r3, [pc, #164]	; a6a0 <ftello64@plt+0x8690>
    a5f8:	add	r2, pc, r2
    a5fc:	mov	r1, #0
    a600:	mov	r0, #4
    a604:	bl	9120 <ftello64@plt+0x7110>
    a608:	b	a308 <ftello64@plt+0x82f8>
    a60c:	andeq	r7, r0, r8, asr r6
    a610:	andeq	r7, r0, ip, lsr r6
    a614:	andeq	r7, r0, r4, lsr #13
    a618:	andeq	r7, r0, ip, asr #13
    a61c:	andeq	r9, r1, r0, ror sp
    a620:			; <UNDEFINED> instruction: 0x000075b0
    a624:	andeq	r7, r0, r4, lsr r6
    a628:	andeq	r9, r1, r4, asr ip
    a62c:	muleq	r0, r4, r5
    a630:	andeq	r6, r0, r4, lsr #9
    a634:	andeq	r7, r0, r8, asr r5
    a638:	andeq	r9, r1, r8, ror #23
    a63c:	andeq	r6, r0, r0, asr #8
    a640:	andeq	r7, r0, r4, lsr #11
    a644:	andeq	r6, r0, ip, asr #25
    a648:	andeq	r0, r0, r5, lsr r4
    a64c:	muleq	r1, r4, fp
    a650:	andeq	r6, r0, ip, ror #7
    a654:	andeq	r7, r0, r0, lsl r5
    a658:	andeq	r6, r0, r8, ror ip
    a65c:	andeq	r0, r0, sp, lsr #8
    a660:	andeq	r9, r1, ip, lsr fp
    a664:	andeq	r7, r0, ip, lsr #10
    a668:	ldrdeq	r6, [r0], -r0
    a66c:	andeq	r9, r1, r0, lsl #22
    a670:	andeq	r6, r0, r8, asr r3
    a674:	strdeq	r7, [r0], -ip
    a678:	andeq	r6, r0, r4, ror #23
    a67c:	andeq	r0, r0, sl, lsr r4
    a680:	strdeq	r7, [r0], -r4
    a684:	andeq	r9, r1, r0, asr fp
    a688:			; <UNDEFINED> instruction: 0x000074b4
    a68c:	andeq	r6, r0, r0, lsl fp
    a690:	andeq	r9, r1, r0, asr #20
    a694:	muleq	r0, r8, r2
    a698:	andeq	r7, r0, r8, lsl #9
    a69c:	andeq	r6, r0, r4, lsr #22
    a6a0:	andeq	r0, r0, pc, lsr r4
    a6a4:	push	{r7, lr}
    a6a8:	sub	sp, sp, #8
    a6ac:	mov	r7, r3
    a6b0:	mov	r4, r0
    a6b4:	mov	r5, r1
    a6b8:	mov	r6, r2
    a6bc:	bl	4d20 <ftello64@plt+0x2d10>
    a6c0:	ldr	r3, [pc, #56]	; a700 <ftello64@plt+0x86f0>
    a6c4:	add	r3, pc, r3
    a6c8:	ldr	r3, [r3, #36]	; 0x24
    a6cc:	cmp	r3, #1
    a6d0:	bgt	a6d8 <ftello64@plt+0x86c8>
    a6d4:	bl	1fb0 <abort@plt>
    a6d8:	ldr	r0, [pc, #36]	; a704 <ftello64@plt+0x86f4>
    a6dc:	str	r7, [sp]
    a6e0:	add	r0, pc, r0
    a6e4:	str	r0, [sp, #4]
    a6e8:	mov	r3, r6
    a6ec:	mov	r2, r5
    a6f0:	mov	r1, r4
    a6f4:	mov	r0, #2
    a6f8:	bl	5800 <ftello64@plt+0x37f0>
    a6fc:	b	a6d4 <ftello64@plt+0x86c4>
    a700:	andeq	r9, r1, r8, lsr r9
    a704:			; <UNDEFINED> instruction: 0x000073b8
    a708:	ldr	r3, [pc, #496]	; a900 <ftello64@plt+0x88f0>
    a70c:	ldr	r1, [pc, #496]	; a904 <ftello64@plt+0x88f4>
    a710:	add	r3, pc, r3
    a714:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a718:	sub	sp, sp, #532	; 0x214
    a71c:	ldr	r9, [r3, r1]
    a720:	ldr	r4, [pc, #480]	; a908 <ftello64@plt+0x88f8>
    a724:	ldr	r8, [pc, #480]	; a90c <ftello64@plt+0x88fc>
    a728:	ldr	sl, [sp, #576]	; 0x240
    a72c:	ldr	r6, [pc, #476]	; a910 <ftello64@plt+0x8900>
    a730:	mov	r5, r2
    a734:	mov	r7, r0
    a738:	ldr	r3, [r2]
    a73c:	add	r4, pc, r4
    a740:	ldr	r2, [r9]
    a744:	add	r8, pc, r8
    a748:	str	r2, [sp, #524]	; 0x20c
    a74c:	add	r3, r3, #1
    a750:	cmp	r3, #16
    a754:	bhi	a8a4 <ftello64@plt+0x8894>
    a758:	bl	1de8 <__errno_location@plt>
    a75c:	mov	ip, #22
    a760:	mov	r3, sl
    a764:	mov	r2, r4
    a768:	mov	r1, #1
    a76c:	str	sl, [sp, #4]
    a770:	str	ip, [r0]
    a774:	add	r0, sp, #8
    a778:	bl	1e00 <__vasprintf_chk@plt>
    a77c:	cmp	r0, #0
    a780:	blt	a8f4 <ftello64@plt+0x88e4>
    a784:	add	fp, sp, #12
    a788:	mov	r0, r4
    a78c:	mov	r2, fp
    a790:	mov	r1, #128	; 0x80
    a794:	bl	1ba8 <parse_printf_format@plt>
    a798:	cmp	r0, #127	; 0x7f
    a79c:	bhi	a8cc <ftello64@plt+0x88bc>
    a7a0:	cmp	r0, #0
    a7a4:	moveq	r4, sl
    a7a8:	beq	a850 <ftello64@plt+0x8840>
    a7ac:	mov	r2, fp
    a7b0:	add	r0, fp, r0, lsl #2
    a7b4:	mov	r4, sl
    a7b8:	b	a7dc <ftello64@plt+0x87cc>
    a7bc:	cmp	r3, #6
    a7c0:	bge	a83c <ftello64@plt+0x882c>
    a7c4:	cmp	r3, #2
    a7c8:	beq	a7d0 <ftello64@plt+0x87c0>
    a7cc:	ble	a8c0 <ftello64@plt+0x88b0>
    a7d0:	cmp	r2, r0
    a7d4:	add	r4, r4, #4
    a7d8:	beq	a850 <ftello64@plt+0x8840>
    a7dc:	ldr	r3, [r2], #4
    a7e0:	tst	r3, #2048	; 0x800
    a7e4:	bne	a7d0 <ftello64@plt+0x87c0>
    a7e8:	cmp	r3, #7
    a7ec:	ble	a7bc <ftello64@plt+0x87ac>
    a7f0:	cmp	r3, r6
    a7f4:	beq	a83c <ftello64@plt+0x882c>
    a7f8:	ble	a834 <ftello64@plt+0x8824>
    a7fc:	cmp	r3, #512	; 0x200
    a800:	beq	a7d0 <ftello64@plt+0x87c0>
    a804:	cmp	r3, #1024	; 0x400
    a808:	beq	a7d0 <ftello64@plt+0x87c0>
    a80c:	ldr	r3, [pc, #256]	; a914 <ftello64@plt+0x8904>
    a810:	ldr	r1, [pc, #256]	; a918 <ftello64@plt+0x8908>
    a814:	add	r3, pc, r3
    a818:	ldr	r0, [pc, #252]	; a91c <ftello64@plt+0x890c>
    a81c:	add	r3, r3, #1184	; 0x4a0
    a820:	mov	r2, #856	; 0x358
    a824:	add	r3, r3, #4
    a828:	add	r1, pc, r1
    a82c:	add	r0, pc, r0
    a830:	bl	a6a4 <ftello64@plt+0x8694>
    a834:	cmp	r3, #256	; 0x100
    a838:	bne	a80c <ftello64@plt+0x87fc>
    a83c:	add	r4, r4, #7
    a840:	bic	r4, r4, #7
    a844:	cmp	r2, r0
    a848:	add	r4, r4, #8
    a84c:	bne	a7dc <ftello64@plt+0x87cc>
    a850:	ldr	sl, [r5]
    a854:	ldr	fp, [sp, #8]
    a858:	add	r3, sl, #1
    a85c:	str	r3, [r5]
    a860:	mov	r0, fp
    a864:	bl	1d94 <strlen@plt>
    a868:	add	r3, r7, sl, lsl #3
    a86c:	str	fp, [r7, sl, lsl #3]
    a870:	mov	r1, #1
    a874:	add	sl, r4, #4
    a878:	str	r0, [r3, #4]
    a87c:	ldr	r3, [r5]
    a880:	add	r2, r7, r3, lsl #3
    a884:	str	r8, [r7, r3, lsl #3]
    a888:	str	r1, [r2, #4]
    a88c:	ldr	r3, [r5]
    a890:	add	r3, r3, r1
    a894:	str	r3, [r5]
    a898:	ldr	r4, [r4]
    a89c:	cmp	r4, #0
    a8a0:	bne	a74c <ftello64@plt+0x873c>
    a8a4:	mov	r0, #0
    a8a8:	ldr	r2, [sp, #524]	; 0x20c
    a8ac:	ldr	r3, [r9]
    a8b0:	cmp	r2, r3
    a8b4:	bne	a8fc <ftello64@plt+0x88ec>
    a8b8:	add	sp, sp, #532	; 0x214
    a8bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a8c0:	cmp	r3, #0
    a8c4:	bge	a7d0 <ftello64@plt+0x87c0>
    a8c8:	b	a80c <ftello64@plt+0x87fc>
    a8cc:	ldr	r3, [pc, #76]	; a920 <ftello64@plt+0x8910>
    a8d0:	ldr	r1, [pc, #76]	; a924 <ftello64@plt+0x8914>
    a8d4:	add	r3, pc, r3
    a8d8:	ldr	r0, [pc, #72]	; a928 <ftello64@plt+0x8918>
    a8dc:	add	r3, r3, #1184	; 0x4a0
    a8e0:	mov	r2, #856	; 0x358
    a8e4:	add	r3, r3, #4
    a8e8:	add	r1, pc, r1
    a8ec:	add	r0, pc, r0
    a8f0:	bl	5878 <ftello64@plt+0x3868>
    a8f4:	mvn	r0, #21
    a8f8:	b	a8a8 <ftello64@plt+0x8898>
    a8fc:	bl	1b9c <__stack_chk_fail@plt>
    a900:	muleq	r1, r8, r6
    a904:	andeq	r0, r0, r8, lsl r2
    a908:	andeq	r7, r0, r0, lsr #7
    a90c:			; <UNDEFINED> instruction: 0x000068b1
    a910:	andeq	r0, r0, r7, lsl #2
    a914:	andeq	r6, r0, r8, asr r0
    a918:	strdeq	r6, [r0], -r4
    a91c:	strdeq	r7, [r0], -r8
    a920:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    a924:	andeq	r6, r0, r4, lsr r8
    a928:	andeq	r7, r0, ip, lsl r2
    a92c:	ldr	r2, [pc, #964]	; acf8 <ftello64@plt+0x8ce8>
    a930:	ldr	r1, [pc, #964]	; acfc <ftello64@plt+0x8cec>
    a934:	add	r2, pc, r2
    a938:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a93c:	sub	sp, sp, #2624	; 0xa40
    a940:	ldr	fp, [r2, r1]
    a944:	sub	sp, sp, #12
    a948:	mov	r8, r3
    a94c:	mov	r3, r2
    a950:	ldr	r3, [fp]
    a954:	ldr	r9, [sp, #2672]	; 0xa70
    a958:	str	r3, [sp, #2628]	; 0xa44
    a95c:	bl	1de8 <__errno_location@plt>
    a960:	ldr	r3, [pc, #920]	; ad00 <ftello64@plt+0x8cf0>
    a964:	add	r3, pc, r3
    a968:	ldr	r3, [r3, #36]	; 0x24
    a96c:	cmp	r3, #3
    a970:	mov	r4, r0
    a974:	ldr	r5, [r0]
    a978:	bgt	a9a4 <ftello64@plt+0x8994>
    a97c:	mvn	r0, #21
    a980:	cmp	r5, #0
    a984:	strge	r5, [r4]
    a988:	ldr	r2, [sp, #2628]	; 0xa44
    a98c:	ldr	r3, [fp]
    a990:	cmp	r2, r3
    a994:	bne	acf4 <ftello64@plt+0x8ce4>
    a998:	add	sp, sp, #2624	; 0xa40
    a99c:	add	sp, sp, #12
    a9a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a9a4:	ldr	r3, [pc, #856]	; ad04 <ftello64@plt+0x8cf4>
    a9a8:	add	r3, pc, r3
    a9ac:	ldr	r3, [r3, #8]
    a9b0:	cmp	r3, #8
    a9b4:	beq	a97c <ftello64@plt+0x896c>
    a9b8:	cmp	r3, #3
    a9bc:	blt	a9e8 <ftello64@plt+0x89d8>
    a9c0:	cmp	r3, #4
    a9c4:	ble	a9d0 <ftello64@plt+0x89c0>
    a9c8:	cmp	r3, #7
    a9cc:	bne	a9e8 <ftello64@plt+0x89d8>
    a9d0:	ldr	r3, [pc, #816]	; ad08 <ftello64@plt+0x8cf8>
    a9d4:	add	r3, pc, r3
    a9d8:	str	r3, [sp, #28]
    a9dc:	ldr	r3, [r3]
    a9e0:	cmp	r3, #0
    a9e4:	bge	aba8 <ftello64@plt+0x8b98>
    a9e8:	add	sl, sp, #2672	; 0xa70
    a9ec:	add	r3, sp, #584	; 0x248
    a9f0:	add	sl, sl, #8
    a9f4:	str	r3, [sp, #24]
    a9f8:	add	r3, sp, #580	; 0x244
    a9fc:	str	r3, [sp, #20]
    aa00:	ldr	r6, [pc, #772]	; ad0c <ftello64@plt+0x8cfc>
    aa04:	ldr	r3, [pc, #772]	; ad10 <ftello64@plt+0x8d00>
    aa08:	str	r8, [sp, #28]
    aa0c:	ldr	r7, [pc, #768]	; ad14 <ftello64@plt+0x8d04>
    aa10:	ldr	r8, [sp, #20]
    aa14:	add	r6, pc, r6
    aa18:	add	r3, pc, r3
    aa1c:	str	r3, [sp, #16]
    aa20:	str	sl, [sp, #32]
    aa24:	ldr	ip, [sp, #32]
    aa28:	mov	r3, #2048	; 0x800
    aa2c:	mov	sl, #22
    aa30:	mov	r1, r3
    aa34:	str	sl, [r4]
    aa38:	mov	r2, #1
    aa3c:	stm	sp, {r6, ip}
    aa40:	mov	r0, r8
    aa44:	str	ip, [sp, #40]	; 0x28
    aa48:	bl	1b30 <__vsnprintf_chk@plt>
    aa4c:	mov	r2, #8
    aa50:	ldr	r1, [sp, #16]
    aa54:	mov	r0, r8
    aa58:	bl	1f98 <strncmp@plt>
    aa5c:	cmp	r0, #0
    aa60:	bne	aa94 <ftello64@plt+0x8a84>
    aa64:	ldr	r3, [sp, #24]
    aa68:	ldr	r8, [sp, #28]
    aa6c:	ldr	r2, [pc, #676]	; ad18 <ftello64@plt+0x8d08>
    aa70:	add	r3, r3, #4
    aa74:	str	r3, [sp, #4]
    aa78:	str	r9, [sp]
    aa7c:	mov	r3, r8
    aa80:	mov	r1, sl
    aa84:	add	r2, pc, r2
    aa88:	mov	r0, #28
    aa8c:	bl	50b4 <ftello64@plt+0x30a4>
    aa90:	b	a980 <ftello64@plt+0x8970>
    aa94:	add	sl, sp, #68	; 0x44
    aa98:	mov	r0, r6
    aa9c:	mov	r2, sl
    aaa0:	mov	r1, #128	; 0x80
    aaa4:	bl	1ba8 <parse_printf_format@plt>
    aaa8:	cmp	r0, #127	; 0x7f
    aaac:	bhi	ab80 <ftello64@plt+0x8b70>
    aab0:	cmp	r0, #0
    aab4:	movne	r2, sl
    aab8:	ldr	r1, [sp, #32]
    aabc:	addne	r0, r2, r0, lsl #2
    aac0:	bne	aae8 <ftello64@plt+0x8ad8>
    aac4:	b	ab5c <ftello64@plt+0x8b4c>
    aac8:	cmp	r3, #6
    aacc:	bge	ab48 <ftello64@plt+0x8b38>
    aad0:	cmp	r3, #2
    aad4:	beq	aadc <ftello64@plt+0x8acc>
    aad8:	ble	ab74 <ftello64@plt+0x8b64>
    aadc:	cmp	r2, r0
    aae0:	add	r1, r1, #4
    aae4:	beq	ab5c <ftello64@plt+0x8b4c>
    aae8:	ldr	r3, [r2], #4
    aaec:	tst	r3, #2048	; 0x800
    aaf0:	bne	aadc <ftello64@plt+0x8acc>
    aaf4:	cmp	r3, #7
    aaf8:	ble	aac8 <ftello64@plt+0x8ab8>
    aafc:	cmp	r3, r7
    ab00:	beq	ab48 <ftello64@plt+0x8b38>
    ab04:	ble	ab40 <ftello64@plt+0x8b30>
    ab08:	cmp	r3, #512	; 0x200
    ab0c:	beq	aadc <ftello64@plt+0x8acc>
    ab10:	cmp	r3, #1024	; 0x400
    ab14:	beq	aadc <ftello64@plt+0x8acc>
    ab18:	ldr	r3, [pc, #508]	; ad1c <ftello64@plt+0x8d0c>
    ab1c:	ldr	r1, [pc, #508]	; ad20 <ftello64@plt+0x8d10>
    ab20:	add	r3, pc, r3
    ab24:	ldr	r0, [pc, #504]	; ad24 <ftello64@plt+0x8d14>
    ab28:	add	r3, r3, #1200	; 0x4b0
    ab2c:	ldr	r2, [pc, #500]	; ad28 <ftello64@plt+0x8d18>
    ab30:	add	r3, r3, #8
    ab34:	add	r1, pc, r1
    ab38:	add	r0, pc, r0
    ab3c:	bl	a6a4 <ftello64@plt+0x8694>
    ab40:	cmp	r3, #256	; 0x100
    ab44:	bne	ab18 <ftello64@plt+0x8b08>
    ab48:	add	r1, r1, #7
    ab4c:	bic	r1, r1, #7
    ab50:	cmp	r2, r0
    ab54:	add	r1, r1, #8
    ab58:	bne	aae8 <ftello64@plt+0x8ad8>
    ab5c:	ldr	r6, [r1]
    ab60:	add	r1, r1, #4
    ab64:	cmp	r6, #0
    ab68:	str	r1, [sp, #32]
    ab6c:	bne	aa24 <ftello64@plt+0x8a14>
    ab70:	b	a97c <ftello64@plt+0x896c>
    ab74:	cmp	r3, #0
    ab78:	bge	aadc <ftello64@plt+0x8acc>
    ab7c:	b	ab18 <ftello64@plt+0x8b08>
    ab80:	ldr	r3, [pc, #420]	; ad2c <ftello64@plt+0x8d1c>
    ab84:	ldr	r1, [pc, #420]	; ad30 <ftello64@plt+0x8d20>
    ab88:	add	r3, pc, r3
    ab8c:	ldr	r0, [pc, #416]	; ad34 <ftello64@plt+0x8d24>
    ab90:	add	r3, r3, #1200	; 0x4b0
    ab94:	ldr	r2, [pc, #396]	; ad28 <ftello64@plt+0x8d18>
    ab98:	add	r3, r3, #8
    ab9c:	add	r1, pc, r1
    aba0:	add	r0, pc, r0
    aba4:	bl	5878 <ftello64@plt+0x3868>
    aba8:	add	r7, sp, #68	; 0x44
    abac:	add	r3, sp, #584	; 0x248
    abb0:	str	r3, [sp, #24]
    abb4:	mov	r2, #136	; 0x88
    abb8:	add	r3, sp, #40	; 0x28
    abbc:	mov	r1, #0
    abc0:	mov	r0, r7
    abc4:	str	r3, [sp, #16]
    abc8:	bl	1e18 <memset@plt>
    abcc:	ldr	ip, [sp, #16]
    abd0:	ldr	r3, [pc, #352]	; ad38 <ftello64@plt+0x8d28>
    abd4:	mov	r6, #0
    abd8:	add	sl, sp, #580	; 0x244
    abdc:	mov	r2, #22
    abe0:	mov	r1, #28
    abe4:	strd	r8, [sp]
    abe8:	mov	r0, sl
    abec:	str	r6, [ip, #16]
    abf0:	add	r3, pc, r3
    abf4:	str	sl, [sp, #20]
    abf8:	str	r7, [sp, #48]	; 0x30
    abfc:	str	r6, [sp, #36]	; 0x24
    ac00:	str	r6, [sp, #40]	; 0x28
    ac04:	str	r6, [sp, #44]	; 0x2c
    ac08:	str	r6, [sp, #52]	; 0x34
    ac0c:	str	r6, [sp, #60]	; 0x3c
    ac10:	str	r6, [sp, #64]	; 0x40
    ac14:	bl	4008 <ftello64@plt+0x1ff8>
    ac18:	ldr	sl, [sp, #36]	; 0x24
    ac1c:	ldr	r0, [sp, #20]
    ac20:	add	r3, sl, #1
    ac24:	str	r3, [sp, #36]	; 0x24
    ac28:	bl	1d94 <strlen@plt>
    ac2c:	ldr	r3, [pc, #264]	; ad3c <ftello64@plt+0x8d2c>
    ac30:	add	r2, sp, #2624	; 0xa40
    ac34:	add	r2, r2, #8
    ac38:	add	r3, pc, r3
    ac3c:	add	ip, r2, sl, lsl #3
    ac40:	str	r3, [sp, #4]
    ac44:	ldr	lr, [sp, #20]
    ac48:	ldr	r3, [sp, #16]
    ac4c:	add	sl, sp, #2672	; 0xa70
    ac50:	add	sl, sl, #8
    ac54:	mov	r1, #22
    ac58:	str	r1, [sp]
    ac5c:	str	sl, [sp, #8]
    ac60:	sub	r2, r3, #4
    ac64:	mov	r1, #17
    ac68:	mov	r3, #1
    ac6c:	str	lr, [ip, #-2564]	; 0xfffff5fc
    ac70:	str	sl, [sp, #32]
    ac74:	str	r0, [ip, #-2560]	; 0xfffff600
    ac78:	mov	r0, r7
    ac7c:	bl	a708 <ftello64@plt+0x86f8>
    ac80:	ldr	r3, [sp, #36]	; 0x24
    ac84:	cmp	r0, r6
    ac88:	bge	acc8 <ftello64@plt+0x8cb8>
    ac8c:	cmp	r3, #1
    ac90:	movhi	r3, #1
    ac94:	strhi	r3, [sp, #16]
    ac98:	bls	aa00 <ftello64@plt+0x89f0>
    ac9c:	mov	r6, #1
    aca0:	ldr	r0, [r7, r6, lsl #3]
    aca4:	bl	1b00 <free@plt>
    aca8:	ldr	r3, [sp, #36]	; 0x24
    acac:	add	r6, r6, #2
    acb0:	cmp	r6, r3
    acb4:	bcc	aca0 <ftello64@plt+0x8c90>
    acb8:	ldr	r3, [sp, #16]
    acbc:	cmp	r3, #0
    acc0:	bne	aa00 <ftello64@plt+0x89f0>
    acc4:	b	a97c <ftello64@plt+0x896c>
    acc8:	ldr	r2, [sp, #28]
    accc:	ldr	r1, [sp, #16]
    acd0:	str	r3, [sp, #52]	; 0x34
    acd4:	ldr	r0, [r2]
    acd8:	mov	r2, #16384	; 0x4000
    acdc:	bl	1b60 <sendmsg@plt>
    ace0:	ldr	r3, [sp, #36]	; 0x24
    ace4:	cmp	r3, #1
    ace8:	strhi	r6, [sp, #16]
    acec:	bhi	ac9c <ftello64@plt+0x8c8c>
    acf0:	b	a97c <ftello64@plt+0x896c>
    acf4:	bl	1b9c <__stack_chk_fail@plt>
    acf8:	andeq	r9, r1, r4, ror r4
    acfc:	andeq	r0, r0, r8, lsl r2
    ad00:	muleq	r1, r8, r6
    ad04:	andeq	r9, r1, r4, lsr #14
    ad08:	andeq	r9, r1, r8, lsr #12
    ad0c:	andeq	r7, r0, r8, asr #1
    ad10:	andeq	r7, r0, r4, asr r1
    ad14:	andeq	r0, r0, r7, lsl #2
    ad18:	andeq	r7, r0, r0, asr #1
    ad1c:	andeq	r5, r0, ip, asr #26
    ad20:	andeq	r6, r0, r8, ror #11
    ad24:	andeq	r6, r0, ip, ror #31
    ad28:			; <UNDEFINED> instruction: 0x000003b9
    ad2c:	andeq	r5, r0, r4, ror #25
    ad30:	andeq	r6, r0, r0, lsl #11
    ad34:	andeq	r6, r0, r8, ror #30
    ad38:	andeq	r6, r0, r4, asr pc
    ad3c:	andeq	r6, r0, r4, lsr #29
    ad40:	ldr	r1, [pc, #316]	; ae84 <ftello64@plt+0x8e74>
    ad44:	ldr	r0, [pc, #316]	; ae88 <ftello64@plt+0x8e78>
    ad48:	add	r1, pc, r1
    ad4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ad50:	sub	sp, sp, #2112	; 0x840
    ad54:	ldr	r4, [r1, r0]
    ad58:	sub	sp, sp, #12
    ad5c:	mov	r8, r3
    ad60:	mov	r3, r1
    ad64:	ldr	r3, [r4]
    ad68:	mov	r7, r2
    ad6c:	str	r3, [sp, #2116]	; 0x844
    ad70:	bl	1de8 <__errno_location@plt>
    ad74:	ldr	r3, [pc, #272]	; ae8c <ftello64@plt+0x8e7c>
    ad78:	ldr	r9, [sp, #2172]	; 0x87c
    ad7c:	add	r3, pc, r3
    ad80:	ldr	sl, [sp, #2176]	; 0x880
    ad84:	ldr	r3, [r3, #36]	; 0x24
    ad88:	cmp	r3, #3
    ad8c:	mov	r5, r0
    ad90:	ldr	r6, [r0]
    ad94:	bgt	adc0 <ftello64@plt+0x8db0>
    ad98:	mvn	r0, #21
    ad9c:	cmp	r6, #0
    ada0:	strge	r6, [r5]
    ada4:	ldr	r2, [sp, #2116]	; 0x844
    ada8:	ldr	r3, [r4]
    adac:	cmp	r2, r3
    adb0:	bne	ae80 <ftello64@plt+0x8e70>
    adb4:	add	sp, sp, #2112	; 0x840
    adb8:	add	sp, sp, #12
    adbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    adc0:	ldr	r3, [pc, #200]	; ae90 <ftello64@plt+0x8e80>
    adc4:	add	r3, pc, r3
    adc8:	ldr	r3, [r3, #8]
    adcc:	cmp	r3, #8
    add0:	beq	ad98 <ftello64@plt+0x8d88>
    add4:	add	ip, sp, #2176	; 0x880
    add8:	add	ip, ip, #4
    addc:	add	r2, sp, #68	; 0x44
    ade0:	mov	fp, #22
    ade4:	mov	r3, #2048	; 0x800
    ade8:	str	fp, [r0]
    adec:	str	r2, [sp, #60]	; 0x3c
    adf0:	stm	sp, {sl, ip}
    adf4:	mov	r1, r3
    adf8:	mov	r0, r2
    adfc:	mov	r2, #1
    ae00:	str	ip, [sp, #64]	; 0x40
    ae04:	bl	1b30 <__vsnprintf_chk@plt>
    ae08:	ldr	r2, [pc, #132]	; ae94 <ftello64@plt+0x8e84>
    ae0c:	ldr	lr, [pc, #132]	; ae98 <ftello64@plt+0x8e88>
    ae10:	add	r2, pc, r2
    ae14:	ldr	ip, [pc, #128]	; ae9c <ftello64@plt+0x8e8c>
    ae18:	ldr	r0, [pc, #128]	; aea0 <ftello64@plt+0x8e90>
    ae1c:	ldr	r1, [sp, #60]	; 0x3c
    ae20:	str	r2, [sp, #4]
    ae24:	ldr	r2, [pc, #120]	; aea4 <ftello64@plt+0x8e94>
    ae28:	mov	r3, #0
    ae2c:	add	lr, pc, lr
    ae30:	add	ip, pc, ip
    ae34:	add	r0, pc, r0
    ae38:	str	r1, [sp, #36]	; 0x24
    ae3c:	str	r0, [sp, #8]
    ae40:	str	r3, [sp, #48]	; 0x30
    ae44:	str	r3, [sp, #44]	; 0x2c
    ae48:	str	r3, [sp, #40]	; 0x28
    ae4c:	mov	r1, fp
    ae50:	str	r8, [sp, #32]
    ae54:	str	r7, [sp, #28]
    ae58:	str	r8, [sp, #20]
    ae5c:	str	r7, [sp, #12]
    ae60:	str	r9, [sp]
    ae64:	str	lr, [sp, #24]
    ae68:	str	ip, [sp, #16]
    ae6c:	ldr	r3, [sp, #2168]	; 0x878
    ae70:	add	r2, pc, r2
    ae74:	mov	r0, #4
    ae78:	bl	a92c <ftello64@plt+0x891c>
    ae7c:	b	ad9c <ftello64@plt+0x8d8c>
    ae80:	bl	1b9c <__stack_chk_fail@plt>
    ae84:	andeq	r9, r1, r0, rrx
    ae88:	andeq	r0, r0, r8, lsl r2
    ae8c:	andeq	r9, r1, r0, lsl #5
    ae90:	andeq	r9, r1, r8, lsl #6
    ae94:	andeq	r6, r0, ip, asr #25
    ae98:	andeq	r6, r0, ip, asr #26
    ae9c:	andeq	r6, r0, ip, asr sp
    aea0:	andeq	r6, r0, r8, ror #26
    aea4:	ldrdeq	r6, [r0], -r4
    aea8:	ldr	r3, [pc, #36]	; aed4 <ftello64@plt+0x8ec4>
    aeac:	ldr	r1, [pc, #36]	; aed8 <ftello64@plt+0x8ec8>
    aeb0:	add	r3, pc, r3
    aeb4:	ldr	r0, [pc, #32]	; aedc <ftello64@plt+0x8ecc>
    aeb8:	add	r3, r3, #1216	; 0x4c0
    aebc:	push	{r4, lr}
    aec0:	add	r3, r3, #12
    aec4:	ldr	r2, [pc, #20]	; aee0 <ftello64@plt+0x8ed0>
    aec8:	add	r1, pc, r1
    aecc:	add	r0, pc, r0
    aed0:	bl	a6a4 <ftello64@plt+0x8694>
    aed4:			; <UNDEFINED> instruction: 0x000059bc
    aed8:	andeq	r6, r0, r8, lsr #11
    aedc:	andeq	r6, r0, r0, ror #25
    aee0:	andeq	r0, r0, r3, lsl #4
    aee4:	cmn	r2, #5
    aee8:	bhi	af18 <ftello64@plt+0x8f08>
    aeec:	ldrb	r3, [r0, #39]	; 0x27
    aef0:	tst	r3, #4
    aef4:	addeq	r1, r0, #4
    aef8:	ldrne	r1, [r0, #4]
    aefc:	ldr	r0, [pc, #84]	; af58 <ftello64@plt+0x8f48>
    af00:	and	r3, r3, #3
    af04:	add	r0, pc, r0
    af08:	add	r3, r0, r3, lsl #4
    af0c:	ldr	r0, [r3, #72]	; 0x48
    af10:	mla	r0, r0, r2, r1
    af14:	bx	lr
    af18:	cmn	r2, #3
    af1c:	bhi	af2c <ftello64@plt+0x8f1c>
    af20:	add	r0, r2, #4
    af24:	add	r0, r1, r0, lsl #4
    af28:	bx	lr
    af2c:	ldr	r3, [pc, #40]	; af5c <ftello64@plt+0x8f4c>
    af30:	ldr	r1, [pc, #40]	; af60 <ftello64@plt+0x8f50>
    af34:	add	r3, pc, r3
    af38:	ldr	r0, [pc, #36]	; af64 <ftello64@plt+0x8f54>
    af3c:	add	r3, r3, #1232	; 0x4d0
    af40:	push	{r4, lr}
    af44:	add	r3, r3, #8
    af48:	ldr	r2, [pc, #24]	; af68 <ftello64@plt+0x8f58>
    af4c:	add	r1, pc, r1
    af50:	add	r0, pc, r0
    af54:	bl	a6a4 <ftello64@plt+0x8694>
    af58:	andeq	r8, r1, ip, asr #22
    af5c:	andeq	r5, r0, r8, lsr r9
    af60:	andeq	r6, r0, r4, lsr #10
    af64:	andeq	r6, r0, r4, ror ip
    af68:	muleq	r0, r3, r1
    af6c:	cmp	r2, r3
    af70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    af74:	beq	b03c <ftello64@plt+0x902c>
    af78:	mov	r5, r3
    af7c:	mov	r4, r0
    af80:	mov	r8, r2
    af84:	mov	r6, r1
    af88:	bl	aee4 <ftello64@plt+0x8ed4>
    af8c:	mov	r2, r5
    af90:	mov	r1, r6
    af94:	mov	r9, r0
    af98:	mov	r0, r4
    af9c:	bl	aee4 <ftello64@plt+0x8ed4>
    afa0:	ldrb	r2, [r4, #39]	; 0x27
    afa4:	ldr	r3, [pc, #184]	; b064 <ftello64@plt+0x9054>
    afa8:	mov	r1, r9
    afac:	and	r2, r2, #3
    afb0:	add	r3, pc, r3
    afb4:	add	r3, r3, r2, lsl #4
    afb8:	ldr	r2, [r3, #72]	; 0x48
    afbc:	mov	r7, r0
    afc0:	bl	1b3c <memcpy@plt>
    afc4:	ldrb	r3, [r4, #39]	; 0x27
    afc8:	and	r3, r3, #3
    afcc:	cmp	r3, #1
    afd0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
    afd4:	ldr	r2, [r7, #8]
    afd8:	cmn	r2, #1
    afdc:	bne	b01c <ftello64@plt+0x900c>
    afe0:	ldr	r2, [r7, #12]
    afe4:	cmn	r2, #1
    afe8:	bne	b008 <ftello64@plt+0x8ff8>
    afec:	ldr	r3, [r4, #44]	; 0x2c
    aff0:	cmp	r3, r8
    aff4:	ldr	r3, [r4, #48]	; 0x30
    aff8:	streq	r5, [r4, #44]	; 0x2c
    affc:	cmp	r3, r8
    b000:	streq	r5, [r4, #48]	; 0x30
    b004:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    b008:	mov	r1, r6
    b00c:	mov	r0, r4
    b010:	bl	aee4 <ftello64@plt+0x8ed4>
    b014:	str	r5, [r0, #8]
    b018:	b	afec <ftello64@plt+0x8fdc>
    b01c:	mov	r1, r6
    b020:	mov	r0, r4
    b024:	bl	aee4 <ftello64@plt+0x8ed4>
    b028:	str	r5, [r0, #12]
    b02c:	ldr	r2, [r7, #12]
    b030:	cmn	r2, #1
    b034:	beq	afec <ftello64@plt+0x8fdc>
    b038:	b	b008 <ftello64@plt+0x8ff8>
    b03c:	ldr	r3, [pc, #36]	; b068 <ftello64@plt+0x9058>
    b040:	ldr	r1, [pc, #36]	; b06c <ftello64@plt+0x905c>
    b044:	add	r3, pc, r3
    b048:	ldr	r0, [pc, #32]	; b070 <ftello64@plt+0x9060>
    b04c:	add	r3, r3, #1248	; 0x4e0
    b050:	mov	r2, #464	; 0x1d0
    b054:	add	r3, r3, #12
    b058:	add	r1, pc, r1
    b05c:	add	r0, pc, r0
    b060:	bl	5878 <ftello64@plt+0x3868>
    b064:	andeq	r8, r1, r0, lsr #21
    b068:	andeq	r5, r0, r8, lsr #16
    b06c:	andeq	r6, r0, r8, lsl r4
    b070:	andeq	r6, r0, r8, ror fp
    b074:	ldr	r3, [pc, #1496]	; b654 <ftello64@plt+0x9644>
    b078:	ldr	r2, [pc, #1496]	; b658 <ftello64@plt+0x9648>
    b07c:	add	r3, pc, r3
    b080:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b084:	sub	sp, sp, #76	; 0x4c
    b088:	ldr	r2, [r3, r2]
    b08c:	subs	fp, r0, #0
    b090:	str	r2, [sp, #4]
    b094:	ldr	r3, [r2]
    b098:	str	r3, [sp, #68]	; 0x44
    b09c:	beq	b284 <ftello64@plt+0x9274>
    b0a0:	ldr	r3, [fp]
    b0a4:	ldr	r2, [r3, #8]
    b0a8:	ldr	r3, [r3, #12]
    b0ac:	cmp	r2, #0
    b0b0:	str	r2, [sp, #8]
    b0b4:	str	r3, [sp, #12]
    b0b8:	beq	b21c <ftello64@plt+0x920c>
    b0bc:	ldr	r3, [pc, #1432]	; b65c <ftello64@plt+0x964c>
    b0c0:	add	r3, pc, r3
    b0c4:	str	r3, [sp, #16]
    b0c8:	ldr	r3, [pc, #1424]	; b660 <ftello64@plt+0x9650>
    b0cc:	add	r3, pc, r3
    b0d0:	str	r3, [sp, #28]
    b0d4:	ldr	r3, [pc, #1416]	; b664 <ftello64@plt+0x9654>
    b0d8:	add	r3, pc, r3
    b0dc:	str	r3, [sp, #20]
    b0e0:	ldr	r3, [pc, #1408]	; b668 <ftello64@plt+0x9658>
    b0e4:	add	r3, pc, r3
    b0e8:	str	r3, [sp, #24]
    b0ec:	ldrb	r3, [fp, #39]	; 0x27
    b0f0:	ands	r2, r3, #4
    b0f4:	bne	b2a0 <ftello64@plt+0x9290>
    b0f8:	tst	r3, #56	; 0x38
    b0fc:	beq	b24c <ftello64@plt+0x923c>
    b100:	mvn	r3, #1
    b104:	str	r2, [sp, #64]	; 0x40
    b108:	str	r3, [sp, #60]	; 0x3c
    b10c:	add	r1, sp, #60	; 0x3c
    b110:	mov	r0, fp
    b114:	bl	769c <ftello64@plt+0x568c>
    b118:	cmn	r0, #1
    b11c:	mov	r5, r0
    b120:	beq	b5c8 <ftello64@plt+0x95b8>
    b124:	ldrb	r6, [fp, #39]	; 0x27
    b128:	ldr	r2, [sp, #16]
    b12c:	and	r3, r6, #3
    b130:	str	r3, [sp, #48]	; 0x30
    b134:	uxtb	r3, r3
    b138:	ands	r8, r6, #4
    b13c:	lsl	r9, r3, #4
    b140:	add	r2, r2, r9
    b144:	ldr	r2, [r2, #72]	; 0x48
    b148:	str	r2, [sp, #36]	; 0x24
    b14c:	mul	r1, r2, r0
    b150:	str	r1, [sp, #44]	; 0x2c
    b154:	bne	b2bc <ftello64@plt+0x92ac>
    b158:	ldr	r1, [sp, #44]	; 0x2c
    b15c:	add	sl, fp, #4
    b160:	add	r2, sl, r1
    b164:	ldr	r1, [sl, r1]
    b168:	cmp	r3, #1
    b16c:	str	r1, [sp, #32]
    b170:	bhi	b608 <ftello64@plt+0x95f8>
    b174:	ldr	r3, [r2, #4]
    b178:	cmp	r8, #0
    b17c:	str	r3, [sp, #40]	; 0x28
    b180:	bne	b614 <ftello64@plt+0x9604>
    b184:	add	sl, fp, #4
    b188:	ldr	r3, [pc, #1244]	; b66c <ftello64@plt+0x965c>
    b18c:	add	r3, pc, r3
    b190:	add	r3, r3, r9
    b194:	ldr	r1, [r3, #80]	; 0x50
    b198:	ldr	r3, [sp, #36]	; 0x24
    b19c:	mla	r7, r3, r1, sl
    b1a0:	ldrb	r3, [r7, r5]
    b1a4:	cmp	r3, #255	; 0xff
    b1a8:	beq	b5d8 <ftello64@plt+0x95c8>
    b1ac:	add	r3, r5, #1
    b1b0:	str	r3, [sp, #52]	; 0x34
    b1b4:	mov	r0, r3
    b1b8:	ldr	r3, [sp, #28]
    b1bc:	add	r9, r3, r9
    b1c0:	bl	10644 <ftello64@plt+0xe634>
    b1c4:	b	b1dc <ftello64@plt+0x91cc>
    b1c8:	cmp	r8, #0
    b1cc:	add	r0, r1, #1
    b1d0:	ldrne	r1, [fp, #28]
    b1d4:	ldreq	r1, [r9, #80]	; 0x50
    b1d8:	bl	10644 <ftello64@plt+0xe634>
    b1dc:	ldrb	r3, [r7, r1]
    b1e0:	cmp	r3, #0
    b1e4:	beq	b2ec <ftello64@plt+0x92dc>
    b1e8:	cmp	r3, #255	; 0xff
    b1ec:	beq	b2ec <ftello64@plt+0x92dc>
    b1f0:	cmp	r5, r1
    b1f4:	bne	b1c8 <ftello64@plt+0x91b8>
    b1f8:	ldr	r3, [pc, #1136]	; b670 <ftello64@plt+0x9660>
    b1fc:	ldr	r1, [pc, #1136]	; b674 <ftello64@plt+0x9664>
    b200:	ldr	r0, [pc, #1136]	; b678 <ftello64@plt+0x9668>
    b204:	add	r3, pc, r3
    b208:	ldr	r2, [pc, #1132]	; b67c <ftello64@plt+0x966c>
    b20c:	add	r3, r3, #1280	; 0x500
    b210:	add	r1, pc, r1
    b214:	add	r0, pc, r0
    b218:	bl	5878 <ftello64@plt+0x3868>
    b21c:	cmp	r3, #0
    b220:	bne	b640 <ftello64@plt+0x9630>
    b224:	cmp	r1, #0
    b228:	bne	b640 <ftello64@plt+0x9630>
    b22c:	ldrb	r3, [fp, #39]	; 0x27
    b230:	tst	r3, #4
    b234:	beq	b24c <ftello64@plt+0x923c>
    b238:	ldr	r0, [fp, #4]
    b23c:	bl	1b00 <free@plt>
    b240:	ldrb	r3, [fp, #39]	; 0x27
    b244:	bic	r3, r3, #4
    b248:	strb	r3, [fp, #39]	; 0x27
    b24c:	ldrb	r3, [fp, #39]	; 0x27
    b250:	mov	r0, fp
    b254:	bic	r3, r3, #56	; 0x38
    b258:	strb	r3, [fp, #39]	; 0x27
    b25c:	bl	7614 <ftello64@plt+0x5604>
    b260:	ldrb	r3, [fp, #39]	; 0x27
    b264:	and	r3, r3, #3
    b268:	cmp	r3, #1
    b26c:	mvneq	r3, #0
    b270:	streq	r3, [fp, #48]	; 0x30
    b274:	streq	r3, [fp, #44]	; 0x2c
    b278:	ldrb	r3, [fp, #39]	; 0x27
    b27c:	orr	r3, r3, #128	; 0x80
    b280:	strb	r3, [fp, #39]	; 0x27
    b284:	ldr	r3, [sp, #4]
    b288:	ldr	r2, [sp, #68]	; 0x44
    b28c:	ldr	r3, [r3]
    b290:	cmp	r2, r3
    b294:	bne	b604 <ftello64@plt+0x95f4>
    b298:	add	sp, sp, #76	; 0x4c
    b29c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b2a0:	ldr	r3, [fp, #24]
    b2a4:	cmp	r3, #0
    b2a8:	beq	b238 <ftello64@plt+0x9228>
    b2ac:	mvn	r2, #1
    b2b0:	mov	r3, #0
    b2b4:	strd	r2, [sp, #60]	; 0x3c
    b2b8:	b	b10c <ftello64@plt+0x90fc>
    b2bc:	ldr	sl, [fp, #4]
    b2c0:	cmp	r3, #1
    b2c4:	add	r2, sl, r1
    b2c8:	ldr	r1, [sl, r1]
    b2cc:	str	r1, [sp, #32]
    b2d0:	bls	b174 <ftello64@plt+0x9164>
    b2d4:	cmp	r3, #2
    b2d8:	bne	b610 <ftello64@plt+0x9600>
    b2dc:	ldr	r3, [sp, #32]
    b2e0:	str	r3, [sp, #40]	; 0x28
    b2e4:	ldr	r1, [fp, #28]
    b2e8:	b	b198 <ftello64@plt+0x9188>
    b2ec:	ldr	r3, [sp, #48]	; 0x30
    b2f0:	mov	r4, r1
    b2f4:	cmp	r3, #1
    b2f8:	beq	b558 <ftello64@plt+0x9548>
    b2fc:	cmp	r8, #0
    b300:	beq	b40c <ftello64@plt+0x93fc>
    b304:	ldr	r0, [sp, #52]	; 0x34
    b308:	ldr	r1, [fp, #28]
    b30c:	bl	10644 <ftello64@plt+0xe634>
    b310:	cmp	r4, r1
    b314:	mov	r8, r1
    b318:	beq	b624 <ftello64@plt+0x9614>
    b31c:	ldr	sl, [pc, #860]	; b680 <ftello64@plt+0x9670>
    b320:	add	sl, pc, sl
    b324:	b	b378 <ftello64@plt+0x9368>
    b328:	and	r3, r3, #3
    b32c:	ldr	r1, [fp, #4]
    b330:	add	r3, sl, r3, lsl #4
    b334:	ldr	r2, [fp, #28]
    b338:	ldr	r0, [r3, #72]	; 0x48
    b33c:	mla	r3, r0, r2, r1
    b340:	add	r0, r8, #1
    b344:	strb	r6, [r3, r5]
    b348:	ldrb	r9, [fp, #39]	; 0x27
    b34c:	mov	r5, r8
    b350:	ands	r6, r9, #4
    b354:	andeq	r2, r9, #3
    b358:	ldreq	r3, [sp, #24]
    b35c:	ldrne	r1, [fp, #28]
    b360:	addeq	r2, r3, r2, lsl #4
    b364:	ldreq	r1, [r2, #80]	; 0x50
    b368:	bl	10644 <ftello64@plt+0xe634>
    b36c:	cmp	r4, r1
    b370:	beq	b468 <ftello64@plt+0x9458>
    b374:	mov	r8, r1
    b378:	ldrb	r0, [r7, r8]
    b37c:	cmp	r0, #255	; 0xff
    b380:	beq	b3e0 <ftello64@plt+0x93d0>
    b384:	cmp	r0, #252	; 0xfc
    b388:	bhi	b548 <ftello64@plt+0x9538>
    b38c:	cmp	r0, #0
    b390:	beq	b3e8 <ftello64@plt+0x93d8>
    b394:	sub	r6, r0, #1
    b398:	cmp	r6, #253	; 0xfd
    b39c:	movcs	r6, #253	; 0xfd
    b3a0:	uxtb	r6, r6
    b3a4:	mov	r3, r5
    b3a8:	mov	r2, r8
    b3ac:	mov	r1, #0
    b3b0:	mov	r0, fp
    b3b4:	bl	af6c <ftello64@plt+0x8f5c>
    b3b8:	ldrb	r3, [fp, #39]	; 0x27
    b3bc:	tst	r3, #4
    b3c0:	bne	b328 <ftello64@plt+0x9318>
    b3c4:	ldr	r2, [sp, #20]
    b3c8:	and	r3, r3, #3
    b3cc:	add	r1, fp, #4
    b3d0:	add	r3, r2, r3, lsl #4
    b3d4:	ldr	r0, [r3, #72]	; 0x48
    b3d8:	ldr	r2, [r3, #80]	; 0x50
    b3dc:	b	b33c <ftello64@plt+0x932c>
    b3e0:	mov	r6, #253	; 0xfd
    b3e4:	b	b3a4 <ftello64@plt+0x9394>
    b3e8:	ldr	r3, [pc, #660]	; b684 <ftello64@plt+0x9674>
    b3ec:	ldr	r1, [pc, #660]	; b688 <ftello64@plt+0x9678>
    b3f0:	ldr	r0, [pc, #660]	; b68c <ftello64@plt+0x967c>
    b3f4:	add	r3, pc, r3
    b3f8:	ldr	r2, [pc, #656]	; b690 <ftello64@plt+0x9680>
    b3fc:	add	r3, r3, #1280	; 0x500
    b400:	add	r1, pc, r1
    b404:	add	r0, pc, r0
    b408:	bl	5878 <ftello64@plt+0x3868>
    b40c:	ldr	r9, [pc, #640]	; b694 <ftello64@plt+0x9684>
    b410:	and	r3, r6, #3
    b414:	add	r9, pc, r9
    b418:	add	r9, r9, r3, lsl #4
    b41c:	ldr	r0, [sp, #52]	; 0x34
    b420:	ldr	r1, [r9, #80]	; 0x50
    b424:	bl	10644 <ftello64@plt+0xe634>
    b428:	cmp	r4, r1
    b42c:	mov	r8, r1
    b430:	bne	b31c <ftello64@plt+0x930c>
    b434:	ldr	r2, [r9, #72]	; 0x48
    b438:	mov	r8, r5
    b43c:	add	sl, fp, #4
    b440:	cmp	r2, #0
    b444:	mov	r0, sl
    b448:	bne	b61c <ftello64@plt+0x960c>
    b44c:	ldr	r2, [pc, #580]	; b698 <ftello64@plt+0x9688>
    b450:	and	r6, r6, #3
    b454:	add	r2, pc, r2
    b458:	add	r6, r2, r6, lsl #4
    b45c:	ldr	r2, [r6, #72]	; 0x48
    b460:	ldr	r3, [r6, #80]	; 0x50
    b464:	b	b4d8 <ftello64@plt+0x94c8>
    b468:	mov	r3, r9
    b46c:	mov	r9, r6
    b470:	mov	r6, r3
    b474:	ldr	r3, [pc, #544]	; b69c <ftello64@plt+0x968c>
    b478:	and	r1, r6, #3
    b47c:	add	r3, pc, r3
    b480:	mov	r2, r3
    b484:	add	r3, r2, r1, lsl #4
    b488:	cmp	r9, #0
    b48c:	ldr	r2, [r3, #72]	; 0x48
    b490:	beq	b43c <ftello64@plt+0x942c>
    b494:	cmp	r2, #0
    b498:	ldr	r0, [fp, #4]
    b49c:	beq	b4c0 <ftello64@plt+0x94b0>
    b4a0:	mla	r0, r8, r2, r0
    b4a4:	mov	r1, #0
    b4a8:	bl	1e18 <memset@plt>
    b4ac:	ldrb	r6, [fp, #39]	; 0x27
    b4b0:	tst	r6, #4
    b4b4:	addeq	r0, fp, #4
    b4b8:	beq	b44c <ftello64@plt+0x943c>
    b4bc:	ldr	r0, [fp, #4]
    b4c0:	and	r2, r6, #3
    b4c4:	ldr	r6, [pc, #468]	; b6a0 <ftello64@plt+0x9690>
    b4c8:	ldr	r3, [fp, #28]
    b4cc:	add	r6, pc, r6
    b4d0:	add	r6, r6, r2, lsl #4
    b4d4:	ldr	r2, [r6, #72]	; 0x48
    b4d8:	mla	r3, r2, r3, r0
    b4dc:	mvn	r2, #0
    b4e0:	strb	r2, [r3, r8]
    b4e4:	ldrb	r3, [fp, #39]	; 0x27
    b4e8:	tst	r3, #4
    b4ec:	lsreq	r2, r3, #3
    b4f0:	addeq	r2, r2, #7
    b4f4:	ldrne	r3, [fp, #24]
    b4f8:	andeq	r2, r2, #7
    b4fc:	biceq	r3, r3, #56	; 0x38
    b500:	addne	r3, r3, r2
    b504:	orreq	r3, r3, r2, lsl #3
    b508:	strbeq	r3, [fp, #39]	; 0x27
    b50c:	strne	r3, [fp, #24]
    b510:	ldrb	r3, [fp, #39]	; 0x27
    b514:	orr	r3, r3, #128	; 0x80
    b518:	strb	r3, [fp, #39]	; 0x27
    b51c:	ldr	r3, [sp, #8]
    b520:	cmp	r3, #0
    b524:	beq	b530 <ftello64@plt+0x9520>
    b528:	ldr	r0, [sp, #32]
    b52c:	blx	r3
    b530:	ldr	r3, [sp, #12]
    b534:	cmp	r3, #0
    b538:	beq	b0ec <ftello64@plt+0x90dc>
    b53c:	ldr	r0, [sp, #40]	; 0x28
    b540:	blx	r3
    b544:	b	b0ec <ftello64@plt+0x90dc>
    b548:	mov	r1, r8
    b54c:	mov	r0, fp
    b550:	bl	7d60 <ftello64@plt+0x5d50>
    b554:	b	b38c <ftello64@plt+0x937c>
    b558:	ldr	r3, [sp, #44]	; 0x2c
    b55c:	add	r3, sl, r3
    b560:	ldr	r2, [r3, #8]
    b564:	ldr	r1, [r3, #12]
    b568:	cmn	r2, #1
    b56c:	streq	r1, [fp, #48]	; 0x30
    b570:	ldrne	r0, [sp, #36]	; 0x24
    b574:	mlane	sl, r0, r2, sl
    b578:	strne	r1, [sl, #12]
    b57c:	ldrbne	r6, [fp, #39]	; 0x27
    b580:	ldr	r2, [r3, #12]
    b584:	ldr	r1, [r3, #8]
    b588:	andne	r8, r6, #4
    b58c:	cmn	r2, #1
    b590:	beq	b5fc <ftello64@plt+0x95ec>
    b594:	ldr	r3, [pc, #264]	; b6a4 <ftello64@plt+0x9694>
    b598:	and	r6, r6, #3
    b59c:	add	r3, pc, r3
    b5a0:	add	r6, r3, r6, lsl #4
    b5a4:	cmp	r8, #0
    b5a8:	ldr	r3, [r6, #72]	; 0x48
    b5ac:	ldrne	r0, [fp, #4]
    b5b0:	addeq	r0, fp, #4
    b5b4:	mla	r2, r3, r2, r0
    b5b8:	str	r1, [r2, #8]
    b5bc:	ldrb	r6, [fp, #39]	; 0x27
    b5c0:	and	r8, r6, #4
    b5c4:	b	b2fc <ftello64@plt+0x92ec>
    b5c8:	mov	r3, #0
    b5cc:	str	r3, [sp, #32]
    b5d0:	str	r3, [sp, #40]	; 0x28
    b5d4:	b	b51c <ftello64@plt+0x950c>
    b5d8:	ldr	r3, [pc, #200]	; b6a8 <ftello64@plt+0x9698>
    b5dc:	ldr	r1, [pc, #200]	; b6ac <ftello64@plt+0x969c>
    b5e0:	ldr	r0, [pc, #200]	; b6b0 <ftello64@plt+0x96a0>
    b5e4:	add	r3, pc, r3
    b5e8:	mov	r2, #524	; 0x20c
    b5ec:	add	r3, r3, #1280	; 0x500
    b5f0:	add	r1, pc, r1
    b5f4:	add	r0, pc, r0
    b5f8:	bl	5878 <ftello64@plt+0x3868>
    b5fc:	str	r1, [fp, #44]	; 0x2c
    b600:	b	b2fc <ftello64@plt+0x92ec>
    b604:	bl	1b9c <__stack_chk_fail@plt>
    b608:	cmp	r3, #2
    b60c:	beq	b648 <ftello64@plt+0x9638>
    b610:	bl	aea8 <ftello64@plt+0x8e98>
    b614:	ldr	sl, [fp, #4]
    b618:	b	b2e4 <ftello64@plt+0x92d4>
    b61c:	mla	r0, r8, r2, sl
    b620:	b	b4a4 <ftello64@plt+0x9494>
    b624:	ldr	r3, [pc, #136]	; b6b4 <ftello64@plt+0x96a4>
    b628:	and	r2, r6, #3
    b62c:	add	r3, pc, r3
    b630:	add	r3, r3, r2, lsl #4
    b634:	mov	r8, r5
    b638:	ldr	r2, [r3, #72]	; 0x48
    b63c:	b	b494 <ftello64@plt+0x9484>
    b640:	str	r1, [sp, #8]
    b644:	b	b0bc <ftello64@plt+0x90ac>
    b648:	ldr	r3, [sp, #32]
    b64c:	str	r3, [sp, #40]	; 0x28
    b650:	b	b188 <ftello64@plt+0x9178>
    b654:	andeq	r8, r1, ip, lsr #26
    b658:	andeq	r0, r0, r8, lsl r2
    b65c:	muleq	r1, r0, r9
    b660:	andeq	r8, r1, r4, lsl #19
    b664:	andeq	r8, r1, r8, ror r9
    b668:	andeq	r8, r1, ip, ror #18
    b66c:	andeq	r8, r1, r4, asr #17
    b670:	andeq	r5, r0, r8, ror #12
    b674:	andeq	r6, r0, r0, ror #4
    b678:	andeq	r6, r0, r8, ror #19
    b67c:	andeq	r0, r0, sp, lsl r2
    b680:	andeq	r8, r1, r0, lsr r7
    b684:	andeq	r5, r0, r8, ror r4
    b688:	andeq	r6, r0, r0, ror r0
    b68c:	andeq	r6, r0, r8, lsl #16
    b690:	andeq	r0, r0, r3, lsr r2
    b694:	andeq	r8, r1, ip, lsr r6
    b698:	strdeq	r8, [r1], -ip
    b69c:	ldrdeq	r8, [r1], -r4
    b6a0:	andeq	r8, r1, r4, lsl #11
    b6a4:			; <UNDEFINED> instruction: 0x000184b4
    b6a8:	andeq	r5, r0, r8, lsl #5
    b6ac:	andeq	r5, r0, r0, lsl #29
    b6b0:	andeq	r6, r0, ip, ror #11
    b6b4:	andeq	r8, r1, r4, lsr #8
    b6b8:	push	{r4, lr}
    b6bc:	subs	r4, r0, #0
    b6c0:	beq	b714 <ftello64@plt+0x9704>
    b6c4:	bl	b074 <ftello64@plt+0x9064>
    b6c8:	ldrb	r3, [r4, #39]	; 0x27
    b6cc:	tst	r3, #4
    b6d0:	bne	b754 <ftello64@plt+0x9744>
    b6d4:	tst	r3, #56	; 0x38
    b6d8:	bne	b72c <ftello64@plt+0x971c>
    b6dc:	tst	r3, #64	; 0x40
    b6e0:	beq	b71c <ftello64@plt+0x970c>
    b6e4:	bl	49fc <ftello64@plt+0x29ec>
    b6e8:	cmp	r0, #0
    b6ec:	beq	b77c <ftello64@plt+0x976c>
    b6f0:	ldrb	r2, [r4, #39]	; 0x27
    b6f4:	ldr	r3, [pc, #168]	; b7a4 <ftello64@plt+0x9794>
    b6f8:	and	r2, r2, #3
    b6fc:	add	r3, pc, r3
    b700:	add	r3, r3, r2, lsl #4
    b704:	ldr	r3, [r3, #76]	; 0x4c
    b708:	ldr	r2, [r3, #4]
    b70c:	str	r2, [r4]
    b710:	str	r4, [r3, #4]
    b714:	mov	r0, #0
    b718:	pop	{r4, pc}
    b71c:	mov	r0, r4
    b720:	bl	1b00 <free@plt>
    b724:	mov	r0, #0
    b728:	pop	{r4, pc}
    b72c:	ldr	r3, [pc, #116]	; b7a8 <ftello64@plt+0x9798>
    b730:	ldr	r1, [pc, #116]	; b7ac <ftello64@plt+0x979c>
    b734:	add	r3, pc, r3
    b738:	ldr	r0, [pc, #112]	; b7b0 <ftello64@plt+0x97a0>
    b73c:	add	r3, r3, #1296	; 0x510
    b740:	ldr	r2, [pc, #108]	; b7b4 <ftello64@plt+0x97a4>
    b744:	add	r3, r3, #4
    b748:	add	r1, pc, r1
    b74c:	add	r0, pc, r0
    b750:	bl	5878 <ftello64@plt+0x3868>
    b754:	ldr	r3, [pc, #92]	; b7b8 <ftello64@plt+0x97a8>
    b758:	ldr	r1, [pc, #92]	; b7bc <ftello64@plt+0x97ac>
    b75c:	add	r3, pc, r3
    b760:	ldr	r0, [pc, #88]	; b7c0 <ftello64@plt+0x97b0>
    b764:	add	r3, r3, #1296	; 0x510
    b768:	ldr	r2, [pc, #84]	; b7c4 <ftello64@plt+0x97b4>
    b76c:	add	r3, r3, #4
    b770:	add	r1, pc, r1
    b774:	add	r0, pc, r0
    b778:	bl	5878 <ftello64@plt+0x3868>
    b77c:	ldr	r3, [pc, #68]	; b7c8 <ftello64@plt+0x97b8>
    b780:	ldr	r1, [pc, #68]	; b7cc <ftello64@plt+0x97bc>
    b784:	add	r3, pc, r3
    b788:	ldr	r0, [pc, #64]	; b7d0 <ftello64@plt+0x97c0>
    b78c:	add	r3, r3, #1296	; 0x510
    b790:	ldr	r2, [pc, #60]	; b7d4 <ftello64@plt+0x97c4>
    b794:	add	r3, r3, #4
    b798:	add	r1, pc, r1
    b79c:	add	r0, pc, r0
    b7a0:	bl	5878 <ftello64@plt+0x3868>
    b7a4:	andeq	r8, r1, r4, asr r3
    b7a8:	andeq	r5, r0, r8, lsr r1
    b7ac:	andeq	r5, r0, r8, lsr #26
    b7b0:	andeq	r6, r0, ip, asr #9
    b7b4:	andeq	r0, r0, r3, asr r3
    b7b8:	andeq	r5, r0, r0, lsl r1
    b7bc:	andeq	r5, r0, r0, lsl #26
    b7c0:	andeq	r5, r0, r4, lsl sp
    b7c4:	andeq	r0, r0, r2, asr r3
    b7c8:	andeq	r5, r0, r8, ror #1
    b7cc:	ldrdeq	r5, [r0], -r8
    b7d0:	muleq	r0, r8, r4
    b7d4:	andeq	r0, r0, sp, asr r3
    b7d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b7dc:	mov	r7, r0
    b7e0:	ldr	r0, [pc, #564]	; ba1c <ftello64@plt+0x9a0c>
    b7e4:	ldrb	sl, [r7, #39]	; 0x27
    b7e8:	mov	r8, r2
    b7ec:	add	r0, pc, r0
    b7f0:	and	r2, sl, #3
    b7f4:	tst	sl, #4
    b7f8:	add	r2, r0, r2, lsl #4
    b7fc:	mov	r4, r1
    b800:	ldreq	r9, [r2, #80]	; 0x50
    b804:	ldr	r1, [r2, #72]	; 0x48
    b808:	ldrne	r9, [r7, #28]
    b80c:	ldr	r3, [pc, #524]	; ba20 <ftello64@plt+0x9a10>
    b810:	sub	sp, sp, #12
    b814:	ldrne	r2, [r7, #4]
    b818:	ldr	fp, [pc, #516]	; ba24 <ftello64@plt+0x9a14>
    b81c:	addeq	r2, r7, #4
    b820:	add	r3, pc, r3
    b824:	mla	r9, r1, r9, r2
    b828:	add	fp, pc, fp
    b82c:	str	r3, [sp, #4]
    b830:	mov	r6, #0
    b834:	b	b8f4 <ftello64@plt+0x98e4>
    b838:	cmp	r5, #253	; 0xfd
    b83c:	beq	b9c8 <ftello64@plt+0x99b8>
    b840:	cmp	r6, r5
    b844:	movls	r5, r6
    b848:	bls	b8cc <ftello64@plt+0x98bc>
    b84c:	cmn	r6, #1
    b850:	moveq	r6, #255	; 0xff
    b854:	beq	b864 <ftello64@plt+0x9854>
    b858:	cmp	r6, #253	; 0xfd
    b85c:	movcs	r6, #253	; 0xfd
    b860:	uxtb	r6, r6
    b864:	and	r2, sl, #3
    b868:	tst	sl, #4
    b86c:	add	r3, fp, r2, lsl #4
    b870:	ldrne	r1, [r7, #28]
    b874:	ldr	r2, [r3, #72]	; 0x48
    b878:	ldreq	r1, [r3, #80]	; 0x50
    b87c:	ldrne	r3, [r7, #4]
    b880:	addeq	r3, r7, #4
    b884:	mla	r1, r2, r1, r3
    b888:	mov	r0, r7
    b88c:	mvn	r3, #2
    b890:	mov	r2, r4
    b894:	strb	r6, [r1, r4]
    b898:	mov	r1, r8
    b89c:	bl	af6c <ftello64@plt+0x8f5c>
    b8a0:	mov	r3, r4
    b8a4:	mvn	r2, #3
    b8a8:	mov	r1, r8
    b8ac:	mov	r0, r7
    b8b0:	bl	af6c <ftello64@plt+0x8f5c>
    b8b4:	mvn	r3, #3
    b8b8:	mvn	r2, #2
    b8bc:	mov	r1, r8
    b8c0:	mov	r0, r7
    b8c4:	bl	af6c <ftello64@plt+0x8f5c>
    b8c8:	ldrb	sl, [r7, #39]	; 0x27
    b8cc:	tst	sl, #4
    b8d0:	andeq	r2, sl, #3
    b8d4:	ldreq	r3, [sp, #4]
    b8d8:	add	r0, r4, #1
    b8dc:	addeq	r2, r3, r2, lsl #4
    b8e0:	ldrne	r1, [r7, #28]
    b8e4:	ldreq	r1, [r2, #80]	; 0x50
    b8e8:	bl	10644 <ftello64@plt+0xe634>
    b8ec:	add	r6, r5, #1
    b8f0:	mov	r4, r1
    b8f4:	ldrb	r5, [r9, r4]
    b8f8:	cmp	r5, #254	; 0xfe
    b8fc:	bcc	b838 <ftello64@plt+0x9828>
    b900:	beq	b9e0 <ftello64@plt+0x99d0>
    b904:	tst	sl, #4
    b908:	beq	b950 <ftello64@plt+0x9940>
    b90c:	ldr	r2, [r7, #32]
    b910:	cmp	r2, r4
    b914:	bls	b9b8 <ftello64@plt+0x99a8>
    b918:	cmn	r6, #1
    b91c:	str	r4, [r7, #32]
    b920:	beq	b9c0 <ftello64@plt+0x99b0>
    b924:	cmp	r6, #253	; 0xfd
    b928:	movcs	r6, #253	; 0xfd
    b92c:	uxtb	r6, r6
    b930:	ldr	r3, [pc, #240]	; ba28 <ftello64@plt+0x9a18>
    b934:	and	r1, sl, #3
    b938:	add	r3, pc, r3
    b93c:	add	r3, r3, r1, lsl #4
    b940:	ldr	r2, [r7, #4]
    b944:	ldr	r1, [r7, #28]
    b948:	ldr	r0, [r3, #72]	; 0x48
    b94c:	b	b978 <ftello64@plt+0x9968>
    b950:	cmn	r6, #1
    b954:	moveq	r6, #255	; 0xff
    b958:	bne	b9a8 <ftello64@plt+0x9998>
    b95c:	ldr	r3, [pc, #200]	; ba2c <ftello64@plt+0x9a1c>
    b960:	and	r1, sl, #3
    b964:	add	r3, pc, r3
    b968:	add	r3, r3, r1, lsl #4
    b96c:	add	r2, r7, #4
    b970:	ldr	r0, [r3, #72]	; 0x48
    b974:	ldr	r1, [r3, #80]	; 0x50
    b978:	mla	r1, r0, r1, r2
    b97c:	mov	r3, r4
    b980:	mov	r0, r7
    b984:	strb	r6, [r1, r4]
    b988:	mvn	r2, #3
    b98c:	mov	r1, r8
    b990:	bl	af6c <ftello64@plt+0x8f5c>
    b994:	cmp	r5, #254	; 0xfe
    b998:	movne	r0, #0
    b99c:	beq	b9fc <ftello64@plt+0x99ec>
    b9a0:	add	sp, sp, #12
    b9a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b9a8:	cmp	r6, #253	; 0xfd
    b9ac:	movcs	r6, #253	; 0xfd
    b9b0:	uxtb	r6, r6
    b9b4:	b	b95c <ftello64@plt+0x994c>
    b9b8:	cmn	r6, #1
    b9bc:	bne	b924 <ftello64@plt+0x9914>
    b9c0:	mov	r6, #255	; 0xff
    b9c4:	b	b930 <ftello64@plt+0x9920>
    b9c8:	mov	r1, r4
    b9cc:	mov	r0, r7
    b9d0:	bl	7d60 <ftello64@plt+0x5d50>
    b9d4:	ldrb	sl, [r7, #39]	; 0x27
    b9d8:	mov	r5, r0
    b9dc:	b	b840 <ftello64@plt+0x9830>
    b9e0:	mvn	r3, #2
    b9e4:	mov	r2, r4
    b9e8:	mov	r1, r8
    b9ec:	mov	r0, r7
    b9f0:	bl	af6c <ftello64@plt+0x8f5c>
    b9f4:	ldrb	sl, [r7, #39]	; 0x27
    b9f8:	b	b904 <ftello64@plt+0x98f4>
    b9fc:	mov	r0, r7
    ba00:	mov	r1, r8
    ba04:	mvn	r3, #3
    ba08:	mvn	r2, #2
    ba0c:	bl	af6c <ftello64@plt+0x8f5c>
    ba10:	mov	r0, #1
    ba14:	add	sp, sp, #12
    ba18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ba1c:	andeq	r8, r1, r4, ror #4
    ba20:	andeq	r8, r1, r0, lsr r2
    ba24:	andeq	r8, r1, r8, lsr #4
    ba28:	andeq	r8, r1, r8, lsl r1
    ba2c:	andeq	r8, r1, ip, ror #1
    ba30:	ldr	r3, [pc, #1740]	; c104 <ftello64@plt+0xa0f4>
    ba34:	ldr	ip, [pc, #1740]	; c108 <ftello64@plt+0xa0f8>
    ba38:	add	r3, pc, r3
    ba3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ba40:	mov	r4, r0
    ba44:	sub	sp, sp, #60	; 0x3c
    ba48:	mov	r0, r3
    ba4c:	ldr	r3, [r3, ip]
    ba50:	mov	r6, r2
    ba54:	mov	ip, r3
    ba58:	str	r3, [sp]
    ba5c:	ldrb	r3, [r4, #39]	; 0x27
    ba60:	ldr	r2, [ip]
    ba64:	ands	r0, r3, #4
    ba68:	str	r2, [sp, #52]	; 0x34
    ba6c:	beq	bbe0 <ftello64@plt+0x9bd0>
    ba70:	ldr	r5, [r4, #28]
    ba74:	cmp	r5, r1
    ba78:	bls	bc04 <ftello64@plt+0x9bf4>
    ba7c:	ldr	r2, [r4, #24]
    ba80:	and	ip, r3, #3
    ba84:	adds	r2, r2, #1
    ba88:	beq	bc58 <ftello64@plt+0x9c48>
    ba8c:	tst	r3, #4
    ba90:	beq	bc2c <ftello64@plt+0x9c1c>
    ba94:	lsr	lr, r2, #2
    ba98:	adds	r2, r2, lr
    ba9c:	bcs	bc58 <ftello64@plt+0x9c48>
    baa0:	ldr	lr, [pc, #1636]	; c10c <ftello64@plt+0xa0fc>
    baa4:	add	lr, pc, lr
    baa8:	add	ip, lr, ip, lsl #4
    baac:	ldr	r9, [ip, #72]	; 0x48
    bab0:	add	r8, r9, #1
    bab4:	umull	sl, fp, r2, r8
    bab8:	adds	r7, fp, #0
    babc:	movne	r7, #1
    bac0:	cmp	r7, #0
    bac4:	bne	bc58 <ftello64@plt+0x9c48>
    bac8:	cmp	r5, r2
    bacc:	bcc	bc88 <ftello64@plt+0x9c78>
    bad0:	cmp	r0, #0
    bad4:	bne	bc4c <ftello64@plt+0x9c3c>
    bad8:	ldr	ip, [pc, #1584]	; c110 <ftello64@plt+0xa100>
    badc:	and	r0, r3, #3
    bae0:	add	ip, pc, ip
    bae4:	add	r0, ip, r0, lsl #4
    bae8:	lsr	r2, r3, #3
    baec:	ldr	r0, [r0, #80]	; 0x50
    baf0:	and	r2, r2, #7
    baf4:	cmp	r0, r2
    baf8:	bls	bc60 <ftello64@plt+0x9c50>
    bafc:	and	r3, r3, #3
    bb00:	cmp	r3, #1
    bb04:	bne	bb74 <ftello64@plt+0x9b64>
    bb08:	mvn	r3, #0
    bb0c:	str	r3, [r6, #8]
    bb10:	ldr	r3, [r4, #48]	; 0x30
    bb14:	str	r3, [r6, #12]
    bb18:	ldr	r2, [r4, #48]	; 0x30
    bb1c:	cmn	r2, #1
    bb20:	beq	bb60 <ftello64@plt+0x9b50>
    bb24:	ldrb	r3, [r4, #39]	; 0x27
    bb28:	tst	r3, #4
    bb2c:	and	ip, r3, #3
    bb30:	ldr	r3, [pc, #1500]	; c114 <ftello64@plt+0xa104>
    bb34:	ldrne	r0, [r4, #4]
    bb38:	add	r3, pc, r3
    bb3c:	add	r3, r3, ip, lsl #4
    bb40:	addeq	r0, r4, #4
    bb44:	ldr	r3, [r3, #72]	; 0x48
    bb48:	mla	r2, r3, r2, r0
    bb4c:	ldr	r3, [r2, #8]
    bb50:	cmn	r3, #1
    bb54:	mvneq	r3, #3
    bb58:	streq	r3, [r2, #8]
    bb5c:	bne	bdd8 <ftello64@plt+0x9dc8>
    bb60:	ldr	r2, [r4, #44]	; 0x2c
    bb64:	mvn	r3, #3
    bb68:	cmn	r2, #1
    bb6c:	str	r3, [r4, #48]	; 0x30
    bb70:	streq	r3, [r4, #44]	; 0x2c
    bb74:	mov	r2, r6
    bb78:	mov	r0, r4
    bb7c:	bl	b7d8 <ftello64@plt+0x97c8>
    bb80:	cmp	r0, #0
    bb84:	bne	be00 <ftello64@plt+0x9df0>
    bb88:	ldrb	r3, [r4, #39]	; 0x27
    bb8c:	mov	r0, #1
    bb90:	tst	r3, #4
    bb94:	lsreq	r2, r3, #3
    bb98:	addeq	r2, r2, #1
    bb9c:	ldrne	r3, [r4, #24]
    bba0:	andeq	r2, r2, #7
    bba4:	biceq	r3, r3, #56	; 0x38
    bba8:	addne	r3, r3, #1
    bbac:	orreq	r3, r3, r2, lsl #3
    bbb0:	strbeq	r3, [r4, #39]	; 0x27
    bbb4:	strne	r3, [r4, #24]
    bbb8:	ldrb	r3, [r4, #39]	; 0x27
    bbbc:	orr	r3, r3, #128	; 0x80
    bbc0:	strb	r3, [r4, #39]	; 0x27
    bbc4:	ldr	r3, [sp]
    bbc8:	ldr	r2, [sp, #52]	; 0x34
    bbcc:	ldr	r3, [r3]
    bbd0:	cmp	r2, r3
    bbd4:	bne	c0e4 <ftello64@plt+0xa0d4>
    bbd8:	add	sp, sp, #60	; 0x3c
    bbdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bbe0:	ldr	r2, [pc, #1328]	; c118 <ftello64@plt+0xa108>
    bbe4:	and	ip, r3, #3
    bbe8:	add	r2, pc, r2
    bbec:	add	r2, r2, ip, lsl #4
    bbf0:	ldr	r5, [r2, #80]	; 0x50
    bbf4:	cmp	r5, r1
    bbf8:	lsrhi	r2, r3, #3
    bbfc:	andhi	r2, r2, #7
    bc00:	bhi	ba84 <ftello64@plt+0x9a74>
    bc04:	ldr	r3, [pc, #1296]	; c11c <ftello64@plt+0xa10c>
    bc08:	ldr	r1, [pc, #1296]	; c120 <ftello64@plt+0xa110>
    bc0c:	add	r3, pc, r3
    bc10:	ldr	r0, [pc, #1292]	; c124 <ftello64@plt+0xa114>
    bc14:	add	r3, r3, #1312	; 0x520
    bc18:	ldr	r2, [pc, #1288]	; c128 <ftello64@plt+0xa118>
    bc1c:	add	r3, r3, #12
    bc20:	add	r1, pc, r1
    bc24:	add	r0, pc, r0
    bc28:	bl	5878 <ftello64@plt+0x3868>
    bc2c:	ldr	lr, [pc, #1272]	; c12c <ftello64@plt+0xa11c>
    bc30:	add	lr, pc, lr
    bc34:	add	lr, lr, ip, lsl #4
    bc38:	ldr	lr, [lr, #80]	; 0x50
    bc3c:	cmp	lr, r2
    bc40:	bcc	ba94 <ftello64@plt+0x9a84>
    bc44:	cmp	r0, #0
    bc48:	beq	bad8 <ftello64@plt+0x9ac8>
    bc4c:	ldr	r2, [r4, #24]
    bc50:	ldr	r0, [r4, #28]
    bc54:	b	baf4 <ftello64@plt+0x9ae4>
    bc58:	mvn	r0, #11
    bc5c:	b	bbc4 <ftello64@plt+0x9bb4>
    bc60:	ldr	r3, [pc, #1224]	; c130 <ftello64@plt+0xa120>
    bc64:	ldr	r1, [pc, #1224]	; c134 <ftello64@plt+0xa124>
    bc68:	add	r3, pc, r3
    bc6c:	ldr	r0, [pc, #1220]	; c138 <ftello64@plt+0xa128>
    bc70:	add	r3, r3, #1312	; 0x520
    bc74:	ldr	r2, [pc, #1216]	; c13c <ftello64@plt+0xa12c>
    bc78:	add	r3, r3, #12
    bc7c:	add	r1, pc, r1
    bc80:	add	r0, pc, r0
    bc84:	bl	5878 <ftello64@plt+0x3868>
    bc88:	mul	r2, r2, r8
    bc8c:	cmp	r2, #70	; 0x46
    bc90:	movcc	r2, #70	; 0x46
    bc94:	cmp	r0, #0
    bc98:	sub	r2, r2, #1
    bc9c:	moveq	r0, r7
    bca0:	clz	r2, r2
    bca4:	rsb	r2, r2, #32
    bca8:	ldrne	r0, [r4, #4]
    bcac:	mov	sl, #1
    bcb0:	lsl	sl, sl, r2
    bcb4:	mov	r1, sl
    bcb8:	bl	1bf0 <realloc@plt>
    bcbc:	subs	fp, r0, #0
    bcc0:	beq	bc58 <ftello64@plt+0x9c48>
    bcc4:	ldrb	r3, [r4, #39]	; 0x27
    bcc8:	lsr	r3, r3, #2
    bccc:	ands	r3, r3, #1
    bcd0:	beq	c034 <ftello64@plt+0xa024>
    bcd4:	ldr	r3, [pc, #1124]	; c140 <ftello64@plt+0xa130>
    bcd8:	add	r3, pc, r3
    bcdc:	add	r0, r3, #2096	; 0x830
    bce0:	add	r0, r0, #4
    bce4:	str	r3, [sp, #4]
    bce8:	bl	82d4 <ftello64@plt+0x62c4>
    bcec:	ldr	r3, [sp, #4]
    bcf0:	mov	r2, #1
    bcf4:	strb	r2, [r3, #2096]	; 0x830
    bcf8:	ldr	ip, [pc, #1092]	; c144 <ftello64@plt+0xa134>
    bcfc:	add	ip, pc, ip
    bd00:	add	ip, ip, #2096	; 0x830
    bd04:	add	ip, ip, #4
    bd08:	ldm	ip!, {r0, r1, r2, r3}
    bd0c:	str	fp, [r4, #4]
    bd10:	str	r3, [r4, #20]
    bd14:	ldrb	r3, [r4, #39]	; 0x27
    bd18:	str	r0, [r4, #8]
    bd1c:	str	r1, [r4, #12]
    bd20:	orr	r3, r3, #4
    bd24:	str	r2, [r4, #16]
    bd28:	strb	r3, [r4, #39]	; 0x27
    bd2c:	mov	r0, sl
    bd30:	mov	r1, r8
    bd34:	bl	10458 <ftello64@plt+0xe448>
    bd38:	ldrb	r3, [r4, #39]	; 0x27
    bd3c:	mul	r2, r9, r5
    bd40:	tst	r3, #4
    bd44:	and	r3, r3, #3
    bd48:	str	r0, [r4, #28]
    bd4c:	bne	be28 <ftello64@plt+0x9e18>
    bd50:	ldr	r1, [pc, #1008]	; c148 <ftello64@plt+0xa138>
    bd54:	add	r0, r4, #4
    bd58:	add	r1, pc, r1
    bd5c:	add	r3, r1, r3, lsl #4
    bd60:	cmp	r5, #0
    bd64:	ldr	r1, [r3, #72]	; 0x48
    bd68:	ldr	r3, [r3, #80]	; 0x50
    bd6c:	mla	r8, r1, r3, r0
    bd70:	beq	c018 <ftello64@plt+0xa008>
    bd74:	ldrb	r3, [fp, r2]
    bd78:	add	fp, fp, r2
    bd7c:	cmp	r3, #254	; 0xfe
    bd80:	subne	r1, r8, #1
    bd84:	movne	r2, #0
    bd88:	beq	bdb0 <ftello64@plt+0x9da0>
    bd8c:	cmp	r3, #255	; 0xff
    bd90:	add	r2, r2, #1
    bd94:	movne	r3, #254	; 0xfe
    bd98:	cmp	r5, r2
    bd9c:	strb	r3, [r1, #1]!
    bda0:	bls	bff0 <ftello64@plt+0x9fe0>
    bda4:	ldrb	r3, [fp, #1]!
    bda8:	cmp	r3, #254	; 0xfe
    bdac:	bne	bd8c <ftello64@plt+0x9d7c>
    bdb0:	ldr	r3, [pc, #916]	; c14c <ftello64@plt+0xa13c>
    bdb4:	ldr	r1, [pc, #916]	; c150 <ftello64@plt+0xa140>
    bdb8:	add	r3, pc, r3
    bdbc:	ldr	r0, [pc, #912]	; c154 <ftello64@plt+0xa144>
    bdc0:	add	r3, r3, #1344	; 0x540
    bdc4:	ldr	r2, [pc, #908]	; c158 <ftello64@plt+0xa148>
    bdc8:	add	r3, r3, #4
    bdcc:	add	r1, pc, r1
    bdd0:	add	r0, pc, r0
    bdd4:	bl	5878 <ftello64@plt+0x3868>
    bdd8:	ldr	r3, [pc, #892]	; c15c <ftello64@plt+0xa14c>
    bddc:	ldr	r1, [pc, #892]	; c160 <ftello64@plt+0xa150>
    bde0:	add	r3, pc, r3
    bde4:	ldr	r0, [pc, #888]	; c164 <ftello64@plt+0xa154>
    bde8:	add	r3, r3, #1312	; 0x520
    bdec:	ldr	r2, [pc, #884]	; c168 <ftello64@plt+0xa158>
    bdf0:	add	r3, r3, #12
    bdf4:	add	r1, pc, r1
    bdf8:	add	r0, pc, r0
    bdfc:	bl	5878 <ftello64@plt+0x3868>
    be00:	ldr	r3, [pc, #868]	; c16c <ftello64@plt+0xa15c>
    be04:	ldr	r1, [pc, #868]	; c170 <ftello64@plt+0xa160>
    be08:	add	r3, pc, r3
    be0c:	ldr	r0, [pc, #864]	; c174 <ftello64@plt+0xa164>
    be10:	add	r3, r3, #1312	; 0x520
    be14:	ldr	r2, [pc, #860]	; c178 <ftello64@plt+0xa168>
    be18:	add	r3, r3, #12
    be1c:	add	r1, pc, r1
    be20:	add	r0, pc, r0
    be24:	bl	5878 <ftello64@plt+0x3868>
    be28:	ldr	r1, [pc, #844]	; c17c <ftello64@plt+0xa16c>
    be2c:	cmp	r5, #0
    be30:	add	r1, pc, r1
    be34:	add	r3, r1, r3, lsl #4
    be38:	ldr	r1, [r3, #72]	; 0x48
    be3c:	mla	r8, r1, r0, fp
    be40:	bne	bd74 <ftello64@plt+0x9d64>
    be44:	ldr	r2, [r4, #28]
    be48:	add	sl, r8, r5
    be4c:	sub	r2, r2, r5
    be50:	mul	r3, r2, r9
    be54:	cmp	r3, #0
    be58:	beq	be84 <ftello64@plt+0x9e74>
    be5c:	ldr	r0, [r4, #4]
    be60:	mla	r0, r1, r5, r0
    be64:	mov	r2, r3
    be68:	mov	r1, #0
    be6c:	bl	1e18 <memset@plt>
    be70:	ldrb	r3, [r4, #39]	; 0x27
    be74:	tst	r3, #4
    be78:	beq	c0e8 <ftello64@plt+0xa0d8>
    be7c:	ldr	r2, [r4, #28]
    be80:	sub	r2, r2, r5
    be84:	mov	r0, sl
    be88:	mov	r1, #255	; 0xff
    be8c:	bl	1e18 <memset@plt>
    be90:	cmp	r5, #0
    be94:	ldrb	r3, [r4, #39]	; 0x27
    be98:	beq	c0b0 <ftello64@plt+0xa0a0>
    be9c:	ldr	r2, [pc, #732]	; c180 <ftello64@plt+0xa170>
    bea0:	sub	r5, r5, #1
    bea4:	add	r2, pc, r2
    bea8:	str	r2, [sp, #4]
    beac:	ldr	r2, [pc, #720]	; c184 <ftello64@plt+0xa174>
    beb0:	add	sl, r8, r5
    beb4:	add	r2, pc, r2
    beb8:	str	r2, [sp, #12]
    bebc:	sub	r5, r8, #1
    bec0:	and	r2, r3, #4
    bec4:	mov	fp, #0
    bec8:	str	r6, [sp, #8]
    becc:	b	bef4 <ftello64@plt+0x9ee4>
    bed0:	mov	r3, #0
    bed4:	strb	r3, [r5]
    bed8:	ldrb	r3, [r4, #39]	; 0x27
    bedc:	add	r7, r7, #1
    bee0:	and	r2, r3, #4
    bee4:	uxtb	r1, r2
    bee8:	cmp	r5, sl
    beec:	add	fp, fp, #1
    bef0:	beq	bfb0 <ftello64@plt+0x9fa0>
    bef4:	ldrb	r0, [r5, #1]!
    bef8:	uxtb	r1, r2
    befc:	cmp	r0, #254	; 0xfe
    bf00:	bne	bee8 <ftello64@plt+0x9ed8>
    bf04:	cmp	r1, #0
    bf08:	and	r3, r3, #3
    bf0c:	ldr	r1, [sp, #4]
    bf10:	ldrne	r2, [r4, #4]
    bf14:	add	r3, r1, r3, lsl #4
    bf18:	addeq	r2, r4, #4
    bf1c:	ldr	r3, [r3, #72]	; 0x48
    bf20:	mov	r0, r4
    bf24:	mul	r3, r3, fp
    bf28:	ldr	r1, [r2, r3]
    bf2c:	bl	7ae0 <ftello64@plt+0x5ad0>
    bf30:	cmp	r0, fp
    bf34:	mov	r6, r0
    bf38:	beq	bed0 <ftello64@plt+0x9ec0>
    bf3c:	mvn	r3, #0
    bf40:	add	r8, sp, #20
    bf44:	mov	r0, r4
    bf48:	strb	r3, [r5]
    bf4c:	mov	r1, r8
    bf50:	mvn	r3, #3
    bf54:	mov	r2, fp
    bf58:	bl	af6c <ftello64@plt+0x8f5c>
    bf5c:	ldrb	r3, [r4, #39]	; 0x27
    bf60:	tst	r3, #4
    bf64:	addeq	r0, r4, #4
    bf68:	ldrne	r0, [r4, #4]
    bf6c:	cmp	r9, #0
    bf70:	moveq	r1, r6
    bf74:	bne	c088 <ftello64@plt+0xa078>
    bf78:	mov	r2, r8
    bf7c:	mov	r0, r4
    bf80:	bl	b7d8 <ftello64@plt+0x97c8>
    bf84:	add	r7, r7, #1
    bf88:	cmp	r0, #0
    bf8c:	ldrbeq	r3, [r4, #39]	; 0x27
    bf90:	andeq	r2, r3, #4
    bf94:	uxtbeq	r1, r2
    bf98:	beq	bee8 <ftello64@plt+0x9ed8>
    bf9c:	ldr	r1, [sp, #20]
    bfa0:	mov	r0, r4
    bfa4:	bl	7ae0 <ftello64@plt+0x5ad0>
    bfa8:	mov	r1, r0
    bfac:	b	bf78 <ftello64@plt+0x9f68>
    bfb0:	ldr	r6, [sp, #8]
    bfb4:	cmp	r1, #0
    bfb8:	lsreq	r3, r3, #3
    bfbc:	ldrne	r3, [r4, #24]
    bfc0:	andeq	r3, r3, #7
    bfc4:	cmp	r7, r3
    bfc8:	bne	c0bc <ftello64@plt+0xa0ac>
    bfcc:	ldr	r1, [r6]
    bfd0:	mov	r0, r4
    bfd4:	bl	7ae0 <ftello64@plt+0x5ad0>
    bfd8:	ldrb	r3, [r4, #39]	; 0x27
    bfdc:	mov	r1, r0
    bfe0:	and	r0, r3, #4
    bfe4:	cmp	r0, #0
    bfe8:	beq	bad8 <ftello64@plt+0x9ac8>
    bfec:	b	bc4c <ftello64@plt+0x9c3c>
    bff0:	ldrb	r2, [r4, #39]	; 0x27
    bff4:	ldr	r3, [pc, #396]	; c188 <ftello64@plt+0xa178>
    bff8:	and	r1, r2, #3
    bffc:	add	r3, pc, r3
    c000:	add	r3, r3, r1, lsl #4
    c004:	tst	r2, #4
    c008:	ldr	r1, [r3, #72]	; 0x48
    c00c:	bne	be44 <ftello64@plt+0x9e34>
    c010:	ldr	r3, [r3, #80]	; 0x50
    c014:	add	r0, r4, #4
    c018:	sub	r2, r3, r5
    c01c:	add	sl, r8, r5
    c020:	mul	r3, r2, r9
    c024:	cmp	r3, #0
    c028:	beq	be84 <ftello64@plt+0x9e74>
    c02c:	mla	r0, r1, r5, r0
    c030:	b	be64 <ftello64@plt+0x9e54>
    c034:	mul	r2, r8, r5
    c038:	add	r1, r4, #4
    c03c:	str	r3, [sp, #4]
    c040:	bl	1b3c <memcpy@plt>
    c044:	ldr	r0, [pc, #320]	; c18c <ftello64@plt+0xa17c>
    c048:	ldrb	r2, [r4, #39]	; 0x27
    c04c:	add	r0, pc, r0
    c050:	ldr	r3, [sp, #4]
    c054:	bic	r1, r2, #56	; 0x38
    c058:	ldrb	r0, [r0, #2096]	; 0x830
    c05c:	lsl	ip, r1, #29
    c060:	str	r3, [r4, #32]
    c064:	lsr	r3, r2, #3
    c068:	eor	r2, r0, #1
    c06c:	orr	r2, r2, ip, lsr #31
    c070:	and	r3, r3, #7
    c074:	tst	r2, #255	; 0xff
    c078:	str	r3, [r4, #24]
    c07c:	strb	r1, [r4, #39]	; 0x27
    c080:	beq	bcf8 <ftello64@plt+0x9ce8>
    c084:	b	bcd4 <ftello64@plt+0x9cc4>
    c088:	ldr	r1, [sp, #12]
    c08c:	and	r3, r3, #3
    c090:	mov	r2, r9
    c094:	add	r3, r1, r3, lsl #4
    c098:	mov	r1, #0
    c09c:	ldr	r3, [r3, #72]	; 0x48
    c0a0:	mla	r0, r3, fp, r0
    c0a4:	bl	1e18 <memset@plt>
    c0a8:	mov	r1, r6
    c0ac:	b	bf78 <ftello64@plt+0x9f68>
    c0b0:	mov	r7, r5
    c0b4:	and	r1, r3, #4
    c0b8:	b	bfb4 <ftello64@plt+0x9fa4>
    c0bc:	ldr	r3, [pc, #204]	; c190 <ftello64@plt+0xa180>
    c0c0:	ldr	r1, [pc, #204]	; c194 <ftello64@plt+0xa184>
    c0c4:	add	r3, pc, r3
    c0c8:	ldr	r0, [pc, #200]	; c198 <ftello64@plt+0xa188>
    c0cc:	add	r3, r3, #1344	; 0x540
    c0d0:	ldr	r2, [pc, #196]	; c19c <ftello64@plt+0xa18c>
    c0d4:	add	r3, r3, #4
    c0d8:	add	r1, pc, r1
    c0dc:	add	r0, pc, r0
    c0e0:	bl	5878 <ftello64@plt+0x3868>
    c0e4:	bl	1b9c <__stack_chk_fail@plt>
    c0e8:	ldr	r2, [pc, #176]	; c1a0 <ftello64@plt+0xa190>
    c0ec:	and	r3, r3, #3
    c0f0:	add	r2, pc, r2
    c0f4:	add	r3, r2, r3, lsl #4
    c0f8:	ldr	r2, [r3, #80]	; 0x50
    c0fc:	sub	r2, r2, r5
    c100:	b	be84 <ftello64@plt+0x9e74>
    c104:	andeq	r8, r1, r0, ror r3
    c108:	andeq	r0, r0, r8, lsl r2
    c10c:	andeq	r7, r1, ip, lsr #31
    c110:	andeq	r7, r1, r0, ror pc
    c114:	andeq	r7, r1, r8, lsl pc
    c118:	andeq	r7, r1, r8, ror #28
    c11c:	andeq	r4, r0, r0, ror #24
    c120:	andeq	r5, r0, r0, asr r8
    c124:			; <UNDEFINED> instruction: 0x000058b8
    c128:	andeq	r0, r0, r2, ror #7
    c12c:	andeq	r7, r1, r0, lsr #28
    c130:	andeq	r4, r0, r4, lsl #24
    c134:	strdeq	r5, [r0], -r4
    c138:	andeq	r6, r0, r4
    c13c:	andeq	r0, r0, sp, ror #7
    c140:	strdeq	r8, [r1], -r4
    c144:	ldrdeq	r8, [r1], -r0
    c148:	strdeq	r7, [r1], -r8
    c14c:			; <UNDEFINED> instruction: 0x00004ab4
    c150:	andeq	r5, r0, r4, lsr #13
    c154:	andeq	r5, r0, r8, ror lr
    c158:	andeq	r0, r0, r4, ror #8
    c15c:	andeq	r4, r0, ip, lsl #21
    c160:	andeq	r5, r0, ip, ror r6
    c164:	andeq	r5, r0, r8, lsr #29
    c168:	strdeq	r0, [r0], -r9
    c16c:	andeq	r4, r0, r4, ror #20
    c170:	andeq	r5, r0, r4, asr r6
    c174:	andeq	r5, r0, r4, lsr #29
    c178:	andeq	r0, r0, r2, lsl #8
    c17c:	andeq	r7, r1, r0, lsr #24
    c180:	andeq	r7, r1, ip, lsr #23
    c184:	muleq	r1, ip, fp
    c188:	andeq	r7, r1, r4, asr sl
    c18c:	andeq	r8, r1, r0, lsl #1
    c190:	andeq	r4, r0, r8, lsr #15
    c194:	muleq	r0, r8, r3
    c198:	andeq	r5, r0, ip, lsl #23
    c19c:	muleq	r0, r6, r4
    c1a0:	andeq	r7, r1, r0, ror #18
    c1a4:	ldr	r1, [pc, #1328]	; c6dc <ftello64@plt+0xa6cc>
    c1a8:	ldr	ip, [pc, #1328]	; c6e0 <ftello64@plt+0xa6d0>
    c1ac:	add	r1, pc, r1
    c1b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c1b4:	mov	r9, r2
    c1b8:	add	fp, sp, #32
    c1bc:	mov	r2, r1
    c1c0:	sub	sp, sp, #156	; 0x9c
    c1c4:	ldr	r1, [r1, ip]
    c1c8:	mov	r4, r3
    c1cc:	subs	r7, r0, #0
    c1d0:	ldr	r3, [r1]
    c1d4:	str	r1, [fp, #-152]	; 0xffffff68
    c1d8:	str	r3, [fp, #-40]	; 0xffffffd8
    c1dc:	beq	c5ec <ftello64@plt+0xa5dc>
    c1e0:	cmp	r4, #0
    c1e4:	beq	c614 <ftello64@plt+0xa604>
    c1e8:	ldrb	r3, [r4]
    c1ec:	cmp	r3, #47	; 0x2f
    c1f0:	bne	c5e4 <ftello64@plt+0xa5d4>
    c1f4:	ldrb	r5, [r4, #1]
    c1f8:	cmp	r5, #47	; 0x2f
    c1fc:	addeq	r4, r4, #1
    c200:	moveq	r3, r4
    c204:	beq	c210 <ftello64@plt+0xa200>
    c208:	b	c5e4 <ftello64@plt+0xa5d4>
    c20c:	mov	r4, r3
    c210:	ldrb	r2, [r3, #1]!
    c214:	cmp	r2, #47	; 0x2f
    c218:	beq	c20c <ftello64@plt+0xa1fc>
    c21c:	mov	r0, r9
    c220:	bl	43e8 <ftello64@plt+0x23d8>
    c224:	cmp	r0, #0
    c228:	bne	c2c8 <ftello64@plt+0xa2b8>
    c22c:	mov	r0, r9
    c230:	bl	1d94 <strlen@plt>
    c234:	mov	r6, r0
    c238:	mov	r0, r4
    c23c:	bl	1d94 <strlen@plt>
    c240:	mov	r8, r0
    c244:	add	r0, r6, r0
    c248:	add	r3, r0, #2
    c24c:	cmp	r3, #4194304	; 0x400000
    c250:	bhi	c578 <ftello64@plt+0xa568>
    c254:	add	r0, r0, #16
    c258:	bic	r0, r0, #7
    c25c:	sub	sp, sp, r0
    c260:	add	r6, sp, #16
    c264:	mov	r1, r9
    c268:	mov	r0, r6
    c26c:	bl	1b84 <stpcpy@plt>
    c270:	cmp	r6, r0
    c274:	mov	r3, r0
    c278:	bcs	c2a8 <ftello64@plt+0xa298>
    c27c:	ldrb	r2, [r0, #-1]
    c280:	cmp	r2, #47	; 0x2f
    c284:	bne	c2a8 <ftello64@plt+0xa298>
    c288:	sub	r3, r0, #1
    c28c:	b	c29c <ftello64@plt+0xa28c>
    c290:	ldrb	r2, [r3, #-1]!
    c294:	cmp	r2, #47	; 0x2f
    c298:	bne	c2a8 <ftello64@plt+0xa298>
    c29c:	cmp	r6, r3
    c2a0:	mov	r0, r3
    c2a4:	bne	c290 <ftello64@plt+0xa280>
    c2a8:	cmp	r5, #47	; 0x2f
    c2ac:	movne	r3, #47	; 0x2f
    c2b0:	strbne	r3, [r0]
    c2b4:	mov	r1, r4
    c2b8:	addne	r0, r0, #1
    c2bc:	add	r2, r8, #1
    c2c0:	bl	1b3c <memcpy@plt>
    c2c4:	mov	r4, r6
    c2c8:	mov	r0, r4
    c2cc:	bl	1c98 <opendir@plt>
    c2d0:	mov	r6, r0
    c2d4:	bl	1de8 <__errno_location@plt>
    c2d8:	cmp	r6, #0
    c2dc:	mov	r8, r0
    c2e0:	beq	c3e8 <ftello64@plt+0xa3d8>
    c2e4:	mov	r3, #0
    c2e8:	str	r3, [r0]
    c2ec:	mov	r0, r6
    c2f0:	bl	1f08 <readdir64@plt>
    c2f4:	cmp	r0, #0
    c2f8:	beq	c3ac <ftello64@plt+0xa39c>
    c2fc:	ldr	r2, [pc, #992]	; c6e4 <ftello64@plt+0xa6d4>
    c300:	ldr	r3, [pc, #992]	; c6e8 <ftello64@plt+0xa6d8>
    c304:	ldr	r9, [pc, #992]	; c6ec <ftello64@plt+0xa6dc>
    c308:	ldr	sl, [pc, #992]	; c6f0 <ftello64@plt+0xa6e0>
    c30c:	add	r2, pc, r2
    c310:	add	r3, pc, r3
    c314:	add	r9, pc, r9
    c318:	add	sl, pc, sl
    c31c:	add	r2, r2, #88	; 0x58
    c320:	add	r3, r3, #1376	; 0x560
    c324:	str	r2, [fp, #-168]	; 0xffffff58
    c328:	str	r3, [fp, #-164]	; 0xffffff5c
    c32c:	ldrb	r3, [r0, #19]
    c330:	cmp	r3, #46	; 0x2e
    c334:	beq	c394 <ftello64@plt+0xa384>
    c338:	add	r5, r0, #19
    c33c:	mov	r0, r5
    c340:	mov	r1, r9
    c344:	bl	1a7c <strcmp@plt>
    c348:	cmp	r0, #0
    c34c:	beq	c394 <ftello64@plt+0xa384>
    c350:	mov	r1, sl
    c354:	mov	r0, r5
    c358:	bl	1a7c <strcmp@plt>
    c35c:	cmp	r0, #0
    c360:	beq	c394 <ftello64@plt+0xa384>
    c364:	ldr	r1, [pc, #904]	; c6f4 <ftello64@plt+0xa6e4>
    c368:	mov	r0, r5
    c36c:	add	r1, pc, r1
    c370:	bl	1a7c <strcmp@plt>
    c374:	cmp	r0, #0
    c378:	beq	c394 <ftello64@plt+0xa384>
    c37c:	ldr	r1, [pc, #884]	; c6f8 <ftello64@plt+0xa6e8>
    c380:	mov	r0, r5
    c384:	add	r1, pc, r1
    c388:	bl	6468 <ftello64@plt+0x4458>
    c38c:	cmp	r0, #0
    c390:	beq	c45c <ftello64@plt+0xa44c>
    c394:	mov	r3, #0
    c398:	str	r3, [r8]
    c39c:	mov	r0, r6
    c3a0:	bl	1f08 <readdir64@plt>
    c3a4:	cmp	r0, #0
    c3a8:	bne	c32c <ftello64@plt+0xa31c>
    c3ac:	ldr	r4, [r8]
    c3b0:	cmp	r4, #0
    c3b4:	movle	r4, #0
    c3b8:	ble	c3c0 <ftello64@plt+0xa3b0>
    c3bc:	rsb	r4, r4, #0
    c3c0:	mov	r0, r6
    c3c4:	bl	1fe0 <closedir@plt>
    c3c8:	ldr	r3, [fp, #-152]	; 0xffffff68
    c3cc:	ldr	r2, [fp, #-40]	; 0xffffffd8
    c3d0:	mov	r0, r4
    c3d4:	ldr	r3, [r3]
    c3d8:	cmp	r2, r3
    c3dc:	bne	c6d8 <ftello64@plt+0xa6c8>
    c3e0:	sub	sp, fp, #32
    c3e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c3e8:	ldr	r1, [r0]
    c3ec:	cmp	r1, #2
    c3f0:	moveq	r4, r6
    c3f4:	beq	c3c8 <ftello64@plt+0xa3b8>
    c3f8:	ldr	r3, [pc, #764]	; c6fc <ftello64@plt+0xa6ec>
    c3fc:	add	r3, pc, r3
    c400:	ldr	r3, [r3, #36]	; 0x24
    c404:	cmp	r3, #6
    c408:	bgt	c420 <ftello64@plt+0xa410>
    c40c:	eor	r4, r1, r1, asr #31
    c410:	sub	r4, r4, r1, asr #31
    c414:	uxtb	r4, r4
    c418:	rsb	r4, r4, #0
    c41c:	b	c3c8 <ftello64@plt+0xa3b8>
    c420:	ldr	r2, [pc, #728]	; c700 <ftello64@plt+0xa6f0>
    c424:	ldr	r3, [pc, #728]	; c704 <ftello64@plt+0xa6f4>
    c428:	add	r2, pc, r2
    c42c:	str	r2, [sp, #4]
    c430:	add	r3, pc, r3
    c434:	ldr	r2, [pc, #716]	; c708 <ftello64@plt+0xa6f8>
    c438:	add	r3, r3, #1376	; 0x560
    c43c:	str	r4, [sp, #8]
    c440:	str	r3, [sp]
    c444:	add	r2, pc, r2
    c448:	mov	r3, #50	; 0x32
    c44c:	mov	r0, #7
    c450:	bl	9120 <ftello64@plt+0x7110>
    c454:	mov	r4, r0
    c458:	b	c3c8 <ftello64@plt+0xa3b8>
    c45c:	mov	r1, #46	; 0x2e
    c460:	mov	r0, r5
    c464:	bl	1ee4 <strrchr@plt>
    c468:	subs	r3, r0, #0
    c46c:	str	r3, [fp, #-156]	; 0xffffff64
    c470:	beq	c49c <ftello64@plt+0xa48c>
    c474:	sub	r3, fp, #112	; 0x70
    c478:	mov	r0, r3
    c47c:	mov	r2, #72	; 0x48
    c480:	ldr	r1, [fp, #-168]	; 0xffffff58
    c484:	bl	1b3c <memcpy@plt>
    c488:	ldr	r3, [fp, #-156]	; 0xffffff64
    c48c:	add	r1, r3, #1
    c490:	bl	63f4 <ftello64@plt+0x43e4>
    c494:	cmp	r0, #0
    c498:	bne	c394 <ftello64@plt+0xa384>
    c49c:	ldr	r1, [pc, #616]	; c70c <ftello64@plt+0xa6fc>
    c4a0:	mov	r0, r5
    c4a4:	add	r1, pc, r1
    c4a8:	bl	6468 <ftello64@plt+0x4458>
    c4ac:	cmp	r0, #0
    c4b0:	beq	c394 <ftello64@plt+0xa384>
    c4b4:	mov	r1, r5
    c4b8:	mov	r0, r7
    c4bc:	bl	7f38 <ftello64@plt+0x5f28>
    c4c0:	subs	r3, r0, #0
    c4c4:	bne	c5a0 <ftello64@plt+0xa590>
    c4c8:	ldr	r1, [pc, #576]	; c710 <ftello64@plt+0xa700>
    c4cc:	mov	r2, r5
    c4d0:	add	r1, pc, r1
    c4d4:	mov	r0, r4
    c4d8:	bl	46b8 <ftello64@plt+0x26a8>
    c4dc:	subs	r5, r0, #0
    c4e0:	beq	c668 <ftello64@plt+0xa658>
    c4e4:	bl	1a94 <basename@plt>
    c4e8:	mov	r1, r0
    c4ec:	str	r0, [fp, #-156]	; 0xffffff64
    c4f0:	mov	r0, r7
    c4f4:	bl	7ae0 <ftello64@plt+0x5ad0>
    c4f8:	ldr	r2, [fp, #-156]	; 0xffffff64
    c4fc:	mov	r1, r0
    c500:	str	r0, [fp, #-160]	; 0xffffff60
    c504:	mov	r0, r7
    c508:	bl	7dd4 <ftello64@plt+0x5dc4>
    c50c:	ldr	r3, [fp, #-160]	; 0xffffff60
    c510:	cmn	r0, #1
    c514:	beq	c63c <ftello64@plt+0xa62c>
    c518:	ldrb	r3, [r7, #39]	; 0x27
    c51c:	ldr	r2, [pc, #496]	; c714 <ftello64@plt+0xa704>
    c520:	tst	r3, #4
    c524:	and	r3, r3, #3
    c528:	add	r2, pc, r2
    c52c:	add	r3, r2, r3, lsl #4
    c530:	ldrne	r7, [r7, #4]
    c534:	ldr	r3, [r3, #72]	; 0x48
    c538:	addeq	r7, r7, #4
    c53c:	mla	r7, r3, r0, r7
    c540:	ldr	r3, [r7, #4]
    c544:	cmp	r5, r3
    c548:	mvnne	r1, #16
    c54c:	bne	c674 <ftello64@plt+0xa664>
    c550:	ldr	r3, [pc, #448]	; c718 <ftello64@plt+0xa708>
    c554:	ldr	r1, [pc, #448]	; c71c <ftello64@plt+0xa70c>
    c558:	add	r3, pc, r3
    c55c:	ldr	r0, [pc, #444]	; c720 <ftello64@plt+0xa710>
    c560:	add	r3, r3, #1360	; 0x550
    c564:	mov	r2, #131	; 0x83
    c568:	add	r3, r3, #4
    c56c:	add	r1, pc, r1
    c570:	add	r0, pc, r0
    c574:	bl	5878 <ftello64@plt+0x3868>
    c578:	ldr	r3, [pc, #420]	; c724 <ftello64@plt+0xa714>
    c57c:	ldr	r1, [pc, #420]	; c728 <ftello64@plt+0xa718>
    c580:	add	r3, pc, r3
    c584:	ldr	r0, [pc, #416]	; c72c <ftello64@plt+0xa71c>
    c588:	add	r3, r3, #1360	; 0x550
    c58c:	mov	r2, #43	; 0x2b
    c590:	add	r3, r3, #4
    c594:	add	r1, pc, r1
    c598:	add	r0, pc, r0
    c59c:	bl	5878 <ftello64@plt+0x3868>
    c5a0:	ldr	r3, [pc, #392]	; c730 <ftello64@plt+0xa720>
    c5a4:	add	r3, pc, r3
    c5a8:	ldr	r3, [r3, #36]	; 0x24
    c5ac:	cmp	r3, #6
    c5b0:	ble	c394 <ftello64@plt+0xa384>
    c5b4:	ldr	r3, [pc, #376]	; c734 <ftello64@plt+0xa724>
    c5b8:	ldr	r2, [fp, #-164]	; 0xffffff5c
    c5bc:	add	r3, pc, r3
    c5c0:	strd	r4, [sp, #8]
    c5c4:	strd	r2, [sp]
    c5c8:	ldr	r2, [pc, #360]	; c738 <ftello64@plt+0xa728>
    c5cc:	mov	r3, #63	; 0x3f
    c5d0:	add	r2, pc, r2
    c5d4:	mov	r1, #0
    c5d8:	mov	r0, #7
    c5dc:	bl	9120 <ftello64@plt+0x7110>
    c5e0:	b	c394 <ftello64@plt+0xa384>
    c5e4:	mov	r5, r3
    c5e8:	b	c21c <ftello64@plt+0xa20c>
    c5ec:	ldr	r3, [pc, #328]	; c73c <ftello64@plt+0xa72c>
    c5f0:	ldr	r1, [pc, #328]	; c740 <ftello64@plt+0xa730>
    c5f4:	add	r3, pc, r3
    c5f8:	ldr	r0, [pc, #324]	; c744 <ftello64@plt+0xa734>
    c5fc:	add	r3, r3, #1360	; 0x550
    c600:	mov	r2, #39	; 0x27
    c604:	add	r3, r3, #4
    c608:	add	r1, pc, r1
    c60c:	add	r0, pc, r0
    c610:	bl	5878 <ftello64@plt+0x3868>
    c614:	ldr	r3, [pc, #300]	; c748 <ftello64@plt+0xa738>
    c618:	ldr	r1, [pc, #300]	; c74c <ftello64@plt+0xa73c>
    c61c:	add	r3, pc, r3
    c620:	ldr	r0, [pc, #296]	; c750 <ftello64@plt+0xa740>
    c624:	add	r3, r3, #1360	; 0x550
    c628:	mov	r2, #41	; 0x29
    c62c:	add	r3, r3, #4
    c630:	add	r1, pc, r1
    c634:	add	r0, pc, r0
    c638:	bl	5878 <ftello64@plt+0x3868>
    c63c:	mov	r1, r3
    c640:	ldr	r3, [fp, #-156]	; 0xffffff64
    c644:	sub	r2, fp, #144	; 0x90
    c648:	mov	r0, r7
    c64c:	str	r3, [fp, #-144]	; 0xffffff70
    c650:	str	r5, [fp, #-140]	; 0xffffff74
    c654:	bl	ba30 <ftello64@plt+0x9a20>
    c658:	cmp	r0, #0
    c65c:	blt	c670 <ftello64@plt+0xa660>
    c660:	bne	c394 <ftello64@plt+0xa384>
    c664:	b	c550 <ftello64@plt+0xa540>
    c668:	mvn	r4, #11
    c66c:	b	c3c0 <ftello64@plt+0xa3b0>
    c670:	mov	r1, r0
    c674:	mov	r0, r5
    c678:	str	r1, [fp, #-156]	; 0xffffff64
    c67c:	bl	1b00 <free@plt>
    c680:	ldr	r3, [pc, #204]	; c754 <ftello64@plt+0xa744>
    c684:	ldr	r1, [fp, #-156]	; 0xffffff64
    c688:	add	r3, pc, r3
    c68c:	ldr	r3, [r3, #36]	; 0x24
    c690:	cmp	r3, #6
    c694:	rsble	r4, r1, #0
    c698:	uxtble	r4, r4
    c69c:	ble	c3bc <ftello64@plt+0xa3ac>
    c6a0:	ldr	r2, [pc, #176]	; c758 <ftello64@plt+0xa748>
    c6a4:	ldr	r3, [pc, #176]	; c75c <ftello64@plt+0xa74c>
    c6a8:	add	r2, pc, r2
    c6ac:	str	r2, [sp, #4]
    c6b0:	add	r3, pc, r3
    c6b4:	ldr	r2, [pc, #164]	; c760 <ftello64@plt+0xa750>
    c6b8:	add	r3, r3, #1376	; 0x560
    c6bc:	str	r3, [sp]
    c6c0:	add	r2, pc, r2
    c6c4:	mov	r3, #128	; 0x80
    c6c8:	mov	r0, #7
    c6cc:	bl	9120 <ftello64@plt+0x7110>
    c6d0:	mov	r4, r0
    c6d4:	b	c3c0 <ftello64@plt+0xa3b0>
    c6d8:	bl	1b9c <__stack_chk_fail@plt>
    c6dc:	strdeq	r7, [r1], -ip
    c6e0:	andeq	r0, r0, r8, lsl r2
    c6e4:	strdeq	r7, [r1], -r0
    c6e8:	andeq	r4, r0, ip, asr r5
    c6ec:	andeq	r5, r0, r0, lsr #20
    c6f0:	andeq	r5, r0, r8, lsr #20
    c6f4:	andeq	r5, r0, r0, ror #19
    c6f8:	ldrdeq	r5, [r0], -r8
    c6fc:	andeq	r7, r1, r0, lsl #24
    c700:	andeq	r5, r0, r8, ror #17
    c704:	andeq	r4, r0, ip, lsr r4
    c708:			; <UNDEFINED> instruction: 0x000058b0
    c70c:			; <UNDEFINED> instruction: 0x000058bc
    c710:	ldrdeq	r4, [r0], -ip
    c714:	andeq	r7, r1, r8, lsr #10
    c718:	andeq	r4, r0, r4, lsl r3
    c71c:	andeq	r5, r0, r8, lsl #15
    c720:	strdeq	r5, [r0], -r0
    c724:	andeq	r4, r0, ip, ror #5
    c728:	andeq	r5, r0, r0, ror #14
    c72c:	andeq	r4, r0, r4, lsl #25
    c730:	andeq	r7, r1, r8, asr sl
    c734:	andeq	r5, r0, ip, lsr #15
    c738:	andeq	r5, r0, r4, lsr #14
    c73c:	andeq	r4, r0, r8, ror r2
    c740:	andeq	r5, r0, ip, ror #13
    c744:	muleq	r0, r0, fp
    c748:	andeq	r4, r0, r0, asr r2
    c74c:	andeq	r5, r0, r4, asr #13
    c750:	strdeq	r4, [r0], -r0
    c754:	andeq	r7, r1, r4, ror r9
    c758:	andeq	r5, r0, r4, ror #13
    c75c:			; <UNDEFINED> instruction: 0x000041bc
    c760:	andeq	r5, r0, r4, lsr r6
    c764:	ldr	r3, [pc, #820]	; caa0 <ftello64@plt+0xaa90>
    c768:	ldr	r2, [pc, #820]	; caa4 <ftello64@plt+0xaa94>
    c76c:	add	r3, pc, r3
    c770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c774:	sub	sp, sp, #60	; 0x3c
    c778:	ldr	r5, [r3, r2]
    c77c:	subs	r7, r0, #0
    c780:	ldr	r3, [r5]
    c784:	str	r3, [sp, #52]	; 0x34
    c788:	beq	c9c0 <ftello64@plt+0xa9b0>
    c78c:	ldrb	r2, [r1, #1]
    c790:	ldrb	r3, [r1]
    c794:	ldrb	r0, [r1, #2]
    c798:	mov	r4, r1
    c79c:	ldrb	r1, [r1, #3]
    c7a0:	orr	r3, r3, r2, lsl #8
    c7a4:	orr	r3, r3, r0, lsl #16
    c7a8:	ldr	r2, [r7, #112]	; 0x70
    c7ac:	orr	r3, r3, r1, lsl #24
    c7b0:	add	r6, r2, r3
    c7b4:	ldrb	r3, [r2, r3]
    c7b8:	cmp	r3, #32
    c7bc:	beq	c7dc <ftello64@plt+0xa7cc>
    c7c0:	mov	r0, #0
    c7c4:	ldr	r2, [sp, #52]	; 0x34
    c7c8:	ldr	r3, [r5]
    c7cc:	cmp	r2, r3
    c7d0:	bne	ca98 <ftello64@plt+0xaa88>
    c7d4:	add	sp, sp, #60	; 0x3c
    c7d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c7dc:	ldrb	r3, [r2, #49]	; 0x31
    c7e0:	ldrb	r1, [r2, #48]	; 0x30
    c7e4:	ldrb	r0, [r2, #53]	; 0x35
    c7e8:	ldrb	r8, [r2, #54]	; 0x36
    c7ec:	orr	r1, r1, r3, lsl #8
    c7f0:	ldrb	r3, [r2, #52]	; 0x34
    c7f4:	ldrb	lr, [r2, #55]	; 0x37
    c7f8:	ldrb	r9, [r2, #50]	; 0x32
    c7fc:	ldrb	ip, [r2, #51]	; 0x33
    c800:	orr	r3, r3, r0, lsl #8
    c804:	orr	r3, r3, r8, lsl #16
    c808:	orr	r2, r1, r9, lsl #16
    c80c:	orr	r1, r3, lr, lsl #24
    c810:	orr	r0, r2, ip, lsl #24
    c814:	cmp	r1, #0
    c818:	cmpeq	r0, #31
    c81c:	add	r6, r6, #1
    c820:	ldr	r8, [r7, #116]	; 0x74
    c824:	bls	c944 <ftello64@plt+0xa934>
    c828:	cmp	r8, #0
    c82c:	beq	ca4c <ftello64@plt+0xaa3c>
    c830:	mov	r1, r6
    c834:	mov	r0, r8
    c838:	bl	7ae0 <ftello64@plt+0x5ad0>
    c83c:	mov	r2, r6
    c840:	mov	r1, r0
    c844:	mov	r0, r8
    c848:	bl	7dd4 <ftello64@plt+0x5dc4>
    c84c:	cmn	r0, #1
    c850:	beq	c940 <ftello64@plt+0xa930>
    c854:	ldrb	r3, [r8, #39]	; 0x27
    c858:	ldr	r2, [pc, #584]	; caa8 <ftello64@plt+0xaa98>
    c85c:	tst	r3, #4
    c860:	and	r3, r3, #3
    c864:	add	r2, pc, r2
    c868:	add	r2, r2, r3, lsl #4
    c86c:	ldrne	r8, [r8, #4]
    c870:	ldr	r2, [r2, #72]	; 0x48
    c874:	addeq	r8, r8, #4
    c878:	cmp	r3, #1
    c87c:	mla	r0, r2, r0, r8
    c880:	bls	c9e8 <ftello64@plt+0xa9d8>
    c884:	cmp	r3, #2
    c888:	ldreq	r3, [r0]
    c88c:	bne	ca9c <ftello64@plt+0xaa8c>
    c890:	cmp	r3, #0
    c894:	beq	c940 <ftello64@plt+0xa930>
    c898:	ldrb	r1, [r4, #29]
    c89c:	ldrb	r2, [r4, #28]
    c8a0:	orrs	r2, r2, r1, lsl #8
    c8a4:	bne	c9f0 <ftello64@plt+0xa9e0>
    c8a8:	ldrb	r9, [r4, #17]
    c8ac:	ldrb	r8, [r4, #18]
    c8b0:	ldrb	ip, [r4, #16]
    c8b4:	ldrb	r1, [r3, #17]
    c8b8:	ldrb	r0, [r3, #16]
    c8bc:	ldrb	r2, [r3, #18]
    c8c0:	orr	ip, ip, r9, lsl #8
    c8c4:	ldrb	lr, [r4, #21]
    c8c8:	ldrb	fp, [r4, #19]
    c8cc:	orr	ip, ip, r8, lsl #16
    c8d0:	ldrb	r8, [r3, #19]
    c8d4:	orr	r0, r0, r1, lsl #8
    c8d8:	ldrb	r1, [r4, #20]
    c8dc:	ldrb	sl, [r3, #21]
    c8e0:	orr	r0, r0, r2, lsl #16
    c8e4:	ldrb	r9, [r4, #22]
    c8e8:	ldrb	r2, [r3, #20]
    c8ec:	orr	r0, r0, r8, lsl #24
    c8f0:	orr	r1, r1, lr, lsl #8
    c8f4:	orr	ip, ip, fp, lsl #24
    c8f8:	ldrb	lr, [r3, #22]
    c8fc:	str	ip, [sp]
    c900:	ldrb	ip, [r4, #23]
    c904:	str	r0, [sp, #8]
    c908:	ldrb	r0, [r3, #23]
    c90c:	orr	r2, r2, sl, lsl #8
    c910:	orr	r1, r1, r9, lsl #16
    c914:	orr	r2, r2, lr, lsl #16
    c918:	orr	r1, r1, ip, lsl #24
    c91c:	orr	r2, r2, r0, lsl #24
    c920:	str	r1, [sp, #4]
    c924:	str	r2, [sp, #12]
    c928:	ldrd	r0, [sp]
    c92c:	ldrd	r8, [sp, #8]
    c930:	cmp	r1, r9
    c934:	cmpeq	r0, r8
    c938:	bcc	c7c0 <ftello64@plt+0xa7b0>
    c93c:	beq	ca08 <ftello64@plt+0xa9f8>
    c940:	ldr	r8, [r7, #116]	; 0x74
    c944:	cmp	r8, #0
    c948:	beq	ca4c <ftello64@plt+0xaa3c>
    c94c:	mov	r1, r6
    c950:	mov	r0, r8
    c954:	bl	7ae0 <ftello64@plt+0x5ad0>
    c958:	mov	r2, r6
    c95c:	mov	r1, r0
    c960:	mov	r9, r0
    c964:	mov	r0, r8
    c968:	bl	7dd4 <ftello64@plt+0x5dc4>
    c96c:	cmn	r0, #1
    c970:	beq	ca6c <ftello64@plt+0xaa5c>
    c974:	ldrb	r3, [r8, #39]	; 0x27
    c978:	ldr	r2, [pc, #300]	; caac <ftello64@plt+0xaa9c>
    c97c:	tst	r3, #4
    c980:	and	r3, r3, #3
    c984:	add	r2, pc, r2
    c988:	add	r3, r2, r3, lsl #4
    c98c:	ldrne	r1, [r8, #4]
    c990:	ldr	r3, [r3, #72]	; 0x48
    c994:	addeq	r1, r8, #4
    c998:	mul	r0, r3, r0
    c99c:	add	r3, r1, r0
    c9a0:	str	r6, [r1, r0]
    c9a4:	str	r4, [r3, #4]
    c9a8:	ldrb	r3, [r8, #39]	; 0x27
    c9ac:	orr	r3, r3, #128	; 0x80
    c9b0:	strb	r3, [r8, #39]	; 0x27
    c9b4:	mov	r3, #1
    c9b8:	strb	r3, [r7, #128]	; 0x80
    c9bc:	b	c7c0 <ftello64@plt+0xa7b0>
    c9c0:	ldr	r3, [pc, #232]	; cab0 <ftello64@plt+0xaaa0>
    c9c4:	ldr	r1, [pc, #232]	; cab4 <ftello64@plt+0xaaa4>
    c9c8:	add	r3, pc, r3
    c9cc:	ldr	r0, [pc, #228]	; cab8 <ftello64@plt+0xaaa8>
    c9d0:	add	r3, r3, #1376	; 0x560
    c9d4:	mov	r2, #130	; 0x82
    c9d8:	add	r3, r3, #12
    c9dc:	add	r1, pc, r1
    c9e0:	add	r0, pc, r0
    c9e4:	bl	5878 <ftello64@plt+0x3868>
    c9e8:	ldr	r3, [r0, #4]
    c9ec:	b	c890 <ftello64@plt+0xa880>
    c9f0:	ldrb	r0, [r3, #29]
    c9f4:	ldrb	r1, [r3, #28]
    c9f8:	orr	r1, r1, r0, lsl #8
    c9fc:	cmp	r2, r1
    ca00:	bcc	c7c0 <ftello64@plt+0xa7b0>
    ca04:	bne	c940 <ftello64@plt+0xa930>
    ca08:	ldrb	ip, [r4, #25]
    ca0c:	ldrb	r0, [r3, #25]
    ca10:	ldrb	r2, [r3, #24]
    ca14:	ldrb	r1, [r4, #24]
    ca18:	ldrb	lr, [r3, #26]
    ca1c:	ldrb	r8, [r4, #26]
    ca20:	orr	r1, r1, ip, lsl #8
    ca24:	ldrb	ip, [r3, #27]
    ca28:	orr	r3, r2, r0, lsl #8
    ca2c:	ldrb	r0, [r4, #27]
    ca30:	orr	r2, r1, r8, lsl #16
    ca34:	orr	r3, r3, lr, lsl #16
    ca38:	orr	r3, r3, ip, lsl #24
    ca3c:	orr	r2, r2, r0, lsl #24
    ca40:	cmp	r2, r3
    ca44:	bcc	c7c0 <ftello64@plt+0xa7b0>
    ca48:	b	c940 <ftello64@plt+0xa930>
    ca4c:	ldr	r0, [pc, #104]	; cabc <ftello64@plt+0xaaac>
    ca50:	mov	r1, #1
    ca54:	add	r0, pc, r0
    ca58:	bl	8540 <ftello64@plt+0x6530>
    ca5c:	subs	r8, r0, #0
    ca60:	beq	ca90 <ftello64@plt+0xaa80>
    ca64:	str	r8, [r7, #116]	; 0x74
    ca68:	b	c94c <ftello64@plt+0xa93c>
    ca6c:	mov	r1, r9
    ca70:	mov	r0, r8
    ca74:	add	r2, sp, #20
    ca78:	str	r6, [sp, #20]
    ca7c:	str	r4, [sp, #24]
    ca80:	bl	ba30 <ftello64@plt+0x9a20>
    ca84:	cmp	r0, #0
    ca88:	blt	c7c4 <ftello64@plt+0xa7b4>
    ca8c:	b	c9b4 <ftello64@plt+0xa9a4>
    ca90:	mvn	r0, #11
    ca94:	b	c7c4 <ftello64@plt+0xa7b4>
    ca98:	bl	1b9c <__stack_chk_fail@plt>
    ca9c:	bl	aea8 <ftello64@plt+0x8e98>
    caa0:	andeq	r7, r1, ip, lsr r6
    caa4:	andeq	r0, r0, r8, lsl r2
    caa8:	andeq	r7, r1, ip, ror #3
    caac:	andeq	r7, r1, ip, asr #1
    cab0:	andeq	r3, r0, r4, lsr #29
    cab4:	ldrdeq	r4, [r0], -r0
    cab8:	andeq	r4, r0, ip, lsl #16
    cabc:	andeq	r7, r1, r4, lsr r2
    cac0:	push	{r4, r5, r6, lr}
    cac4:	subs	r4, r0, #0
    cac8:	beq	cb20 <ftello64@plt+0xab10>
    cacc:	bl	1de8 <__errno_location@plt>
    cad0:	mov	r5, r0
    cad4:	mov	r0, r4
    cad8:	ldr	r4, [r5]
    cadc:	bl	1e90 <fclose@plt>
    cae0:	cmp	r0, #0
    cae4:	beq	cb18 <ftello64@plt+0xab08>
    cae8:	ldr	r3, [r5]
    caec:	cmp	r3, #9
    caf0:	bne	cb18 <ftello64@plt+0xab08>
    caf4:	ldr	r3, [pc, #44]	; cb28 <ftello64@plt+0xab18>
    caf8:	ldr	r1, [pc, #44]	; cb2c <ftello64@plt+0xab1c>
    cafc:	ldr	r0, [pc, #44]	; cb30 <ftello64@plt+0xab20>
    cb00:	add	r3, pc, r3
    cb04:	mov	r2, #117	; 0x75
    cb08:	add	r3, r3, #1408	; 0x580
    cb0c:	add	r1, pc, r1
    cb10:	add	r0, pc, r0
    cb14:	bl	5878 <ftello64@plt+0x3868>
    cb18:	cmp	r4, #0
    cb1c:	strge	r4, [r5]
    cb20:	mov	r0, #0
    cb24:	pop	{r4, r5, r6, pc}
    cb28:	andeq	r3, r0, ip, ror #26
    cb2c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    cb30:	andeq	r5, r0, r0, lsr #5
    cb34:	ldr	r2, [pc, #640]	; cdbc <ftello64@plt+0xadac>
    cb38:	ldr	r3, [pc, #640]	; cdc0 <ftello64@plt+0xadb0>
    cb3c:	add	r2, pc, r2
    cb40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cb44:	add	fp, sp, #32
    cb48:	sub	sp, sp, #36	; 0x24
    cb4c:	ldr	r3, [r2, r3]
    cb50:	sub	sp, sp, #40	; 0x28
    cb54:	str	r3, [fp, #-48]	; 0xffffffd0
    cb58:	ldr	ip, [r3]
    cb5c:	ldr	r3, [pc, #608]	; cdc4 <ftello64@plt+0xadb4>
    cb60:	mov	r1, #1
    cb64:	add	r4, sp, #8
    cb68:	str	r0, [fp, #-52]	; 0xffffffcc
    cb6c:	str	r1, [sp]
    cb70:	add	r3, pc, r3
    cb74:	mov	r0, r4
    cb78:	mov	r2, #27
    cb7c:	str	ip, [fp, #-40]	; 0xffffffd8
    cb80:	bl	1df4 <__sprintf_chk@plt>
    cb84:	ldr	r1, [pc, #572]	; cdc8 <ftello64@plt+0xadb8>
    cb88:	mov	r0, r4
    cb8c:	add	r1, pc, r1
    cb90:	bl	1f20 <fopen64@plt>
    cb94:	subs	r7, r0, #0
    cb98:	beq	ccdc <ftello64@plt+0xaccc>
    cb9c:	mov	r1, #2
    cba0:	bl	1e30 <__fsetlocking@plt>
    cba4:	mov	r0, #0
    cba8:	bl	1bcc <sysconf@plt>
    cbac:	subs	r9, r0, #0
    cbb0:	ble	cd78 <ftello64@plt+0xad68>
    cbb4:	cmp	r9, #1
    cbb8:	beq	cd30 <ftello64@plt+0xad20>
    cbbc:	bl	1cec <malloc@plt>
    cbc0:	str	r9, [fp, #-56]	; 0xffffffc8
    cbc4:	subs	r8, r0, #0
    cbc8:	beq	cdac <ftello64@plt+0xad9c>
    cbcc:	mov	r6, r9
    cbd0:	mov	r4, r8
    cbd4:	mov	r5, #0
    cbd8:	mov	r0, r7
    cbdc:	bl	1fbc <getc@plt>
    cbe0:	cmn	r0, #1
    cbe4:	mov	sl, r0
    cbe8:	beq	cd24 <ftello64@plt+0xad14>
    cbec:	bl	1d64 <__ctype_b_loc@plt>
    cbf0:	lsl	r3, sl, #1
    cbf4:	ldr	r1, [r0]
    cbf8:	ldrh	r3, [r1, r3]
    cbfc:	tst	r3, #16384	; 0x4000
    cc00:	beq	cc38 <ftello64@plt+0xac28>
    cc04:	cmp	r5, #0
    cc08:	beq	cc44 <ftello64@plt+0xac34>
    cc0c:	cmp	r6, #2
    cc10:	bls	cc4c <ftello64@plt+0xac3c>
    cc14:	mov	r3, #32
    cc18:	strb	r3, [r4]
    cc1c:	sub	r6, r6, #1
    cc20:	add	r4, r4, #1
    cc24:	strb	sl, [r4]
    cc28:	sub	r6, r6, #1
    cc2c:	add	r4, r4, #1
    cc30:	mov	r5, #0
    cc34:	b	cbd8 <ftello64@plt+0xabc8>
    cc38:	cmp	r4, r8
    cc3c:	movhi	r5, #1
    cc40:	b	cbd8 <ftello64@plt+0xabc8>
    cc44:	cmp	r6, #1
    cc48:	bne	cc24 <ftello64@plt+0xac14>
    cc4c:	cmp	r9, #4
    cc50:	movle	r3, r8
    cc54:	ble	cc98 <ftello64@plt+0xac88>
    cc58:	sub	r9, r9, #4
    cc5c:	mov	r3, #4
    cc60:	add	r9, r8, r9
    cc64:	str	r3, [fp, #-56]	; 0xffffffc8
    cc68:	b	cc8c <ftello64@plt+0xac7c>
    cc6c:	ldrb	r2, [r9, #-1]!
    cc70:	lsl	r2, r2, #1
    cc74:	ldrh	r2, [r1, r2]
    cc78:	tst	r2, #8192	; 0x2000
    cc7c:	beq	cc98 <ftello64@plt+0xac88>
    cc80:	ldr	r3, [fp, #-56]	; 0xffffffc8
    cc84:	add	r3, r3, #1
    cc88:	str	r3, [fp, #-56]	; 0xffffffc8
    cc8c:	cmp	r9, r8
    cc90:	mov	r3, r9
    cc94:	bhi	cc6c <ftello64@plt+0xac5c>
    cc98:	ldr	r2, [fp, #-56]	; 0xffffffc8
    cc9c:	ldr	r1, [pc, #296]	; cdcc <ftello64@plt+0xadbc>
    cca0:	sub	r4, r2, #1
    cca4:	mov	r2, r4
    cca8:	add	r1, pc, r1
    ccac:	mov	r0, r3
    ccb0:	bl	1e24 <strncpy@plt>
    ccb4:	mov	r2, #0
    ccb8:	strb	r2, [r0, r4]
    ccbc:	ldrb	r4, [r8]
    ccc0:	cmp	r4, #0
    ccc4:	bne	cd54 <ftello64@plt+0xad44>
    ccc8:	mov	r0, r8
    cccc:	bl	1b00 <free@plt>
    ccd0:	mov	r8, r4
    ccd4:	mvn	r4, #1
    ccd8:	b	ccf4 <ftello64@plt+0xace4>
    ccdc:	bl	1de8 <__errno_location@plt>
    cce0:	ldr	r4, [r0]
    cce4:	cmp	r4, #2
    cce8:	beq	cda0 <ftello64@plt+0xad90>
    ccec:	rsb	r4, r4, #0
    ccf0:	mov	r8, r7
    ccf4:	mov	r0, r8
    ccf8:	bl	1b00 <free@plt>
    ccfc:	mov	r0, r7
    cd00:	bl	cac0 <ftello64@plt+0xaab0>
    cd04:	ldr	r3, [fp, #-48]	; 0xffffffd0
    cd08:	ldr	r2, [fp, #-40]	; 0xffffffd8
    cd0c:	mov	r0, r4
    cd10:	ldr	r3, [r3]
    cd14:	cmp	r2, r3
    cd18:	bne	cdb8 <ftello64@plt+0xada8>
    cd1c:	sub	sp, fp, #32
    cd20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cd24:	mov	r3, #0
    cd28:	strb	r3, [r4]
    cd2c:	b	ccbc <ftello64@plt+0xacac>
    cd30:	mov	r1, r9
    cd34:	bl	1a40 <calloc@plt>
    cd38:	cmp	r0, #0
    cd3c:	beq	cdac <ftello64@plt+0xad9c>
    cd40:	ldr	r3, [fp, #-52]	; 0xffffffcc
    cd44:	mov	r8, #0
    cd48:	mov	r4, r8
    cd4c:	str	r0, [r3]
    cd50:	b	ccf4 <ftello64@plt+0xace4>
    cd54:	mov	r0, r8
    cd58:	bl	1d94 <strlen@plt>
    cd5c:	add	r1, r0, #1
    cd60:	mov	r0, r8
    cd64:	bl	1bf0 <realloc@plt>
    cd68:	cmp	r0, #0
    cd6c:	bne	cd40 <ftello64@plt+0xad30>
    cd70:	mvn	r4, #11
    cd74:	b	ccf4 <ftello64@plt+0xace4>
    cd78:	ldr	r3, [pc, #80]	; cdd0 <ftello64@plt+0xadc0>
    cd7c:	ldr	r1, [pc, #80]	; cdd4 <ftello64@plt+0xadc4>
    cd80:	add	r3, pc, r3
    cd84:	ldr	r0, [pc, #76]	; cdd8 <ftello64@plt+0xadc8>
    cd88:	add	r3, r3, #1408	; 0x580
    cd8c:	mov	r2, #136	; 0x88
    cd90:	add	r3, r3, #12
    cd94:	add	r1, pc, r1
    cd98:	add	r0, pc, r0
    cd9c:	bl	5878 <ftello64@plt+0x3868>
    cda0:	mov	r8, r7
    cda4:	mvn	r4, #2
    cda8:	b	ccf4 <ftello64@plt+0xace4>
    cdac:	mov	r8, #0
    cdb0:	mvn	r4, #11
    cdb4:	b	ccf4 <ftello64@plt+0xace4>
    cdb8:	bl	1b9c <__stack_chk_fail@plt>
    cdbc:	andeq	r7, r1, ip, ror #4
    cdc0:	andeq	r0, r0, r8, lsl r2
    cdc4:	andeq	r5, r0, ip, asr r2
    cdc8:	andeq	r5, r0, r8, asr #29
    cdcc:	andeq	r5, r0, r0, asr #2
    cdd0:	andeq	r3, r0, ip, ror #21
    cdd4:	andeq	r4, r0, ip, lsl #19
    cdd8:	andeq	r5, r0, r8, asr #32
    cddc:	push	{r4, r5, r6, lr}
    cde0:	mov	r4, r1
    cde4:	ldr	r1, [pc, #72]	; ce34 <ftello64@plt+0xae24>
    cde8:	add	r1, pc, r1
    cdec:	bl	1f20 <fopen64@plt>
    cdf0:	subs	r5, r0, #0
    cdf4:	beq	ce24 <ftello64@plt+0xae14>
    cdf8:	mov	r1, #2
    cdfc:	bl	1e30 <__fsetlocking@plt>
    ce00:	mov	r2, r4
    ce04:	mov	r1, #0
    ce08:	mov	r0, r5
    ce0c:	bl	5d58 <ftello64@plt+0x3d48>
    ce10:	and	r4, r0, r0, asr #31
    ce14:	mov	r0, r5
    ce18:	bl	cac0 <ftello64@plt+0xaab0>
    ce1c:	mov	r0, r4
    ce20:	pop	{r4, r5, r6, pc}
    ce24:	bl	1de8 <__errno_location@plt>
    ce28:	ldr	r4, [r0]
    ce2c:	rsb	r4, r4, #0
    ce30:	b	ce14 <ftello64@plt+0xae04>
    ce34:	andeq	r5, r0, ip, ror #24
    ce38:	ldr	r3, [pc, #200]	; cf08 <ftello64@plt+0xaef8>
    ce3c:	ldr	r2, [pc, #200]	; cf0c <ftello64@plt+0xaefc>
    ce40:	add	r3, pc, r3
    ce44:	push	{r4, r5, r6, lr}
    ce48:	sub	sp, sp, #16
    ce4c:	ldr	r4, [r3, r2]
    ce50:	add	r1, sp, #16
    ce54:	ldr	r0, [pc, #180]	; cf10 <ftello64@plt+0xaf00>
    ce58:	ldr	r2, [r4]
    ce5c:	mov	r6, #0
    ce60:	add	r0, pc, r0
    ce64:	str	r6, [r1, #-12]!
    ce68:	str	r2, [sp, #12]
    ce6c:	bl	cddc <ftello64@plt+0xadcc>
    ce70:	subs	r5, r0, #0
    ce74:	blt	cebc <ftello64@plt+0xaeac>
    ce78:	mov	r1, #41	; 0x29
    ce7c:	ldr	r0, [sp, #4]
    ce80:	bl	1ee4 <strrchr@plt>
    ce84:	cmp	r0, #0
    ce88:	beq	cefc <ftello64@plt+0xaeec>
    ce8c:	ldr	r1, [pc, #128]	; cf14 <ftello64@plt+0xaf04>
    ce90:	add	r0, r0, #1
    ce94:	add	r2, sp, #8
    ce98:	add	r1, pc, r1
    ce9c:	bl	1efc <sscanf@plt>
    cea0:	cmp	r0, #1
    cea4:	bne	cefc <ftello64@plt+0xaeec>
    cea8:	ldr	r3, [sp, #8]
    ceac:	ldr	r2, [pc, #100]	; cf18 <ftello64@plt+0xaf08>
    ceb0:	ands	r2, r2, r3, lsr #8
    ceb4:	movne	r5, r6
    ceb8:	beq	cee0 <ftello64@plt+0xaed0>
    cebc:	ldr	r0, [sp, #4]
    cec0:	bl	1b00 <free@plt>
    cec4:	ldr	r2, [sp, #12]
    cec8:	ldr	r3, [r4]
    cecc:	mov	r0, r5
    ced0:	cmp	r2, r3
    ced4:	bne	cf04 <ftello64@plt+0xaef4>
    ced8:	add	sp, sp, #16
    cedc:	pop	{r4, r5, r6, pc}
    cee0:	lsr	r2, r3, #12
    cee4:	bic	r2, r2, #255	; 0xff
    cee8:	uxtb	r3, r3
    ceec:	orrs	r3, r2, r3
    cef0:	movne	r5, #0
    cef4:	mvneq	r5, #5
    cef8:	b	cebc <ftello64@plt+0xaeac>
    cefc:	mvn	r5, #4
    cf00:	b	cebc <ftello64@plt+0xaeac>
    cf04:	bl	1b9c <__stack_chk_fail@plt>
    cf08:	andeq	r6, r1, r8, ror #30
    cf0c:	andeq	r0, r0, r8, lsl r2
    cf10:	andeq	r4, r0, ip, lsr #31
    cf14:	andeq	r4, r0, r4, lsl #31
    cf18:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    cf1c:	push	{r4, lr}
    cf20:	subs	r4, r0, #0
    cf24:	beq	cf7c <ftello64@plt+0xaf6c>
    cf28:	mcr	15, 0, r0, cr7, cr10, {5}
    cf2c:	ldrex	r3, [r4]
    cf30:	sub	r3, r3, #1
    cf34:	strex	r2, r3, [r4]
    cf38:	cmp	r2, #0
    cf3c:	bne	cf2c <ftello64@plt+0xaf1c>
    cf40:	cmp	r3, #0
    cf44:	mcr	15, 0, r0, cr7, cr10, {5}
    cf48:	bne	cf7c <ftello64@plt+0xaf6c>
    cf4c:	ldr	r0, [r4, #112]	; 0x70
    cf50:	cmp	r0, #0
    cf54:	beq	cf60 <ftello64@plt+0xaf50>
    cf58:	ldr	r1, [r4, #56]	; 0x38
    cf5c:	bl	1ec0 <munmap@plt>
    cf60:	ldr	r0, [r4, #4]
    cf64:	bl	cac0 <ftello64@plt+0xaab0>
    cf68:	mov	r1, #0
    cf6c:	ldr	r0, [r4, #116]	; 0x74
    cf70:	bl	b6b8 <ftello64@plt+0x96a8>
    cf74:	mov	r0, r4
    cf78:	bl	1b00 <free@plt>
    cf7c:	mov	r0, #0
    cf80:	pop	{r4, pc}
    cf84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf88:	mov	r6, r1
    cf8c:	ldrb	lr, [r1, #1]
    cf90:	ldrb	ip, [r6, #2]
    cf94:	ldrb	r1, [r1]
    cf98:	mov	r8, r0
    cf9c:	ldrb	r0, [r6, #3]
    cfa0:	orr	r1, r1, lr, lsl #8
    cfa4:	orr	r1, r1, ip, lsl #16
    cfa8:	ldr	r4, [r8, #112]	; 0x70
    cfac:	orr	r1, r1, r0, lsl #24
    cfb0:	add	r1, r2, r1
    cfb4:	add	r4, r4, r1
    cfb8:	sub	sp, sp, #28
    cfbc:	mov	r0, r4
    cfc0:	mov	r7, r3
    cfc4:	bl	1d94 <strlen@plt>
    cfc8:	ldr	sl, [r7, #2052]	; 0x804
    cfcc:	add	r3, r0, sl
    cfd0:	cmp	r3, #2048	; 0x800
    cfd4:	str	r0, [sp, #20]
    cfd8:	bcs	cffc <ftello64@plt+0xafec>
    cfdc:	mov	r1, r4
    cfe0:	ldr	r4, [sp, #20]
    cfe4:	add	r0, r7, sl
    cfe8:	mov	r2, r4
    cfec:	bl	1b3c <memcpy@plt>
    cff0:	ldr	sl, [r7, #2052]	; 0x804
    cff4:	add	sl, r4, sl
    cff8:	str	sl, [r7, #2052]	; 0x804
    cffc:	ldrb	r3, [r6, #8]
    d000:	cmp	r3, #0
    d004:	beq	d0e8 <ftello64@plt+0xb0d8>
    d008:	mov	r4, #0
    d00c:	mov	r5, #0
    d010:	ldr	r0, [r8, #112]	; 0x70
    d014:	ldr	r3, [pc, #640]	; d29c <ftello64@plt+0xb28c>
    d018:	add	ip, sl, #1
    d01c:	ldrb	lr, [r0, #41]	; 0x29
    d020:	ldrb	r1, [r0, #42]	; 0x2a
    d024:	ldrb	r2, [r0, #40]	; 0x28
    d028:	cmp	ip, r3
    d02c:	ldrb	r3, [r0, #43]	; 0x2b
    d030:	orr	r2, r2, lr, lsl #8
    d034:	orr	r2, r2, r1, lsl #16
    d038:	ldrb	r9, [r0, #33]	; 0x21
    d03c:	orr	r2, r2, r3, lsl #24
    d040:	ldrb	r1, [r0, #32]
    d044:	umull	r2, r3, r2, r4
    d048:	ldrb	fp, [r0, #34]	; 0x22
    d04c:	strd	r2, [sp, #8]
    d050:	ldrb	lr, [r0, #35]	; 0x23
    d054:	orr	r3, r1, r9, lsl #8
    d058:	ldr	r2, [sp, #8]
    d05c:	orr	r3, r3, fp, lsl #16
    d060:	orr	r3, r3, lr, lsl #24
    d064:	add	r2, r2, r3
    d068:	add	lr, r6, r2
    d06c:	ldrbls	r3, [r6, r2]
    d070:	strls	ip, [r7, #2052]	; 0x804
    d074:	strbls	r3, [r7, sl]
    d078:	ldrb	ip, [lr, #9]
    d07c:	ldrb	r2, [lr, #10]
    d080:	ldrb	r1, [lr, #8]
    d084:	ldrb	r3, [lr, #11]
    d088:	ldrls	r0, [r8, #112]	; 0x70
    d08c:	orr	r1, r1, ip, lsl #8
    d090:	orr	r1, r1, r2, lsl #16
    d094:	ldr	ip, [sp, #64]	; 0x40
    d098:	orr	r1, r1, r3, lsl #24
    d09c:	add	r1, r0, r1
    d0a0:	str	ip, [sp]
    d0a4:	mov	r3, r7
    d0a8:	mov	r2, #0
    d0ac:	mov	r0, r8
    d0b0:	bl	cf84 <ftello64@plt+0xaf74>
    d0b4:	cmp	r0, #0
    d0b8:	blt	d26c <ftello64@plt+0xb25c>
    d0bc:	ldr	sl, [r7, #2052]	; 0x804
    d0c0:	cmp	sl, #0
    d0c4:	beq	d298 <ftello64@plt+0xb288>
    d0c8:	sub	sl, sl, #1
    d0cc:	str	sl, [r7, #2052]	; 0x804
    d0d0:	ldrb	r2, [r6, #8]
    d0d4:	add	r3, r4, #1
    d0d8:	adds	r4, r4, #1
    d0dc:	adc	r5, r5, #0
    d0e0:	cmp	r2, r3
    d0e4:	bhi	d010 <ftello64@plt+0xb000>
    d0e8:	ldrb	r1, [r6, #17]
    d0ec:	ldrb	r0, [r6, #16]
    d0f0:	ldrb	r3, [r6, #21]
    d0f4:	ldrb	r2, [r6, #18]
    d0f8:	orr	r0, r0, r1, lsl #8
    d0fc:	ldrb	lr, [r6, #22]
    d100:	ldrb	r1, [r6, #20]
    d104:	ldrb	ip, [r6, #19]
    d108:	ldrb	r4, [r6, #23]
    d10c:	orr	r1, r1, r3, lsl #8
    d110:	orr	r0, r0, r2, lsl #16
    d114:	orr	r1, r1, lr, lsl #16
    d118:	orr	r2, r0, ip, lsl #24
    d11c:	orr	r3, r1, r4, lsl #24
    d120:	orrs	r3, r2, r3
    d124:	beq	d278 <ftello64@plt+0xb268>
    d128:	add	r3, sl, #1
    d12c:	cmp	r3, #2048	; 0x800
    d130:	movcc	r3, #0
    d134:	strbcc	r3, [r7, sl]
    d138:	movcc	r0, r7
    d13c:	movcs	r0, #0
    d140:	ldr	r1, [sp, #64]	; 0x40
    d144:	mov	r2, #0
    d148:	bl	1cb0 <fnmatch@plt>
    d14c:	subs	r9, r0, #0
    d150:	bne	d274 <ftello64@plt+0xb264>
    d154:	ldrb	r3, [r6, #17]
    d158:	ldrb	r2, [r6, #16]
    d15c:	ldrb	r0, [r6, #21]
    d160:	ldrb	lr, [r6, #18]
    d164:	orr	r2, r2, r3, lsl #8
    d168:	ldrb	r3, [r6, #20]
    d16c:	ldrb	ip, [r6, #22]
    d170:	ldrb	r1, [r6, #19]
    d174:	orr	r3, r3, r0, lsl #8
    d178:	ldrb	r0, [r6, #23]
    d17c:	orr	r3, r3, ip, lsl #16
    d180:	orr	r2, r2, lr, lsl #16
    d184:	orr	r4, r2, r1, lsl #24
    d188:	orr	r5, r3, r0, lsl #24
    d18c:	orrs	r3, r4, r5
    d190:	beq	d274 <ftello64@plt+0xb264>
    d194:	mov	sl, #0
    d198:	b	d1ec <ftello64@plt+0xb1dc>
    d19c:	ldrb	r1, [r6, #17]
    d1a0:	ldrb	r0, [r6, #16]
    d1a4:	ldrb	r3, [r6, #21]
    d1a8:	ldrb	lr, [r6, #22]
    d1ac:	orr	r0, r0, r1, lsl #8
    d1b0:	ldrb	r1, [r6, #20]
    d1b4:	ldrb	r2, [r6, #18]
    d1b8:	ldrb	ip, [r6, #23]
    d1bc:	ldrb	r4, [r6, #19]
    d1c0:	orr	r1, r1, r3, lsl #8
    d1c4:	orr	r1, r1, lr, lsl #16
    d1c8:	orr	r0, r0, r2, lsl #16
    d1cc:	orr	r3, r1, ip, lsl #24
    d1d0:	mov	fp, #0
    d1d4:	add	r9, r9, #1
    d1d8:	orr	r2, r0, r4, lsl #24
    d1dc:	cmp	fp, r3
    d1e0:	cmpeq	r9, r2
    d1e4:	mov	sl, r9
    d1e8:	bcs	d274 <ftello64@plt+0xb264>
    d1ec:	ldr	r3, [r8, #112]	; 0x70
    d1f0:	mov	r0, r8
    d1f4:	ldrb	lr, [r3, #49]	; 0x31
    d1f8:	ldrb	r2, [r3, #50]	; 0x32
    d1fc:	ldrb	r1, [r3, #48]	; 0x30
    d200:	ldrb	r4, [r3, #51]	; 0x33
    d204:	ldrb	ip, [r3, #41]	; 0x29
    d208:	orr	r1, r1, lr, lsl #8
    d20c:	orr	r1, r1, r2, lsl #16
    d210:	orr	r1, r1, r4, lsl #24
    d214:	ldrb	r2, [r3, #40]	; 0x28
    d218:	ldrb	r4, [r3, #33]	; 0x21
    d21c:	ldrb	lr, [r3, #42]	; 0x2a
    d220:	umull	sl, fp, r1, sl
    d224:	ldrb	r1, [r3, #32]
    d228:	orr	r2, r2, ip, lsl #8
    d22c:	ldrb	ip, [r3, #43]	; 0x2b
    d230:	orr	r1, r1, r4, lsl #8
    d234:	ldrb	r4, [r6, #8]
    d238:	orr	r2, r2, lr, lsl #16
    d23c:	ldrb	lr, [r3, #34]	; 0x22
    d240:	orr	r2, r2, ip, lsl #24
    d244:	ldrb	ip, [r3, #35]	; 0x23
    d248:	umull	r2, r3, r2, r4
    d24c:	orr	r1, r1, lr, lsl #16
    d250:	orr	r1, r1, ip, lsl #24
    d254:	add	r1, sl, r1
    d258:	add	r1, r1, r2
    d25c:	add	r1, r6, r1
    d260:	bl	c764 <ftello64@plt+0xa754>
    d264:	cmp	r0, #0
    d268:	bge	d19c <ftello64@plt+0xb18c>
    d26c:	add	sp, sp, #28
    d270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d274:	ldr	sl, [r7, #2052]	; 0x804
    d278:	ldr	r3, [sp, #20]
    d27c:	cmp	r3, sl
    d280:	bhi	d298 <ftello64@plt+0xb288>
    d284:	sub	sl, sl, r3
    d288:	mov	r0, #0
    d28c:	str	sl, [r7, #2052]	; 0x804
    d290:	add	sp, sp, #28
    d294:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d298:	bl	8d68 <ftello64@plt+0x6d58>
    d29c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d2a0:	ldr	r2, [pc, #968]	; d670 <ftello64@plt+0xb660>
    d2a4:	ldr	r3, [pc, #968]	; d674 <ftello64@plt+0xb664>
    d2a8:	add	r2, pc, r2
    d2ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2b0:	sub	sp, sp, #2080	; 0x820
    d2b4:	ldr	r3, [r2, r3]
    d2b8:	sub	sp, sp, #4
    d2bc:	ldr	r4, [r0, #112]	; 0x70
    d2c0:	str	r3, [sp, #12]
    d2c4:	ldr	r3, [r3]
    d2c8:	mov	r6, #0
    d2cc:	str	r6, [sp, #2068]	; 0x814
    d2d0:	str	r6, [sp, #2072]	; 0x818
    d2d4:	str	r3, [sp, #2076]	; 0x81c
    d2d8:	ldrb	ip, [r4, #57]	; 0x39
    d2dc:	ldrb	r3, [r4, #56]	; 0x38
    d2e0:	mov	r5, r0
    d2e4:	ldrb	r0, [r4, #58]	; 0x3a
    d2e8:	mov	r9, r1
    d2ec:	ldrb	r1, [r4, #59]	; 0x3b
    d2f0:	orr	r3, r3, ip, lsl #8
    d2f4:	orr	r3, r3, r0, lsl #16
    d2f8:	orr	r3, r3, r1, lsl #24
    d2fc:	adds	r4, r4, r3
    d300:	beq	d3a4 <ftello64@plt+0xb394>
    d304:	ldr	r8, [pc, #876]	; d678 <ftello64@plt+0xb668>
    d308:	add	r7, sp, #20
    d30c:	ldrb	r3, [r4, #1]
    d310:	ldrb	r2, [r4]
    d314:	ldrb	r1, [r4, #5]
    d318:	ldrb	lr, [r4, #2]
    d31c:	orr	r2, r2, r3, lsl #8
    d320:	ldrb	r3, [r4, #4]
    d324:	ldrb	ip, [r4, #6]
    d328:	ldrb	r0, [r4, #3]
    d32c:	orr	r3, r3, r1, lsl #8
    d330:	ldrb	r1, [r4, #7]
    d334:	orr	r3, r3, ip, lsl #16
    d338:	orr	r2, r2, lr, lsl #16
    d33c:	orr	sl, r2, r0, lsl #24
    d340:	orr	fp, r3, r1, lsl #24
    d344:	orrs	r3, sl, fp
    d348:	beq	d3cc <ftello64@plt+0xb3bc>
    d34c:	ldr	r0, [r5, #112]	; 0x70
    d350:	add	r0, r0, sl
    d354:	ldrb	r3, [r0]
    d358:	cmp	r3, #0
    d35c:	beq	d3cc <ftello64@plt+0xb3bc>
    d360:	add	r1, r9, r6
    d364:	mov	r2, #0
    d368:	b	d37c <ftello64@plt+0xb36c>
    d36c:	ldrb	r3, [r0, #1]!
    d370:	add	r2, r2, #1
    d374:	cmp	r3, #0
    d378:	beq	d3c8 <ftello64@plt+0xb3b8>
    d37c:	cmp	r3, #63	; 0x3f
    d380:	beq	d530 <ftello64@plt+0xb520>
    d384:	cmp	r3, #91	; 0x5b
    d388:	beq	d530 <ftello64@plt+0xb520>
    d38c:	cmp	r3, #42	; 0x2a
    d390:	beq	d530 <ftello64@plt+0xb520>
    d394:	ldrb	ip, [r1]
    d398:	add	r1, r1, #1
    d39c:	cmp	ip, r3
    d3a0:	beq	d36c <ftello64@plt+0xb35c>
    d3a4:	mov	r0, #0
    d3a8:	ldr	r3, [sp, #12]
    d3ac:	ldr	r2, [sp, #2076]	; 0x81c
    d3b0:	ldr	r3, [r3]
    d3b4:	cmp	r2, r3
    d3b8:	bne	d66c <ftello64@plt+0xb65c>
    d3bc:	add	sp, sp, #2080	; 0x820
    d3c0:	add	sp, sp, #4
    d3c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d3c8:	add	r6, r6, r2
    d3cc:	mov	r1, r4
    d3d0:	mov	r2, #42	; 0x2a
    d3d4:	mov	r0, r5
    d3d8:	bl	3dc8 <ftello64@plt+0x1db8>
    d3dc:	add	fp, r9, r6
    d3e0:	subs	r1, r0, #0
    d3e4:	beq	d438 <ftello64@plt+0xb428>
    d3e8:	ldr	r3, [sp, #2072]	; 0x818
    d3ec:	add	r2, r3, #1
    d3f0:	cmp	r2, r8
    d3f4:	addls	r0, sp, #2080	; 0x820
    d3f8:	addls	r3, r0, r3
    d3fc:	movls	r0, #42	; 0x2a
    d400:	strbls	r0, [r3, #-2060]	; 0xfffff7f4
    d404:	strls	r2, [sp, #2072]	; 0x818
    d408:	str	fp, [sp]
    d40c:	mov	r3, r7
    d410:	mov	r2, #0
    d414:	mov	r0, r5
    d418:	bl	cf84 <ftello64@plt+0xaf74>
    d41c:	cmp	r0, #0
    d420:	blt	d3a8 <ftello64@plt+0xb398>
    d424:	ldr	r3, [sp, #2072]	; 0x818
    d428:	cmp	r3, #0
    d42c:	beq	d548 <ftello64@plt+0xb538>
    d430:	sub	r3, r3, #1
    d434:	str	r3, [sp, #2072]	; 0x818
    d438:	mov	r1, r4
    d43c:	mov	r2, #63	; 0x3f
    d440:	mov	r0, r5
    d444:	bl	3dc8 <ftello64@plt+0x1db8>
    d448:	subs	r1, r0, #0
    d44c:	beq	d4a0 <ftello64@plt+0xb490>
    d450:	ldr	r3, [sp, #2072]	; 0x818
    d454:	add	r2, r3, #1
    d458:	cmp	r2, r8
    d45c:	addls	r0, sp, #2080	; 0x820
    d460:	addls	r3, r0, r3
    d464:	movls	r0, #63	; 0x3f
    d468:	strbls	r0, [r3, #-2060]	; 0xfffff7f4
    d46c:	strls	r2, [sp, #2072]	; 0x818
    d470:	str	fp, [sp]
    d474:	mov	r3, r7
    d478:	mov	r2, #0
    d47c:	mov	r0, r5
    d480:	bl	cf84 <ftello64@plt+0xaf74>
    d484:	cmp	r0, #0
    d488:	blt	d3a8 <ftello64@plt+0xb398>
    d48c:	ldr	r3, [sp, #2072]	; 0x818
    d490:	cmp	r3, #0
    d494:	beq	d548 <ftello64@plt+0xb538>
    d498:	sub	r3, r3, #1
    d49c:	str	r3, [sp, #2072]	; 0x818
    d4a0:	mov	r1, r4
    d4a4:	mov	r2, #91	; 0x5b
    d4a8:	mov	r0, r5
    d4ac:	bl	3dc8 <ftello64@plt+0x1db8>
    d4b0:	subs	r1, r0, #0
    d4b4:	beq	d508 <ftello64@plt+0xb4f8>
    d4b8:	ldr	r3, [sp, #2072]	; 0x818
    d4bc:	add	r2, r3, #1
    d4c0:	cmp	r2, r8
    d4c4:	addls	r0, sp, #2080	; 0x820
    d4c8:	addls	r3, r0, r3
    d4cc:	movls	r0, #91	; 0x5b
    d4d0:	strbls	r0, [r3, #-2060]	; 0xfffff7f4
    d4d4:	strls	r2, [sp, #2072]	; 0x818
    d4d8:	str	fp, [sp]
    d4dc:	mov	r3, r7
    d4e0:	mov	r2, #0
    d4e4:	mov	r0, r5
    d4e8:	bl	cf84 <ftello64@plt+0xaf74>
    d4ec:	cmp	r0, #0
    d4f0:	blt	d3a8 <ftello64@plt+0xb398>
    d4f4:	ldr	r3, [sp, #2072]	; 0x818
    d4f8:	cmp	r3, #0
    d4fc:	beq	d548 <ftello64@plt+0xb538>
    d500:	sub	r3, r3, #1
    d504:	str	r3, [sp, #2072]	; 0x818
    d508:	ldrb	r2, [fp]
    d50c:	cmp	r2, #0
    d510:	beq	d54c <ftello64@plt+0xb53c>
    d514:	mov	r1, r4
    d518:	mov	r0, r5
    d51c:	bl	3dc8 <ftello64@plt+0x1db8>
    d520:	add	r6, r6, #1
    d524:	subs	r4, r0, #0
    d528:	bne	d30c <ftello64@plt+0xb2fc>
    d52c:	b	d3a4 <ftello64@plt+0xb394>
    d530:	str	r1, [sp]
    d534:	mov	r0, r5
    d538:	mov	r1, r4
    d53c:	add	r3, sp, #20
    d540:	bl	cf84 <ftello64@plt+0xaf74>
    d544:	b	d3a8 <ftello64@plt+0xb398>
    d548:	bl	8d68 <ftello64@plt+0x6d58>
    d54c:	ldrb	r3, [r4, #17]
    d550:	ldrb	ip, [r4, #16]
    d554:	ldrb	r1, [r4, #21]
    d558:	ldrb	r0, [r4, #18]
    d55c:	orr	ip, ip, r3, lsl #8
    d560:	ldrb	r7, [r4, #22]
    d564:	ldrb	r3, [r4, #20]
    d568:	ldrb	r6, [r4, #19]
    d56c:	ldrb	lr, [r4, #23]
    d570:	orr	r3, r3, r1, lsl #8
    d574:	orr	r3, r3, r7, lsl #16
    d578:	orr	ip, ip, r0, lsl #16
    d57c:	orr	r0, ip, r6, lsl #24
    d580:	orr	r1, r3, lr, lsl #24
    d584:	orrs	r3, r0, r1
    d588:	beq	d3a4 <ftello64@plt+0xb394>
    d58c:	mov	r6, r2
    d590:	mov	sl, #0
    d594:	b	d5e8 <ftello64@plt+0xb5d8>
    d598:	ldrb	r3, [r4, #17]
    d59c:	ldrb	r2, [r4, #16]
    d5a0:	ldrb	r1, [r4, #21]
    d5a4:	ldrb	lr, [r4, #22]
    d5a8:	orr	r2, r2, r3, lsl #8
    d5ac:	ldrb	r3, [r4, #20]
    d5b0:	ldrb	r0, [r4, #18]
    d5b4:	ldrb	ip, [r4, #23]
    d5b8:	ldrb	r7, [r4, #19]
    d5bc:	orr	r3, r3, r1, lsl #8
    d5c0:	orr	r3, r3, lr, lsl #16
    d5c4:	orr	r2, r2, r0, lsl #16
    d5c8:	orr	r1, r3, ip, lsl #24
    d5cc:	mov	fp, #0
    d5d0:	add	r6, r6, #1
    d5d4:	orr	r0, r2, r7, lsl #24
    d5d8:	cmp	fp, r1
    d5dc:	cmpeq	r6, r0
    d5e0:	mov	sl, r6
    d5e4:	bcs	d3a4 <ftello64@plt+0xb394>
    d5e8:	ldr	r1, [r5, #112]	; 0x70
    d5ec:	mov	r0, r5
    d5f0:	ldrb	r7, [r1, #49]	; 0x31
    d5f4:	ldrb	ip, [r1, #50]	; 0x32
    d5f8:	ldrb	r3, [r1, #48]	; 0x30
    d5fc:	ldrb	lr, [r1, #41]	; 0x29
    d600:	ldrb	r8, [r1, #40]	; 0x28
    d604:	orr	r3, r3, r7, lsl #8
    d608:	orr	r3, r3, ip, lsl #16
    d60c:	ldrb	r7, [r1, #51]	; 0x33
    d610:	ldrb	ip, [r1, #42]	; 0x2a
    d614:	orr	r8, r8, lr, lsl #8
    d618:	ldrb	lr, [r1, #43]	; 0x2b
    d61c:	orr	r3, r3, r7, lsl #24
    d620:	orr	r8, r8, ip, lsl #16
    d624:	ldrb	r9, [r1, #33]	; 0x21
    d628:	orr	lr, r8, lr, lsl #24
    d62c:	ldrb	r8, [r4, #8]
    d630:	ldrb	r7, [r1, #34]	; 0x22
    d634:	umull	sl, fp, r3, sl
    d638:	ldrb	r3, [r1, #32]
    d63c:	ldrb	ip, [r1, #35]	; 0x23
    d640:	orr	r3, r3, r9, lsl #8
    d644:	umull	r8, r9, lr, r8
    d648:	orr	r3, r3, r7, lsl #16
    d64c:	orr	r3, r3, ip, lsl #24
    d650:	add	r2, sl, r3
    d654:	add	r1, r2, r8
    d658:	add	r1, r4, r1
    d65c:	bl	c764 <ftello64@plt+0xa754>
    d660:	cmp	r0, #0
    d664:	bge	d598 <ftello64@plt+0xb588>
    d668:	b	d3a8 <ftello64@plt+0xb398>
    d66c:	bl	1b9c <__stack_chk_fail@plt>
    d670:	andeq	r6, r1, r0, lsl #22
    d674:	andeq	r0, r0, r8, lsl r2
    d678:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    d67c:	push	{r4, r5, r6, r7, r8, lr}
    d680:	mov	r4, r3
    d684:	ldrb	r3, [r3]
    d688:	mov	r5, r2
    d68c:	mov	r6, r0
    d690:	mov	r7, r1
    d694:	ldr	r0, [r2]
    d698:	add	r1, r3, #1
    d69c:	mov	r2, #8
    d6a0:	ldrb	r8, [sp, #28]
    d6a4:	bl	1ae8 <reallocarray@plt>
    d6a8:	cmp	r0, #0
    d6ac:	beq	d74c <ftello64@plt+0xb73c>
    d6b0:	str	r0, [r5]
    d6b4:	ldr	r3, [r7]
    d6b8:	add	r3, r3, #1
    d6bc:	str	r3, [r7]
    d6c0:	ldrb	r2, [r4]
    d6c4:	ldr	r3, [r5]
    d6c8:	strb	r8, [r3, r2, lsl #3]
    d6cc:	ldrb	r2, [r4]
    d6d0:	ldr	r3, [r5]
    d6d4:	add	r3, r3, r2, lsl #3
    d6d8:	ldr	r2, [sp, #24]
    d6dc:	str	r2, [r3, #4]
    d6e0:	ldrb	r1, [r4]
    d6e4:	add	r1, r1, #1
    d6e8:	uxtb	r1, r1
    d6ec:	cmp	r1, #1
    d6f0:	strb	r1, [r4]
    d6f4:	bls	d714 <ftello64@plt+0xb704>
    d6f8:	ldr	r0, [r5]
    d6fc:	cmp	r0, #0
    d700:	beq	d728 <ftello64@plt+0xb718>
    d704:	ldr	r3, [pc, #72]	; d754 <ftello64@plt+0xb744>
    d708:	mov	r2, #8
    d70c:	add	r3, pc, r3
    d710:	bl	1f2c <qsort@plt>
    d714:	ldr	r3, [r6]
    d718:	mov	r0, #0
    d71c:	add	r3, r3, #1
    d720:	str	r3, [r6]
    d724:	pop	{r4, r5, r6, r7, r8, pc}
    d728:	ldr	r3, [pc, #40]	; d758 <ftello64@plt+0xb748>
    d72c:	ldr	r1, [pc, #40]	; d75c <ftello64@plt+0xb74c>
    d730:	ldr	r0, [pc, #40]	; d760 <ftello64@plt+0xb750>
    d734:	add	r3, pc, r3
    d738:	mov	r2, #107	; 0x6b
    d73c:	add	r3, r3, #1440	; 0x5a0
    d740:	add	r1, pc, r1
    d744:	add	r0, pc, r0
    d748:	bl	5878 <ftello64@plt+0x3868>
    d74c:	mvn	r0, #11
    d750:	pop	{r4, r5, r6, r7, r8, pc}
    d754:			; <UNDEFINED> instruction: 0xffff65d4
    d758:	andeq	r3, r0, r8, lsr r1
    d75c:	andeq	r3, r0, ip, lsl #24
    d760:	andeq	r3, r0, ip, lsl ip
    d764:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d768:	sub	sp, sp, #76	; 0x4c
    d76c:	mov	sl, r2
    d770:	ldrb	r2, [r2]
    d774:	str	r3, [sp, #40]	; 0x28
    d778:	ldrh	r3, [sp, #112]	; 0x70
    d77c:	cmp	r2, #32
    d780:	str	r0, [sp, #36]	; 0x24
    d784:	str	r3, [sp, #60]	; 0x3c
    d788:	bne	db48 <ftello64@plt+0xbb38>
    d78c:	mov	r4, r1
    d790:	mov	r0, sl
    d794:	mov	r1, #61	; 0x3d
    d798:	bl	1dac <strchr@plt>
    d79c:	subs	r5, r0, #0
    d7a0:	beq	d8c8 <ftello64@plt+0xb8b8>
    d7a4:	mov	r2, r5
    d7a8:	mov	r3, #0
    d7ac:	strb	r3, [r2], #1
    d7b0:	str	r2, [sp, #44]	; 0x2c
    d7b4:	bl	1d64 <__ctype_b_loc@plt>
    d7b8:	ldrb	r3, [sl]
    d7bc:	lsl	r3, r3, #1
    d7c0:	ldr	r1, [r0]
    d7c4:	ldrh	r3, [r1, r3]
    d7c8:	and	r3, r3, #1
    d7cc:	b	d7e8 <ftello64@plt+0xb7d8>
    d7d0:	ldrb	r3, [sl, #1]
    d7d4:	lsl	r3, r3, #1
    d7d8:	ldrh	r3, [r1, r3]
    d7dc:	ands	r3, r3, #1
    d7e0:	beq	d880 <ftello64@plt+0xb870>
    d7e4:	mov	sl, r2
    d7e8:	cmp	r3, #0
    d7ec:	add	r2, sl, #1
    d7f0:	bne	d7d0 <ftello64@plt+0xb7c0>
    d7f4:	cmp	r2, #0
    d7f8:	bne	d880 <ftello64@plt+0xb870>
    d7fc:	ldr	r3, [pc, #1192]	; dcac <ftello64@plt+0xbc9c>
    d800:	add	r3, pc, r3
    d804:	ldr	r3, [r3, #36]	; 0x24
    d808:	cmp	r3, #3
    d80c:	ble	dba8 <ftello64@plt+0xbb98>
    d810:	ldr	r2, [pc, #1176]	; dcb0 <ftello64@plt+0xbca0>
    d814:	add	r2, pc, r2
    d818:	ldr	r1, [sp, #44]	; 0x2c
    d81c:	ldr	r3, [pc, #1168]	; dcb4 <ftello64@plt+0xbca4>
    d820:	str	r1, [sp, #28]
    d824:	add	r3, pc, r3
    d828:	ldr	r0, [pc, #1160]	; dcb8 <ftello64@plt+0xbca8>
    d82c:	ldr	r1, [pc, #1160]	; dcbc <ftello64@plt+0xbcac>
    d830:	ldr	lr, [pc, #1160]	; dcc0 <ftello64@plt+0xbcb0>
    d834:	add	r3, r3, #1456	; 0x5b0
    d838:	mov	ip, #22
    d83c:	add	r0, pc, r0
    d840:	add	r3, r3, #8
    d844:	add	r1, pc, r1
    d848:	str	r2, [sp, #20]
    d84c:	str	r3, [sp, #12]
    d850:	str	r0, [sp, #16]
    d854:	str	r1, [sp, #4]
    d858:	str	sl, [sp, #24]
    d85c:	ldr	r2, [sp, #40]	; 0x28
    d860:	str	lr, [sp, #8]
    d864:	str	ip, [sp]
    d868:	ldr	r3, [sp, #116]	; 0x74
    d86c:	mov	r1, #4
    d870:	mov	r0, #0
    d874:	bl	ad40 <ftello64@plt+0x8d30>
    d878:	add	sp, sp, #76	; 0x4c
    d87c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d880:	ldr	r1, [sp, #44]	; 0x2c
    d884:	ldrb	r2, [sl, #1]
    d888:	cmp	r1, #0
    d88c:	clz	r3, r2
    d890:	lsr	r3, r3, #5
    d894:	moveq	r3, #1
    d898:	cmp	r3, #0
    d89c:	beq	d934 <ftello64@plt+0xb924>
    d8a0:	ldr	r3, [pc, #1052]	; dcc4 <ftello64@plt+0xbcb4>
    d8a4:	add	r3, pc, r3
    d8a8:	ldr	r3, [r3, #36]	; 0x24
    d8ac:	cmp	r3, #3
    d8b0:	ble	dba8 <ftello64@plt+0xbb98>
    d8b4:	cmp	r2, #0
    d8b8:	bne	dad4 <ftello64@plt+0xbac4>
    d8bc:	ldr	r2, [pc, #1028]	; dcc8 <ftello64@plt+0xbcb8>
    d8c0:	add	r2, pc, r2
    d8c4:	b	d818 <ftello64@plt+0xb808>
    d8c8:	ldr	r3, [pc, #1020]	; dccc <ftello64@plt+0xbcbc>
    d8cc:	add	r3, pc, r3
    d8d0:	ldr	r3, [r3, #36]	; 0x24
    d8d4:	cmp	r3, #3
    d8d8:	ble	dba8 <ftello64@plt+0xbb98>
    d8dc:	ldr	r3, [pc, #1004]	; dcd0 <ftello64@plt+0xbcc0>
    d8e0:	ldr	r1, [pc, #1004]	; dcd4 <ftello64@plt+0xbcc4>
    d8e4:	add	r3, pc, r3
    d8e8:	add	r3, r3, #1456	; 0x5b0
    d8ec:	add	r1, pc, r1
    d8f0:	add	r3, r3, #8
    d8f4:	ldr	ip, [pc, #988]	; dcd8 <ftello64@plt+0xbcc8>
    d8f8:	mov	r4, #448	; 0x1c0
    d8fc:	str	r3, [sp, #12]
    d900:	mov	r3, r1
    d904:	add	ip, pc, ip
    d908:	mov	lr, #22
    d90c:	stmib	sp, {r3, r4}
    d910:	str	sl, [sp, #20]
    d914:	ldr	r2, [sp, #40]	; 0x28
    d918:	str	ip, [sp, #16]
    d91c:	str	lr, [sp]
    d920:	ldr	r3, [sp, #116]	; 0x74
    d924:	mov	r1, #4
    d928:	bl	ad40 <ftello64@plt+0x8d30>
    d92c:	add	sp, sp, #76	; 0x4c
    d930:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d934:	ldrb	r1, [r5, #1]
    d938:	cmp	r1, #0
    d93c:	beq	d8a0 <ftello64@plt+0xb890>
    d940:	cmp	r4, #0
    d944:	beq	dba0 <ftello64@plt+0xbb90>
    d948:	ldr	r2, [r4]
    d94c:	subs	r1, r2, #0
    d950:	beq	dba0 <ftello64@plt+0xbb90>
    d954:	str	sl, [sp, #68]	; 0x44
    d958:	mov	sl, r1
    d95c:	add	r2, r4, #4
    d960:	str	r2, [sp, #64]	; 0x40
    d964:	str	r3, [sp, #56]	; 0x38
    d968:	ldr	r3, [sp, #36]	; 0x24
    d96c:	mov	r5, #0
    d970:	ldr	r4, [r3], #12
    d974:	str	r3, [sp, #48]	; 0x30
    d978:	ldr	r3, [sp, #36]	; 0x24
    d97c:	ldr	r9, [r4]
    d980:	add	r1, sl, r5
    d984:	ldr	fp, [r3, #4]
    d988:	ldrb	r6, [sl, r5]
    d98c:	ldr	r2, [fp]
    d990:	add	r0, r2, r9
    d994:	ldrb	r8, [r2, r9]
    d998:	cmp	r8, #0
    d99c:	beq	da68 <ftello64@plt+0xba58>
    d9a0:	cmp	r6, r8
    d9a4:	mov	r7, #0
    d9a8:	beq	dae0 <ftello64@plt+0xbad0>
    d9ac:	mov	r0, #20
    d9b0:	bl	1cec <malloc@plt>
    d9b4:	subs	r6, r0, #0
    d9b8:	beq	db70 <ftello64@plt+0xbb60>
    d9bc:	ldrb	r0, [r4, #8]
    d9c0:	ldr	r1, [r4, #12]
    d9c4:	ldr	r2, [r4, #16]
    d9c8:	ldr	ip, [r4, #4]
    d9cc:	add	r9, r9, #1
    d9d0:	str	r1, [r6, #12]
    d9d4:	strb	r0, [r6, #8]
    d9d8:	str	r2, [r6, #16]
    d9dc:	stm	r6, {r9, ip}
    d9e0:	ldr	r0, [fp]
    d9e4:	ldr	r2, [r4]
    d9e8:	mov	r1, r7
    d9ec:	add	r0, r0, r2
    d9f0:	bl	1b18 <strndup@plt>
    d9f4:	cmp	r0, #0
    d9f8:	mov	r9, r0
    d9fc:	str	r0, [sp, #52]	; 0x34
    da00:	beq	db74 <ftello64@plt+0xbb64>
    da04:	mov	r0, fp
    da08:	mov	r2, r7
    da0c:	mov	r1, r9
    da10:	bl	6688 <ftello64@plt+0x4678>
    da14:	cmp	r0, #0
    da18:	blt	db74 <ftello64@plt+0xbb64>
    da1c:	ldr	r2, [sp, #56]	; 0x38
    da20:	mov	r3, r4
    da24:	str	r2, [r4, #4]
    da28:	str	r2, [r4, #8]
    da2c:	str	r2, [r4, #12]
    da30:	str	r2, [r4, #16]
    da34:	str	r0, [r3], #8
    da38:	ldr	r0, [sp, #36]	; 0x24
    da3c:	add	r2, r4, #4
    da40:	ldr	r1, [sp, #48]	; 0x30
    da44:	stm	sp, {r6, r8}
    da48:	add	r0, r0, #8
    da4c:	bl	d67c <ftello64@plt+0xb66c>
    da50:	cmp	r0, #0
    da54:	blt	db74 <ftello64@plt+0xbb64>
    da58:	add	r5, r5, r7
    da5c:	mov	r0, r9
    da60:	bl	1b00 <free@plt>
    da64:	ldrb	r6, [sl, r5]
    da68:	cmp	r6, #0
    da6c:	beq	dc74 <ftello64@plt+0xbc64>
    da70:	ldrb	ip, [r4, #8]
    da74:	ldr	r0, [r4, #4]
    da78:	cmp	ip, #0
    da7c:	beq	dbb0 <ftello64@plt+0xbba0>
    da80:	cmp	r0, #0
    da84:	beq	db20 <ftello64@plt+0xbb10>
    da88:	mov	r1, #0
    da8c:	b	da9c <ftello64@plt+0xba8c>
    da90:	add	r1, r3, #1
    da94:	cmp	r1, ip
    da98:	bcs	dbb0 <ftello64@plt+0xbba0>
    da9c:	add	r3, ip, r1
    daa0:	lsr	r3, r3, #1
    daa4:	ldrb	r2, [r0, r3, lsl #3]
    daa8:	add	lr, r0, r3, lsl #3
    daac:	cmp	r2, r6
    dab0:	bhi	db0c <ftello64@plt+0xbafc>
    dab4:	cmp	r2, r6
    dab8:	bcc	da90 <ftello64@plt+0xba80>
    dabc:	ldr	r3, [lr, #4]
    dac0:	cmp	r3, #0
    dac4:	beq	dbb0 <ftello64@plt+0xbba0>
    dac8:	add	r5, r5, #1
    dacc:	mov	r4, r3
    dad0:	b	d978 <ftello64@plt+0xb968>
    dad4:	ldr	r2, [pc, #512]	; dcdc <ftello64@plt+0xbccc>
    dad8:	add	r2, pc, r2
    dadc:	b	d818 <ftello64@plt+0xb808>
    dae0:	ldrb	r8, [r0, #1]!
    dae4:	add	r7, r7, #1
    dae8:	add	r2, r7, r9
    daec:	cmp	r8, #0
    daf0:	add	ip, r5, r7
    daf4:	ldrb	r6, [r1, #1]!
    daf8:	beq	dc6c <ftello64@plt+0xbc5c>
    dafc:	cmp	r8, r6
    db00:	beq	dae0 <ftello64@plt+0xbad0>
    db04:	mov	r9, r2
    db08:	b	d9ac <ftello64@plt+0xb99c>
    db0c:	cmp	r3, r1
    db10:	mov	ip, r3
    db14:	bls	dbb0 <ftello64@plt+0xbba0>
    db18:	add	r3, r3, r1
    db1c:	b	daa0 <ftello64@plt+0xba90>
    db20:	ldr	r3, [pc, #440]	; dce0 <ftello64@plt+0xbcd0>
    db24:	ldr	r1, [pc, #440]	; dce4 <ftello64@plt+0xbcd4>
    db28:	add	r3, pc, r3
    db2c:	ldr	r0, [pc, #436]	; dce8 <ftello64@plt+0xbcd8>
    db30:	add	r3, r3, #1472	; 0x5c0
    db34:	mov	r2, #88	; 0x58
    db38:	add	r3, r3, #4
    db3c:	add	r1, pc, r1
    db40:	add	r0, pc, r0
    db44:	bl	5878 <ftello64@plt+0x3868>
    db48:	ldr	r3, [pc, #412]	; dcec <ftello64@plt+0xbcdc>
    db4c:	ldr	r1, [pc, #412]	; dcf0 <ftello64@plt+0xbce0>
    db50:	add	r3, pc, r3
    db54:	ldr	r0, [pc, #408]	; dcf4 <ftello64@plt+0xbce4>
    db58:	add	r3, r3, #1440	; 0x5a0
    db5c:	ldr	r2, [pc, #404]	; dcf8 <ftello64@plt+0xbce8>
    db60:	add	r3, r3, #12
    db64:	add	r1, pc, r1
    db68:	add	r0, pc, r0
    db6c:	bl	5878 <ftello64@plt+0x3868>
    db70:	str	r6, [sp, #52]	; 0x34
    db74:	ldr	r0, [sp, #52]	; 0x34
    db78:	bl	1b00 <free@plt>
    db7c:	mov	r0, r6
    db80:	bl	1b00 <free@plt>
    db84:	ldr	r3, [sp, #64]	; 0x40
    db88:	cmp	r3, #0
    db8c:	beq	dba0 <ftello64@plt+0xbb90>
    db90:	ldr	sl, [r3], #4
    db94:	cmp	sl, #0
    db98:	str	r3, [sp, #64]	; 0x40
    db9c:	bne	d968 <ftello64@plt+0xb958>
    dba0:	mov	r0, #0
    dba4:	b	d92c <ftello64@plt+0xb91c>
    dba8:	mvn	r0, #21
    dbac:	b	d92c <ftello64@plt+0xb91c>
    dbb0:	mov	r0, #20
    dbb4:	bl	1cec <malloc@plt>
    dbb8:	subs	r7, r0, #0
    dbbc:	beq	dc60 <ftello64@plt+0xbc50>
    dbc0:	add	r5, r5, #1
    dbc4:	add	sl, sl, r5
    dbc8:	mov	r0, sl
    dbcc:	bl	1d94 <strlen@plt>
    dbd0:	ldr	r5, [sp, #36]	; 0x24
    dbd4:	mov	r1, sl
    dbd8:	mov	r2, r0
    dbdc:	ldr	r0, [r5, #4]
    dbe0:	bl	6688 <ftello64@plt+0x4678>
    dbe4:	cmp	r0, #0
    dbe8:	blt	dc60 <ftello64@plt+0xbc50>
    dbec:	ldr	r3, [sp, #56]	; 0x38
    dbf0:	str	r0, [r7]
    dbf4:	str	r3, [r7, #4]
    dbf8:	str	r3, [r7, #8]
    dbfc:	str	r3, [r7, #12]
    dc00:	str	r3, [r7, #16]
    dc04:	add	r2, r4, #4
    dc08:	add	r3, r4, #8
    dc0c:	str	r6, [sp, #4]
    dc10:	str	r7, [sp]
    dc14:	add	r1, r5, #12
    dc18:	add	r0, r5, #8
    dc1c:	bl	d67c <ftello64@plt+0xb66c>
    dc20:	cmp	r0, #0
    dc24:	blt	dc60 <ftello64@plt+0xbc50>
    dc28:	ldr	r3, [sp, #116]	; 0x74
    dc2c:	add	r2, r7, #16
    dc30:	str	r3, [sp, #12]
    dc34:	ldr	r3, [sp, #60]	; 0x3c
    dc38:	add	r1, r7, #12
    dc3c:	str	r3, [sp, #8]
    dc40:	ldr	r3, [sp, #40]	; 0x28
    dc44:	mov	r0, r5
    dc48:	str	r3, [sp, #4]
    dc4c:	ldr	r3, [sp, #44]	; 0x2c
    dc50:	mov	r7, #0
    dc54:	str	r3, [sp]
    dc58:	ldr	r3, [sp, #68]	; 0x44
    dc5c:	bl	697c <ftello64@plt+0x496c>
    dc60:	mov	r0, r7
    dc64:	bl	1b00 <free@plt>
    dc68:	b	db84 <ftello64@plt+0xbb74>
    dc6c:	mov	r5, ip
    dc70:	b	da68 <ftello64@plt+0xba58>
    dc74:	ldr	r3, [sp, #116]	; 0x74
    dc78:	add	r2, r4, #16
    dc7c:	str	r3, [sp, #12]
    dc80:	ldr	r3, [sp, #60]	; 0x3c
    dc84:	add	r1, r4, #12
    dc88:	str	r3, [sp, #8]
    dc8c:	ldr	r3, [sp, #40]	; 0x28
    dc90:	ldr	r0, [sp, #36]	; 0x24
    dc94:	str	r3, [sp, #4]
    dc98:	ldr	r3, [sp, #44]	; 0x2c
    dc9c:	str	r3, [sp]
    dca0:	ldr	r3, [sp, #68]	; 0x44
    dca4:	bl	697c <ftello64@plt+0x496c>
    dca8:	b	db84 <ftello64@plt+0xbb74>
    dcac:	strdeq	r6, [r1], -ip
    dcb0:	andeq	r4, r0, r8, lsr #12
    dcb4:	andeq	r3, r0, r8, asr #32
    dcb8:	andeq	r4, r0, r4, asr #12
    dcbc:	andeq	r4, r0, r0, lsl #6
    dcc0:	andeq	r0, r0, sp, asr #3
    dcc4:	andeq	r6, r1, r8, asr r7
    dcc8:	andeq	r4, r0, ip, ror r5
    dccc:	andeq	r6, r1, r0, lsr r7
    dcd0:	andeq	r2, r0, r8, lsl #31
    dcd4:	andeq	r4, r0, r8, asr r2
    dcd8:	andeq	r4, r0, ip, asr #10
    dcdc:	andeq	r4, r0, ip, asr r3
    dce0:	andeq	r2, r0, r4, asr #26
    dce4:	andeq	r3, r0, r0, lsl r8
    dce8:	andeq	r3, r0, r0, lsr #16
    dcec:	andeq	r2, r0, ip, lsl sp
    dcf0:	andeq	r3, r0, r0, ror #31
    dcf4:	ldrdeq	r4, [r0], -r8
    dcf8:			; <UNDEFINED> instruction: 0x000001bb
    dcfc:	ldr	r2, [pc, #3516]	; eac0 <ftello64@plt+0xcab0>
    dd00:	ldr	r0, [pc, #3516]	; eac4 <ftello64@plt+0xcab4>
    dd04:	ldr	r3, [pc, #3516]	; eac8 <ftello64@plt+0xcab8>
    dd08:	add	r2, pc, r2
    dd0c:	add	r3, pc, r3
    dd10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dd14:	sub	sp, sp, #292	; 0x124
    dd18:	ldr	ip, [r2, r0]
    dd1c:	ldr	r2, [r3, #2116]	; 0x844
    dd20:	str	ip, [sp, #76]	; 0x4c
    dd24:	str	r2, [sp, #64]	; 0x40
    dd28:	ldr	r2, [ip]
    dd2c:	ldr	ip, [r3, #2120]	; 0x848
    dd30:	ldrb	r3, [r3, #2124]	; 0x84c
    dd34:	mov	r1, #20
    dd38:	mov	r0, #1
    dd3c:	str	r3, [sp, #60]	; 0x3c
    dd40:	str	ip, [sp, #68]	; 0x44
    dd44:	str	r2, [sp, #284]	; 0x11c
    dd48:	bl	1a40 <calloc@plt>
    dd4c:	subs	r3, r0, #0
    dd50:	str	r3, [sp, #48]	; 0x30
    dd54:	beq	f7e4 <ftello64@plt+0xd7d4>
    dd58:	mov	r0, #32
    dd5c:	bl	1cec <malloc@plt>
    dd60:	subs	r4, r0, #0
    dd64:	beq	f2b4 <ftello64@plt+0xd2a4>
    dd68:	mov	r1, #1
    dd6c:	mov	r0, r1
    dd70:	bl	1a40 <calloc@plt>
    dd74:	mov	r1, #16
    dd78:	mov	r7, r0
    dd7c:	mov	r0, #1
    dd80:	bl	1a40 <calloc@plt>
    dd84:	mov	r2, #32
    dd88:	mov	r1, #0
    dd8c:	mov	r6, r0
    dd90:	mov	r0, r4
    dd94:	bl	1e18 <memset@plt>
    dd98:	cmp	r6, #0
    dd9c:	clz	r3, r7
    dda0:	lsr	r3, r3, #5
    dda4:	mov	r0, #1
    dda8:	movne	r5, r3
    ddac:	moveq	r5, #1
    ddb0:	cmp	r5, #0
    ddb4:	str	r7, [r4]
    ddb8:	stmib	r4, {r0, r6}
    ddbc:	str	r0, [r4, #12]
    ddc0:	bne	f298 <ftello64@plt+0xd288>
    ddc4:	ldr	r6, [sp, #48]	; 0x30
    ddc8:	mov	r1, #20
    ddcc:	str	r4, [r6, #4]
    ddd0:	bl	1a40 <calloc@plt>
    ddd4:	cmp	r0, #0
    ddd8:	str	r0, [r6]
    dddc:	beq	f7f4 <ftello64@plt+0xd7e4>
    dde0:	ldr	r0, [r6, #8]
    dde4:	ldr	r2, [pc, #3296]	; eacc <ftello64@plt+0xcabc>
    dde8:	ldr	r1, [pc, #3296]	; ead0 <ftello64@plt+0xcac0>
    ddec:	add	r2, pc, r2
    ddf0:	add	r0, r0, #1
    ddf4:	add	r1, pc, r1
    ddf8:	mov	r3, r5
    ddfc:	add	r2, r2, #120	; 0x78
    de00:	str	r0, [r6, #8]
    de04:	b	de10 <ftello64@plt+0xbe00>
    de08:	mov	r3, r1
    de0c:	ldr	r1, [r2, #4]!
    de10:	cmp	r1, #0
    de14:	add	r1, r3, #1
    de18:	bne	de08 <ftello64@plt+0xbdf8>
    de1c:	adds	r3, r3, #2
    de20:	moveq	r0, #1
    de24:	bne	f4f4 <ftello64@plt+0xd4e4>
    de28:	bl	1cec <malloc@plt>
    de2c:	subs	r8, r0, #0
    de30:	beq	de78 <ftello64@plt+0xbe68>
    de34:	ldr	r5, [pc, #3224]	; ead4 <ftello64@plt+0xcac4>
    de38:	ldr	r0, [pc, #3224]	; ead8 <ftello64@plt+0xcac8>
    de3c:	add	r5, pc, r5
    de40:	add	r0, pc, r0
    de44:	add	r5, r5, #116	; 0x74
    de48:	mov	r4, r8
    de4c:	mov	r6, r8
    de50:	b	de60 <ftello64@plt+0xbe50>
    de54:	ldr	r0, [r5, #4]!
    de58:	cmp	r0, #0
    de5c:	beq	df04 <ftello64@plt+0xbef4>
    de60:	bl	1b90 <strdup@plt>
    de64:	cmp	r0, #0
    de68:	str	r0, [r6], #4
    de6c:	bne	de54 <ftello64@plt+0xbe44>
    de70:	mov	r0, r8
    de74:	bl	3edc <ftello64@plt+0x1ecc>
    de78:	ldr	r3, [pc, #3164]	; eadc <ftello64@plt+0xcacc>
    de7c:	add	r3, pc, r3
    de80:	ldr	r3, [r3, #36]	; 0x24
    de84:	cmp	r3, #2
    de88:	mvnle	r3, #11
    de8c:	strle	r3, [sp, #44]	; 0x2c
    de90:	bgt	f184 <ftello64@plt+0xd174>
    de94:	ldr	r3, [sp, #48]	; 0x30
    de98:	mov	r4, #0
    de9c:	ldr	r0, [r3]
    dea0:	bl	3f48 <ftello64@plt+0x1f38>
    dea4:	ldr	r3, [sp, #48]	; 0x30
    dea8:	ldr	r5, [r3, #4]
    deac:	cmp	r5, #0
    deb0:	beq	ded4 <ftello64@plt+0xbec4>
    deb4:	ldr	r0, [r5, #8]
    deb8:	cmp	r0, #0
    debc:	beq	dec4 <ftello64@plt+0xbeb4>
    dec0:	bl	3ef8 <ftello64@plt+0x1ee8>
    dec4:	ldr	r0, [r5]
    dec8:	bl	1b00 <free@plt>
    decc:	mov	r0, r5
    ded0:	bl	1b00 <free@plt>
    ded4:	ldr	r0, [sp, #48]	; 0x30
    ded8:	bl	1b00 <free@plt>
    dedc:	mov	r0, r4
    dee0:	bl	1b00 <free@plt>
    dee4:	ldr	r3, [sp, #76]	; 0x4c
    dee8:	ldr	r2, [sp, #284]	; 0x11c
    deec:	ldr	r0, [sp, #44]	; 0x2c
    def0:	ldr	r3, [r3]
    def4:	cmp	r2, r3
    def8:	bne	fb48 <ftello64@plt+0xdb38>
    defc:	add	sp, sp, #292	; 0x124
    df00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    df04:	str	r0, [r6]
    df08:	ldr	r5, [r8]
    df0c:	cmp	r5, #0
    df10:	beq	e0c4 <ftello64@plt+0xc0b4>
    df14:	ldr	r7, [sp, #64]	; 0x40
    df18:	mov	fp, r0
    df1c:	add	r6, r8, #4
    df20:	add	r3, sp, #96	; 0x60
    df24:	str	r0, [sp, #28]
    df28:	str	r3, [sp, #32]
    df2c:	str	r4, [sp, #36]	; 0x24
    df30:	ldrb	r3, [r5]
    df34:	cmp	r3, #47	; 0x2f
    df38:	bne	f2cc <ftello64@plt+0xd2bc>
    df3c:	cmp	r7, #0
    df40:	beq	f260 <ftello64@plt+0xd250>
    df44:	ldrb	r3, [r5, #1]
    df48:	cmp	r3, #47	; 0x2f
    df4c:	bne	f6b0 <ftello64@plt+0xd6a0>
    df50:	add	sl, r5, #1
    df54:	mov	r3, sl
    df58:	b	df60 <ftello64@plt+0xbf50>
    df5c:	mov	sl, r3
    df60:	ldrb	r2, [r3, #1]!
    df64:	cmp	r2, #47	; 0x2f
    df68:	beq	df5c <ftello64@plt+0xbf4c>
    df6c:	mov	r0, r7
    df70:	bl	43e8 <ftello64@plt+0x23d8>
    df74:	subs	r2, r0, #0
    df78:	beq	f1d4 <ftello64@plt+0xd1c4>
    df7c:	mov	r0, sl
    df80:	str	r2, [sp, #40]	; 0x28
    df84:	bl	1b90 <strdup@plt>
    df88:	ldr	r2, [sp, #40]	; 0x28
    df8c:	subs	r4, r0, #0
    df90:	beq	f1c4 <ftello64@plt+0xd1b4>
    df94:	ldr	r2, [sp, #32]
    df98:	mov	r1, r7
    df9c:	mov	r0, r4
    dfa0:	bl	9608 <ftello64@plt+0x75f8>
    dfa4:	cmn	r0, #2
    dfa8:	mov	sl, r0
    dfac:	beq	f170 <ftello64@plt+0xd160>
    dfb0:	cmp	r0, #0
    dfb4:	blt	f808 <ftello64@plt+0xd7f8>
    dfb8:	mov	r0, r4
    dfbc:	bl	1b00 <free@plt>
    dfc0:	ldr	r9, [sp, #96]	; 0x60
    dfc4:	mov	r1, r7
    dfc8:	mov	r0, r9
    dfcc:	bl	72fc <ftello64@plt+0x52ec>
    dfd0:	subs	r4, r0, #0
    dfd4:	beq	f6dc <ftello64@plt+0xd6cc>
    dfd8:	ldrb	r1, [r4]
    dfdc:	cmp	r1, #47	; 0x2f
    dfe0:	bne	f538 <ftello64@plt+0xd528>
    dfe4:	cmn	r4, #1
    dfe8:	beq	f538 <ftello64@plt+0xd528>
    dfec:	mov	r0, r4
    dff0:	bl	1b90 <strdup@plt>
    dff4:	mov	sl, r0
    dff8:	mov	r0, r9
    dffc:	bl	1b00 <free@plt>
    e000:	cmp	sl, #0
    e004:	beq	f530 <ftello64@plt+0xd520>
    e008:	ldr	r3, [sp, #28]
    e00c:	mov	r0, r5
    e010:	add	r9, r3, #1
    e014:	str	sl, [r8, r3, lsl #2]
    e018:	str	r9, [sp, #28]
    e01c:	bl	1b00 <free@plt>
    e020:	cmp	r6, #0
    e024:	beq	e034 <ftello64@plt+0xc024>
    e028:	ldr	r5, [r6], #4
    e02c:	cmp	r5, #0
    e030:	bne	df30 <ftello64@plt+0xbf20>
    e034:	ldr	r2, [sp, #28]
    e038:	cmp	fp, #0
    e03c:	mov	r3, #0
    e040:	ldr	r4, [sp, #36]	; 0x24
    e044:	str	r3, [r8, r2, lsl #2]
    e048:	moveq	sl, fp
    e04c:	moveq	r9, r8
    e050:	bne	de70 <ftello64@plt+0xbe60>
    e054:	ldr	fp, [r9], #4
    e058:	cmp	fp, #0
    e05c:	beq	e0c4 <ftello64@plt+0xc0b4>
    e060:	cmp	r9, #0
    e064:	mov	r6, r9
    e068:	beq	e0c4 <ftello64@plt+0xc0b4>
    e06c:	ldr	r5, [r9]
    e070:	cmp	r5, #0
    e074:	beq	e0bc <ftello64@plt+0xc0ac>
    e078:	mov	r7, r9
    e07c:	b	e08c <ftello64@plt+0xc07c>
    e080:	ldr	r5, [r7, #4]!
    e084:	cmp	r5, #0
    e088:	beq	e0bc <ftello64@plt+0xc0ac>
    e08c:	mov	r1, fp
    e090:	mov	r0, r5
    e094:	bl	1a7c <strcmp@plt>
    e098:	cmp	r0, #0
    e09c:	strne	r5, [r6]
    e0a0:	addne	r6, r6, #4
    e0a4:	bne	e080 <ftello64@plt+0xc070>
    e0a8:	mov	r0, r5
    e0ac:	bl	1b00 <free@plt>
    e0b0:	ldr	r5, [r7, #4]!
    e0b4:	cmp	r5, #0
    e0b8:	bne	e08c <ftello64@plt+0xc07c>
    e0bc:	str	sl, [r6]
    e0c0:	b	e054 <ftello64@plt+0xc044>
    e0c4:	ldr	r0, [pc, #2580]	; eae0 <ftello64@plt+0xcad0>
    e0c8:	mov	r1, #0
    e0cc:	add	r0, pc, r0
    e0d0:	add	r0, r0, #128	; 0x80
    e0d4:	bl	8540 <ftello64@plt+0x6530>
    e0d8:	subs	r5, r0, #0
    e0dc:	beq	de70 <ftello64@plt+0xbe60>
    e0e0:	ldr	r6, [pc, #2556]	; eae4 <ftello64@plt+0xcad4>
    e0e4:	ldr	r7, [sp, #64]	; 0x40
    e0e8:	add	r6, pc, r6
    e0ec:	add	r6, r6, #1488	; 0x5d0
    e0f0:	add	r6, r6, #4
    e0f4:	b	e100 <ftello64@plt+0xc0f0>
    e0f8:	cmp	r4, #0
    e0fc:	beq	e178 <ftello64@plt+0xc168>
    e100:	ldr	r3, [r4], #4
    e104:	cmp	r3, #0
    e108:	beq	e178 <ftello64@plt+0xc168>
    e10c:	mov	r2, r7
    e110:	mov	r1, #0
    e114:	mov	r0, r5
    e118:	bl	c1a4 <ftello64@plt+0xa194>
    e11c:	cmn	r0, #12
    e120:	beq	f13c <ftello64@plt+0xd12c>
    e124:	cmp	r0, #0
    e128:	bge	e0f8 <ftello64@plt+0xc0e8>
    e12c:	ldr	r3, [pc, #2484]	; eae8 <ftello64@plt+0xcad8>
    e130:	add	r3, pc, r3
    e134:	ldr	r3, [r3, #36]	; 0x24
    e138:	cmp	r3, #6
    e13c:	ble	e0f8 <ftello64@plt+0xc0e8>
    e140:	ldr	r2, [r4, #-4]
    e144:	ldr	r3, [pc, #2464]	; eaec <ftello64@plt+0xcadc>
    e148:	str	r2, [sp, #8]
    e14c:	ldr	r2, [pc, #2460]	; eaf0 <ftello64@plt+0xcae0>
    e150:	add	r3, pc, r3
    e154:	mov	r1, r0
    e158:	str	r3, [sp, #4]
    e15c:	str	r6, [sp]
    e160:	mov	r3, #168	; 0xa8
    e164:	add	r2, pc, r2
    e168:	mov	r0, #7
    e16c:	bl	9120 <ftello64@plt+0x7110>
    e170:	cmp	r4, #0
    e174:	bne	e100 <ftello64@plt+0xc0f0>
    e178:	ldrb	r3, [r5, #39]	; 0x27
    e17c:	tst	r3, #4
    e180:	beq	f154 <ftello64@plt+0xd144>
    e184:	ldr	r3, [r5, #24]
    e188:	adds	r3, r3, #1
    e18c:	moveq	r0, #1
    e190:	bne	f510 <ftello64@plt+0xd500>
    e194:	bl	1cec <malloc@plt>
    e198:	subs	r6, r0, #0
    e19c:	str	r6, [sp, #72]	; 0x48
    e1a0:	beq	f13c <ftello64@plt+0xd12c>
    e1a4:	add	fp, sp, #96	; 0x60
    e1a8:	mvn	r3, #1
    e1ac:	mov	r1, fp
    e1b0:	mov	r7, #0
    e1b4:	mov	r0, r5
    e1b8:	str	r3, [sp, #96]	; 0x60
    e1bc:	str	r7, [sp, #100]	; 0x64
    e1c0:	bl	769c <ftello64@plt+0x568c>
    e1c4:	cmn	r0, #1
    e1c8:	beq	f6d4 <ftello64@plt+0xd6c4>
    e1cc:	ldr	r4, [pc, #2336]	; eaf4 <ftello64@plt+0xcae4>
    e1d0:	sub	r9, r6, #4
    e1d4:	add	r4, pc, r4
    e1d8:	add	r6, r5, #4
    e1dc:	b	e204 <ftello64@plt+0xc1f4>
    e1e0:	cmp	r3, #2
    e1e4:	bne	f804 <ftello64@plt+0xd7f4>
    e1e8:	ldr	r3, [r0]
    e1ec:	str	r3, [r9, #4]!
    e1f0:	mov	r1, fp
    e1f4:	mov	r0, r5
    e1f8:	bl	769c <ftello64@plt+0x568c>
    e1fc:	cmn	r0, #1
    e200:	beq	e238 <ftello64@plt+0xc228>
    e204:	ldrb	r3, [r5, #39]	; 0x27
    e208:	add	r7, r7, #1
    e20c:	tst	r3, #4
    e210:	and	r3, r3, #3
    e214:	ldrne	r2, [r5, #4]
    e218:	add	r1, r4, r3, lsl #4
    e21c:	moveq	r2, r6
    e220:	ldr	r1, [r1, #72]	; 0x48
    e224:	cmp	r3, #1
    e228:	mla	r0, r1, r0, r2
    e22c:	bhi	e1e0 <ftello64@plt+0xc1d0>
    e230:	ldr	r3, [r0, #4]
    e234:	b	e1ec <ftello64@plt+0xc1dc>
    e238:	ldr	r3, [sp, #72]	; 0x48
    e23c:	add	r7, r3, r7, lsl #2
    e240:	mov	r3, #0
    e244:	str	r3, [r7]
    e248:	ldrb	r3, [r5, #39]	; 0x27
    e24c:	tst	r3, #4
    e250:	lsreq	r3, r3, #3
    e254:	ldrne	r1, [r5, #24]
    e258:	andeq	r1, r3, #7
    e25c:	cmp	r1, #1
    e260:	bls	e278 <ftello64@plt+0xc268>
    e264:	ldr	r3, [pc, #2188]	; eaf8 <ftello64@plt+0xcae8>
    e268:	mov	r2, #4
    e26c:	add	r3, pc, r3
    e270:	ldr	r0, [sp, #72]	; 0x48
    e274:	bl	1f2c <qsort@plt>
    e278:	mov	r1, #0
    e27c:	mov	r0, r5
    e280:	bl	b6b8 <ftello64@plt+0x96a8>
    e284:	mov	r0, r8
    e288:	bl	3edc <ftello64@plt+0x1ecc>
    e28c:	ldr	r3, [sp, #72]	; 0x48
    e290:	ldr	r3, [r3]
    e294:	cmp	r3, #0
    e298:	streq	r3, [sp, #44]	; 0x2c
    e29c:	beq	ec94 <ftello64@plt+0xcc84>
    e2a0:	ldr	r1, [pc, #2132]	; eafc <ftello64@plt+0xcaec>
    e2a4:	ldr	r2, [pc, #2132]	; eb00 <ftello64@plt+0xcaf0>
    e2a8:	add	r1, pc, r1
    e2ac:	add	r2, pc, r2
    e2b0:	add	r1, r1, #1520	; 0x5f0
    e2b4:	add	r1, r1, #4
    e2b8:	add	r2, r2, #1536	; 0x600
    e2bc:	str	r1, [sp, #80]	; 0x50
    e2c0:	str	r2, [sp, #84]	; 0x54
    e2c4:	mov	r0, #1
    e2c8:	ldr	r2, [sp, #72]	; 0x48
    e2cc:	mov	r1, #0
    e2d0:	str	r2, [sp, #32]
    e2d4:	strd	r0, [sp, #40]	; 0x28
    e2d8:	ldr	r2, [pc, #2084]	; eb04 <ftello64@plt+0xcaf4>
    e2dc:	add	r2, pc, r2
    e2e0:	ldr	r2, [r2, #36]	; 0x24
    e2e4:	cmp	r2, #6
    e2e8:	bgt	e9f8 <ftello64@plt+0xc9e8>
    e2ec:	ldr	r3, [sp, #32]
    e2f0:	ldr	r1, [pc, #2064]	; eb08 <ftello64@plt+0xcaf8>
    e2f4:	mov	r6, #0
    e2f8:	ldr	r0, [r3], #4
    e2fc:	add	r1, pc, r1
    e300:	str	r3, [sp, #32]
    e304:	ldr	r3, [sp, #40]	; 0x28
    e308:	str	r0, [sp, #36]	; 0x24
    e30c:	add	r3, r3, #1
    e310:	str	r6, [sp, #92]	; 0x5c
    e314:	uxth	r3, r3
    e318:	str	r3, [sp, #52]	; 0x34
    e31c:	bl	1f20 <fopen64@plt>
    e320:	subs	r8, r0, #0
    e324:	beq	ea2c <ftello64@plt+0xca1c>
    e328:	ldr	r3, [pc, #2012]	; eb0c <ftello64@plt+0xcafc>
    e32c:	mov	r5, r6
    e330:	add	r3, pc, r3
    e334:	add	r3, r3, #1536	; 0x600
    e338:	str	r3, [sp, #56]	; 0x38
    e33c:	mov	r4, #0
    e340:	mov	r1, r4
    e344:	mov	r2, fp
    e348:	mov	r0, r8
    e34c:	str	r4, [sp, #96]	; 0x60
    e350:	bl	5d58 <ftello64@plt+0x3d48>
    e354:	cmp	r0, #0
    e358:	blt	e8f0 <ftello64@plt+0xc8e0>
    e35c:	ldr	sl, [sp, #96]	; 0x60
    e360:	beq	f0c0 <ftello64@plt+0xd0b0>
    e364:	ldrb	r3, [sl]
    e368:	add	r6, r6, #1
    e36c:	cmp	r3, #35	; 0x23
    e370:	beq	e5c0 <ftello64@plt+0xc5b0>
    e374:	mov	r1, #35	; 0x23
    e378:	mov	r0, sl
    e37c:	bl	1dac <strchr@plt>
    e380:	cmp	r0, #0
    e384:	strbne	r4, [r0]
    e388:	ldrne	sl, [sp, #96]	; 0x60
    e38c:	mov	r0, sl
    e390:	bl	1d94 <strlen@plt>
    e394:	subs	r7, r0, #0
    e398:	beq	e49c <ftello64@plt+0xc48c>
    e39c:	ldr	r3, [pc, #1900]	; eb10 <ftello64@plt+0xcb00>
    e3a0:	add	r3, pc, r3
    e3a4:	str	r3, [sp, #28]
    e3a8:	bl	1d64 <__ctype_b_loc@plt>
    e3ac:	mov	r4, r0
    e3b0:	ldr	r0, [r4]
    e3b4:	add	r1, sl, r7
    e3b8:	b	e3c4 <ftello64@plt+0xc3b4>
    e3bc:	subs	r7, r2, #0
    e3c0:	beq	e49c <ftello64@plt+0xc48c>
    e3c4:	ldrb	r3, [r1, #-1]!
    e3c8:	sub	r2, r7, #1
    e3cc:	lsl	r3, r3, #1
    e3d0:	ldrh	r9, [r0, r3]
    e3d4:	ands	r9, r9, #8192	; 0x2000
    e3d8:	bne	e3bc <ftello64@plt+0xc3ac>
    e3dc:	cmp	r5, #1
    e3e0:	strb	r9, [sl, r7]
    e3e4:	beq	e5cc <ftello64@plt+0xc5bc>
    e3e8:	bcc	e6d8 <ftello64@plt+0xc6c8>
    e3ec:	cmp	r5, #2
    e3f0:	bne	e5b0 <ftello64@plt+0xc5a0>
    e3f4:	cmp	r7, #0
    e3f8:	beq	e4b8 <ftello64@plt+0xc4a8>
    e3fc:	ldr	r2, [sp, #96]	; 0x60
    e400:	ldrb	r3, [r2]
    e404:	cmp	r3, #32
    e408:	beq	e968 <ftello64@plt+0xc958>
    e40c:	ldr	r3, [pc, #1792]	; eb14 <ftello64@plt+0xcb04>
    e410:	add	r3, pc, r3
    e414:	ldr	r3, [r3, #36]	; 0x24
    e418:	cmp	r3, #3
    e41c:	bgt	e81c <ftello64@plt+0xc80c>
    e420:	ldr	r0, [sp, #92]	; 0x5c
    e424:	bl	3ea4 <ftello64@plt+0x1e94>
    e428:	mov	r5, #0
    e42c:	ldr	r0, [sp, #96]	; 0x60
    e430:	bl	1b00 <free@plt>
    e434:	mov	r1, r5
    e438:	mov	r2, fp
    e43c:	mov	r0, r8
    e440:	str	r5, [sp, #96]	; 0x60
    e444:	bl	5d58 <ftello64@plt+0x3d48>
    e448:	cmp	r0, #0
    e44c:	blt	e8f0 <ftello64@plt+0xc8e0>
    e450:	ldr	sl, [sp, #96]	; 0x60
    e454:	beq	f094 <ftello64@plt+0xd084>
    e458:	ldrb	r3, [sl]
    e45c:	add	r6, r6, #1
    e460:	cmp	r3, #35	; 0x23
    e464:	beq	e5c0 <ftello64@plt+0xc5b0>
    e468:	mov	r1, #35	; 0x23
    e46c:	mov	r0, sl
    e470:	bl	1dac <strchr@plt>
    e474:	subs	r4, r0, #0
    e478:	beq	ea50 <ftello64@plt+0xca40>
    e47c:	strb	r5, [r4]
    e480:	ldr	sl, [sp, #96]	; 0x60
    e484:	mov	r0, sl
    e488:	bl	1d94 <strlen@plt>
    e48c:	subs	r7, r0, #0
    e490:	bne	e3a8 <ftello64@plt+0xc398>
    e494:	strb	r7, [sl]
    e498:	b	e534 <ftello64@plt+0xc524>
    e49c:	mov	r3, #0
    e4a0:	cmp	r5, #1
    e4a4:	strb	r3, [sl]
    e4a8:	beq	e674 <ftello64@plt+0xc664>
    e4ac:	bcc	e534 <ftello64@plt+0xc524>
    e4b0:	cmp	r5, #2
    e4b4:	bne	e5b0 <ftello64@plt+0xc5a0>
    e4b8:	ldr	r0, [sp, #92]	; 0x5c
    e4bc:	bl	3ea4 <ftello64@plt+0x1e94>
    e4c0:	mov	r5, #0
    e4c4:	ldr	r0, [sp, #96]	; 0x60
    e4c8:	bl	1b00 <free@plt>
    e4cc:	mov	r1, r5
    e4d0:	mov	r2, fp
    e4d4:	mov	r0, r8
    e4d8:	str	r5, [sp, #96]	; 0x60
    e4dc:	bl	5d58 <ftello64@plt+0x3d48>
    e4e0:	cmp	r0, #0
    e4e4:	blt	e8f0 <ftello64@plt+0xc8e0>
    e4e8:	ldr	sl, [sp, #96]	; 0x60
    e4ec:	beq	f094 <ftello64@plt+0xd084>
    e4f0:	ldrb	r3, [sl]
    e4f4:	add	r6, r6, #1
    e4f8:	cmp	r3, #35	; 0x23
    e4fc:	beq	e5c0 <ftello64@plt+0xc5b0>
    e500:	mov	r1, #35	; 0x23
    e504:	mov	r0, sl
    e508:	bl	1dac <strchr@plt>
    e50c:	subs	r4, r0, #0
    e510:	beq	e800 <ftello64@plt+0xc7f0>
    e514:	strb	r5, [r4]
    e518:	ldr	sl, [sp, #96]	; 0x60
    e51c:	mov	r0, sl
    e520:	bl	1d94 <strlen@plt>
    e524:	cmp	r0, #0
    e528:	mov	r7, r0
    e52c:	bne	e39c <ftello64@plt+0xc38c>
    e530:	strb	r0, [sl]
    e534:	mov	r4, #0
    e538:	ldr	r0, [sp, #96]	; 0x60
    e53c:	bl	1b00 <free@plt>
    e540:	mov	r2, fp
    e544:	mov	r1, #0
    e548:	mov	r0, r8
    e54c:	str	r4, [sp, #96]	; 0x60
    e550:	bl	5d58 <ftello64@plt+0x3d48>
    e554:	cmp	r0, #0
    e558:	blt	e8f0 <ftello64@plt+0xc8e0>
    e55c:	ldr	sl, [sp, #96]	; 0x60
    e560:	beq	f094 <ftello64@plt+0xd084>
    e564:	ldrb	r3, [sl]
    e568:	add	r6, r6, #1
    e56c:	cmp	r3, #35	; 0x23
    e570:	beq	e5bc <ftello64@plt+0xc5ac>
    e574:	mov	r1, #35	; 0x23
    e578:	mov	r0, sl
    e57c:	bl	1dac <strchr@plt>
    e580:	cmp	r0, #0
    e584:	beq	ea68 <ftello64@plt+0xca58>
    e588:	strb	r4, [r0]
    e58c:	ldr	sl, [sp, #96]	; 0x60
    e590:	mov	r5, #0
    e594:	mov	r0, sl
    e598:	bl	1d94 <strlen@plt>
    e59c:	cmp	r0, r5
    e5a0:	mov	r7, r0
    e5a4:	bne	e39c <ftello64@plt+0xc38c>
    e5a8:	strb	r0, [sl]
    e5ac:	b	e538 <ftello64@plt+0xc528>
    e5b0:	ldr	r0, [sp, #96]	; 0x60
    e5b4:	bl	1b00 <free@plt>
    e5b8:	b	e33c <ftello64@plt+0xc32c>
    e5bc:	mov	r5, #0
    e5c0:	mov	r0, sl
    e5c4:	bl	1b00 <free@plt>
    e5c8:	b	e33c <ftello64@plt+0xc32c>
    e5cc:	cmp	r7, #0
    e5d0:	mov	r4, r9
    e5d4:	add	r7, sp, #92	; 0x5c
    e5d8:	beq	e674 <ftello64@plt+0xc664>
    e5dc:	ldr	sl, [sp, #96]	; 0x60
    e5e0:	ldrb	r3, [sl]
    e5e4:	cmp	r3, #32
    e5e8:	beq	e864 <ftello64@plt+0xc854>
    e5ec:	mov	r0, sl
    e5f0:	bl	1b90 <strdup@plt>
    e5f4:	subs	r1, r0, #0
    e5f8:	beq	f4ec <ftello64@plt+0xd4dc>
    e5fc:	mov	r0, r7
    e600:	bl	47d0 <ftello64@plt+0x27c0>
    e604:	cmp	r0, #0
    e608:	blt	e8f0 <ftello64@plt+0xc8e0>
    e60c:	ldr	r0, [sp, #96]	; 0x60
    e610:	bl	1b00 <free@plt>
    e614:	mov	r1, r9
    e618:	mov	r2, fp
    e61c:	mov	r0, r8
    e620:	str	r9, [sp, #96]	; 0x60
    e624:	bl	5d58 <ftello64@plt+0x3d48>
    e628:	cmp	r0, #0
    e62c:	blt	e8f0 <ftello64@plt+0xc8e0>
    e630:	ldr	sl, [sp, #96]	; 0x60
    e634:	beq	f4e0 <ftello64@plt+0xd4d0>
    e638:	ldrb	r3, [sl]
    e63c:	add	r6, r6, #1
    e640:	cmp	r3, #35	; 0x23
    e644:	beq	e5c0 <ftello64@plt+0xc5b0>
    e648:	mov	r1, #35	; 0x23
    e64c:	mov	r0, sl
    e650:	bl	1dac <strchr@plt>
    e654:	cmp	r0, #0
    e658:	strbne	r4, [r0]
    e65c:	ldrne	sl, [sp, #96]	; 0x60
    e660:	mov	r0, sl
    e664:	bl	1d94 <strlen@plt>
    e668:	subs	r7, r0, #0
    e66c:	bne	e3a8 <ftello64@plt+0xc398>
    e670:	strb	r7, [sl]
    e674:	ldr	r3, [pc, #1180]	; eb18 <ftello64@plt+0xcb08>
    e678:	add	r3, pc, r3
    e67c:	ldr	r3, [r3, #36]	; 0x24
    e680:	cmp	r3, #3
    e684:	ble	e4b8 <ftello64@plt+0xc4a8>
    e688:	ldr	r3, [pc, #1164]	; eb1c <ftello64@plt+0xcb0c>
    e68c:	ldr	r2, [pc, #1164]	; eb20 <ftello64@plt+0xcb10>
    e690:	add	r3, pc, r3
    e694:	add	r2, pc, r2
    e698:	add	r3, r3, #1536	; 0x600
    e69c:	ldr	r1, [pc, #1152]	; eb24 <ftello64@plt+0xcb14>
    e6a0:	ldr	ip, [pc, #1152]	; eb28 <ftello64@plt+0xcb18>
    e6a4:	mov	r0, #22
    e6a8:	str	r3, [sp, #12]
    e6ac:	mov	r3, r2
    e6b0:	add	r1, pc, r1
    e6b4:	stm	sp, {r0, r3}
    e6b8:	str	r1, [sp, #16]
    e6bc:	str	ip, [sp, #8]
    e6c0:	mov	r3, r6
    e6c4:	ldr	r2, [sp, #36]	; 0x24
    e6c8:	mov	r1, #4
    e6cc:	mov	r0, #0
    e6d0:	bl	ad40 <ftello64@plt+0x8d30>
    e6d4:	b	e4b8 <ftello64@plt+0xc4a8>
    e6d8:	ldr	sl, [sp, #96]	; 0x60
    e6dc:	ldrb	r3, [sl]
    e6e0:	cmp	r3, #32
    e6e4:	bne	e76c <ftello64@plt+0xc75c>
    e6e8:	ldr	r3, [sp, #28]
    e6ec:	ldr	r3, [r3, #36]	; 0x24
    e6f0:	cmp	r3, #3
    e6f4:	movle	r0, sl
    e6f8:	bgt	ea70 <ftello64@plt+0xca60>
    e6fc:	bl	1b00 <free@plt>
    e700:	mov	r2, fp
    e704:	mov	r1, r9
    e708:	mov	r0, r8
    e70c:	str	r9, [sp, #96]	; 0x60
    e710:	bl	5d58 <ftello64@plt+0x3d48>
    e714:	cmp	r0, #0
    e718:	blt	e8f0 <ftello64@plt+0xc8e0>
    e71c:	ldr	sl, [sp, #96]	; 0x60
    e720:	beq	f094 <ftello64@plt+0xd084>
    e724:	ldrb	r3, [sl]
    e728:	add	r6, r6, #1
    e72c:	cmp	r3, #35	; 0x23
    e730:	beq	e5c0 <ftello64@plt+0xc5b0>
    e734:	mov	r1, #35	; 0x23
    e738:	mov	r0, sl
    e73c:	bl	1dac <strchr@plt>
    e740:	cmp	r0, #0
    e744:	beq	e38c <ftello64@plt+0xc37c>
    e748:	strb	r9, [r0]
    e74c:	ldr	sl, [sp, #96]	; 0x60
    e750:	mov	r0, sl
    e754:	bl	1d94 <strlen@plt>
    e758:	subs	r7, r0, #0
    e75c:	bne	e3b0 <ftello64@plt+0xc3a0>
    e760:	mov	r3, #0
    e764:	strb	r3, [sl]
    e768:	b	e534 <ftello64@plt+0xc524>
    e76c:	mov	r0, sl
    e770:	bl	1b90 <strdup@plt>
    e774:	subs	r1, r0, #0
    e778:	beq	f4ec <ftello64@plt+0xd4dc>
    e77c:	add	r0, sp, #92	; 0x5c
    e780:	bl	47d0 <ftello64@plt+0x27c0>
    e784:	cmp	r0, #0
    e788:	blt	e8f0 <ftello64@plt+0xc8e0>
    e78c:	ldr	r0, [sp, #96]	; 0x60
    e790:	bl	1b00 <free@plt>
    e794:	mov	r1, r9
    e798:	mov	r2, fp
    e79c:	mov	r0, r8
    e7a0:	str	r9, [sp, #96]	; 0x60
    e7a4:	bl	5d58 <ftello64@plt+0x3d48>
    e7a8:	cmp	r0, #0
    e7ac:	blt	e8f0 <ftello64@plt+0xc8e0>
    e7b0:	ldr	sl, [sp, #96]	; 0x60
    e7b4:	beq	f4e0 <ftello64@plt+0xd4d0>
    e7b8:	ldrb	r3, [sl]
    e7bc:	add	r6, r6, #1
    e7c0:	cmp	r3, #35	; 0x23
    e7c4:	beq	f12c <ftello64@plt+0xd11c>
    e7c8:	mov	r1, #35	; 0x23
    e7cc:	mov	r0, sl
    e7d0:	bl	1dac <strchr@plt>
    e7d4:	cmp	r0, #0
    e7d8:	beq	f0b8 <ftello64@plt+0xd0a8>
    e7dc:	mov	r3, #0
    e7e0:	strb	r3, [r0]
    e7e4:	ldr	sl, [sp, #96]	; 0x60
    e7e8:	mov	r0, sl
    e7ec:	bl	1d94 <strlen@plt>
    e7f0:	subs	r7, r0, #0
    e7f4:	beq	e670 <ftello64@plt+0xc660>
    e7f8:	mov	r5, #1
    e7fc:	b	e3b0 <ftello64@plt+0xc3a0>
    e800:	mov	r0, sl
    e804:	bl	1d94 <strlen@plt>
    e808:	mov	r5, r4
    e80c:	cmp	r0, #0
    e810:	mov	r7, r0
    e814:	bne	e39c <ftello64@plt+0xc38c>
    e818:	b	e530 <ftello64@plt+0xc520>
    e81c:	ldr	r3, [pc, #776]	; eb2c <ftello64@plt+0xcb1c>
    e820:	ldr	lr, [pc, #776]	; eb30 <ftello64@plt+0xcb20>
    e824:	ldr	r1, [pc, #776]	; eb34 <ftello64@plt+0xcb24>
    e828:	add	r3, pc, r3
    e82c:	str	r2, [sp, #20]
    e830:	ldr	r2, [sp, #56]	; 0x38
    e834:	add	r1, pc, r1
    e838:	mov	ip, #22
    e83c:	str	r2, [sp, #12]
    e840:	str	r1, [sp, #16]
    e844:	stmib	sp, {r3, lr}
    e848:	mov	r0, r9
    e84c:	str	ip, [sp]
    e850:	mov	r3, r6
    e854:	ldr	r2, [sp, #36]	; 0x24
    e858:	mov	r1, #4
    e85c:	bl	ad40 <ftello64@plt+0x8d30>
    e860:	b	e420 <ftello64@plt+0xc410>
    e864:	ldr	r3, [sp, #40]	; 0x28
    e868:	ldr	r1, [sp, #92]	; 0x5c
    e86c:	mov	r2, sl
    e870:	str	r3, [sp]
    e874:	str	r6, [sp, #4]
    e878:	ldr	r3, [sp, #36]	; 0x24
    e87c:	ldr	r0, [sp, #48]	; 0x30
    e880:	bl	d764 <ftello64@plt+0xb754>
    e884:	ldr	r0, [sp, #96]	; 0x60
    e888:	bl	1b00 <free@plt>
    e88c:	mov	r2, fp
    e890:	mov	r1, r9
    e894:	mov	r0, r8
    e898:	str	r9, [sp, #96]	; 0x60
    e89c:	bl	5d58 <ftello64@plt+0x3d48>
    e8a0:	cmp	r0, #0
    e8a4:	blt	e8f0 <ftello64@plt+0xc8e0>
    e8a8:	ldr	sl, [sp, #96]	; 0x60
    e8ac:	beq	f094 <ftello64@plt+0xd084>
    e8b0:	ldrb	r3, [sl]
    e8b4:	add	r6, r6, #1
    e8b8:	cmp	r3, #35	; 0x23
    e8bc:	beq	f160 <ftello64@plt+0xd150>
    e8c0:	mov	r1, #35	; 0x23
    e8c4:	mov	r0, sl
    e8c8:	bl	1dac <strchr@plt>
    e8cc:	cmp	r0, #0
    e8d0:	strbne	r9, [r0]
    e8d4:	ldrne	sl, [sp, #96]	; 0x60
    e8d8:	mov	r0, sl
    e8dc:	bl	1d94 <strlen@plt>
    e8e0:	subs	r7, r0, #0
    e8e4:	beq	f508 <ftello64@plt+0xd4f8>
    e8e8:	mov	r5, #2
    e8ec:	b	e3a8 <ftello64@plt+0xc398>
    e8f0:	ldr	sl, [sp, #96]	; 0x60
    e8f4:	mov	r3, r0
    e8f8:	mov	r0, sl
    e8fc:	str	r3, [sp, #28]
    e900:	bl	1b00 <free@plt>
    e904:	ldr	r4, [sp, #60]	; 0x3c
    e908:	ldr	r3, [sp, #28]
    e90c:	ldr	r0, [sp, #92]	; 0x5c
    e910:	cmp	r0, #0
    e914:	beq	e924 <ftello64@plt+0xc914>
    e918:	str	r3, [sp, #28]
    e91c:	bl	3edc <ftello64@plt+0x1ecc>
    e920:	ldr	r3, [sp, #28]
    e924:	mov	r0, r8
    e928:	str	r3, [sp, #28]
    e92c:	bl	cac0 <ftello64@plt+0xaab0>
    e930:	ldr	r3, [sp, #28]
    e934:	ldr	r2, [sp, #44]	; 0x2c
    e938:	cmp	r4, #0
    e93c:	movne	r2, r3
    e940:	str	r2, [sp, #44]	; 0x2c
    e944:	ldr	r3, [sp, #32]
    e948:	cmp	r3, #0
    e94c:	beq	ec94 <ftello64@plt+0xcc84>
    e950:	ldr	r3, [r3]
    e954:	cmp	r3, #0
    e958:	beq	ec94 <ftello64@plt+0xcc84>
    e95c:	ldr	r2, [sp, #52]	; 0x34
    e960:	str	r2, [sp, #40]	; 0x28
    e964:	b	e2d8 <ftello64@plt+0xc2c8>
    e968:	ldr	r3, [sp, #40]	; 0x28
    e96c:	ldr	r1, [sp, #92]	; 0x5c
    e970:	str	r3, [sp]
    e974:	str	r6, [sp, #4]
    e978:	ldr	r3, [sp, #36]	; 0x24
    e97c:	ldr	r0, [sp, #48]	; 0x30
    e980:	bl	d764 <ftello64@plt+0xb754>
    e984:	ldr	r0, [sp, #96]	; 0x60
    e988:	bl	1b00 <free@plt>
    e98c:	mov	r1, r9
    e990:	mov	r2, fp
    e994:	mov	r0, r8
    e998:	str	r9, [sp, #96]	; 0x60
    e99c:	bl	5d58 <ftello64@plt+0x3d48>
    e9a0:	cmp	r0, #0
    e9a4:	blt	e8f0 <ftello64@plt+0xc8e0>
    e9a8:	ldr	sl, [sp, #96]	; 0x60
    e9ac:	beq	f094 <ftello64@plt+0xd084>
    e9b0:	ldrb	r3, [sl]
    e9b4:	add	r6, r6, #1
    e9b8:	cmp	r3, #35	; 0x23
    e9bc:	beq	e5c0 <ftello64@plt+0xc5b0>
    e9c0:	mov	r1, #35	; 0x23
    e9c4:	mov	r0, sl
    e9c8:	bl	1dac <strchr@plt>
    e9cc:	cmp	r0, #0
    e9d0:	movne	r3, #0
    e9d4:	strbne	r3, [r0]
    e9d8:	ldrne	sl, [sp, #96]	; 0x60
    e9dc:	mov	r0, sl
    e9e0:	bl	1d94 <strlen@plt>
    e9e4:	cmp	r0, #0
    e9e8:	mov	r7, r0
    e9ec:	bne	e3a8 <ftello64@plt+0xc398>
    e9f0:	strb	r0, [sl]
    e9f4:	b	e4b8 <ftello64@plt+0xc4a8>
    e9f8:	ldr	r2, [pc, #312]	; eb38 <ftello64@plt+0xcb28>
    e9fc:	str	r3, [sp, #8]
    ea00:	add	r2, pc, r2
    ea04:	ldr	r3, [sp, #80]	; 0x50
    ea08:	str	r2, [sp, #4]
    ea0c:	ldr	r2, [pc, #296]	; eb3c <ftello64@plt+0xcb2c>
    ea10:	str	r3, [sp]
    ea14:	add	r2, pc, r2
    ea18:	ldr	r3, [pc, #288]	; eb40 <ftello64@plt+0xcb30>
    ea1c:	mov	r1, #0
    ea20:	mov	r0, #7
    ea24:	bl	9120 <ftello64@plt+0x7110>
    ea28:	b	e2ec <ftello64@plt+0xc2dc>
    ea2c:	bl	1de8 <__errno_location@plt>
    ea30:	ldr	r2, [sp, #60]	; 0x3c
    ea34:	ldr	r4, [r0]
    ea38:	cmp	r4, r6
    ea3c:	movle	r2, #0
    ea40:	andgt	r2, r2, #1
    ea44:	rsb	r3, r4, #0
    ea48:	mov	r4, r2
    ea4c:	b	e90c <ftello64@plt+0xc8fc>
    ea50:	mov	r0, sl
    ea54:	bl	1d94 <strlen@plt>
    ea58:	subs	r7, r0, #0
    ea5c:	beq	e494 <ftello64@plt+0xc484>
    ea60:	mov	r5, r4
    ea64:	b	e3a8 <ftello64@plt+0xc398>
    ea68:	mov	r5, r0
    ea6c:	b	e38c <ftello64@plt+0xc37c>
    ea70:	ldr	r2, [pc, #204]	; eb44 <ftello64@plt+0xcb34>
    ea74:	ldr	r3, [pc, #204]	; eb48 <ftello64@plt+0xcb38>
    ea78:	ldr	ip, [sp, #84]	; 0x54
    ea7c:	add	r2, pc, r2
    ea80:	add	r3, pc, r3
    ea84:	mov	r0, #520	; 0x208
    ea88:	mov	r1, #22
    ea8c:	str	r2, [sp, #16]
    ea90:	str	r3, [sp, #4]
    ea94:	str	r0, [sp, #8]
    ea98:	str	r1, [sp]
    ea9c:	str	sl, [sp, #20]
    eaa0:	str	ip, [sp, #12]
    eaa4:	mov	r3, r6
    eaa8:	ldr	r2, [sp, #36]	; 0x24
    eaac:	mov	r1, #4
    eab0:	mov	r0, r9
    eab4:	bl	ad40 <ftello64@plt+0x8d30>
    eab8:	ldr	r0, [sp, #96]	; 0x60
    eabc:	b	e6fc <ftello64@plt+0xc6ec>
    eac0:	andeq	r6, r1, r0, lsr #1
    eac4:	andeq	r0, r0, r8, lsl r2
    eac8:	andeq	r6, r1, r0, asr #7
    eacc:	andeq	r5, r1, r4, ror #24
    ead0:	andeq	r4, r0, ip, lsr #1
    ead4:	andeq	r5, r1, r4, lsl ip
    ead8:	andeq	r4, r0, r4, ror r0
    eadc:	andeq	r6, r1, r0, lsl #3
    eae0:	andeq	r5, r1, r4, lsl #19
    eae4:	andeq	r2, r0, r4, lsl #15
    eae8:	andeq	r5, r1, ip, asr #29
    eaec:	andeq	r3, r0, r4, lsl #27
    eaf0:	muleq	r0, r0, fp
    eaf4:	andeq	r5, r1, ip, ror r8
    eaf8:			; <UNDEFINED> instruction: 0xffff6608
    eafc:	andeq	r2, r0, r4, asr #11
    eb00:	andeq	r2, r0, r0, asr #11
    eb04:	andeq	r5, r1, r0, lsr #26
    eb08:	andeq	r4, r0, r8, asr r7
    eb0c:	andeq	r2, r0, ip, lsr r5
    eb10:	andeq	r5, r1, ip, asr ip
    eb14:	andeq	r5, r1, ip, ror #23
    eb18:	andeq	r5, r1, r4, lsl #19
    eb1c:	ldrdeq	r2, [r0], -ip
    eb20:			; <UNDEFINED> instruction: 0x000034b0
    eb24:	andeq	r3, r0, ip, asr #17
    eb28:	andeq	r0, r0, sp, lsl r2
    eb2c:	andeq	r3, r0, ip, lsl r3
    eb30:	andeq	r0, r0, r2, asr #4
    eb34:	andeq	r3, r0, r0, lsl #15
    eb38:	andeq	r3, r0, r8, lsr #10
    eb3c:	andeq	r3, r0, r0, lsr r1
    eb40:	andeq	r0, r0, r9, ror r2
    eb44:	andeq	r3, r0, r0, asr #9
    eb48:	andeq	r3, r0, r4, asr #1
    eb4c:	andeq	r5, r1, r0, asr #6
    eb50:	strdeq	r3, [r0], -r8
    eb54:	subpl	r5, ip, fp, asr #6
    eb58:	ldmdami	r2, {r3, r6, fp, lr}^
    eb5c:	andeq	r2, r0, r0, lsr #6
    eb60:	ldrdeq	r3, [r0], -r4
    eb64:	andeq	r3, r0, r4, asr #5
    eb68:	andeq	r3, r0, ip, lsl #4
    eb6c:	andeq	r5, r1, r8, ror #1
    eb70:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    eb74:	andeq	r4, r1, r8, lsr #30
    eb78:	andeq	r1, r0, r0, lsl #15
    eb7c:	andeq	r2, r0, r0, lsl #29
    eb80:	andeq	r2, r0, r0, asr #20
    eb84:	andeq	r0, r0, r2, asr r2
    eb88:	andeq	r1, r0, r0, ror #13
    eb8c:	andeq	r2, r0, r4, ror sp
    eb90:	muleq	r0, ip, r9
    eb94:	andeq	r0, r0, r6, ror r2
    eb98:	andeq	r2, r0, r8, ror #23
    eb9c:	andeq	r1, r0, r8, ror r5
    eba0:	andeq	r2, r0, r0, asr #16
    eba4:	strdeq	r2, [r0], -r0
    eba8:	andeq	r0, r0, r1, lsl #5
    ebac:	andeq	r2, r0, r4, asr #25
    ebb0:	andeq	r0, r0, r3, lsl #5
    ebb4:	andeq	r2, r0, r4, lsr #25
    ebb8:	andeq	r0, r0, r5, lsl #5
    ebbc:	andeq	r2, r0, r4, lsl #25
    ebc0:	andeq	r0, r0, r7, lsl #5
    ebc4:	andeq	r2, r0, r4, ror #24
    ebc8:	andeq	r0, r0, r9, lsl #5
    ebcc:	andeq	r4, r1, r8, asr #23
    ebd0:	andeq	r1, r0, r8, lsl r4
    ebd4:	andeq	r2, r0, r4, ror #13
    ebd8:	andeq	r2, r0, r4, lsr #24
    ebdc:	andeq	r0, r0, fp, lsl #5
    ebe0:	andeq	r2, r0, r4, lsl #24
    ebe4:	andeq	r0, r0, sp, lsl #5
    ebe8:	andeq	r1, r0, r8, lsl r3
    ebec:	andeq	r2, r0, r8, lsr #25
    ebf0:	andeq	r2, r0, ip, asr #11
    ebf4:	muleq	r0, r6, r2
    ebf8:			; <UNDEFINED> instruction: 0x000149b0
    ebfc:	strdeq	r1, [r0], -ip
    ec00:	andeq	r2, r0, ip, lsr #23
    ec04:	andeq	r2, r0, r4, ror #3
    ec08:	andeq	r4, r1, ip, lsl #17
    ec0c:	andeq	r4, r1, r4, ror r8
    ec10:	andeq	r1, r0, ip, lsr #32
    ec14:	andeq	r2, r0, ip, lsr r9
    ec18:	ldrdeq	r2, [r0], -r4
    ec1c:	andeq	r0, r0, r9, lsr #3
    ec20:	andeq	r4, r1, r8, ror r7
    ec24:	andeq	r0, r0, r0, asr #31
    ec28:	strdeq	r2, [r0], -r8
    ec2c:	andeq	r2, r0, r8, ror #4
    ec30:	andeq	r0, r0, fp, lsr #3
    ec34:	andeq	r4, r1, ip, lsl #14
    ec38:			; <UNDEFINED> instruction: 0x000028b4
    ec3c:	andeq	r0, r0, r4, asr pc
    ec40:	andeq	r2, r0, r8, lsl #4
    ec44:			; <UNDEFINED> instruction: 0x000146b0
    ec48:	andeq	r0, r0, r4, lsl #30
    ec4c:	andeq	r2, r0, r0, ror r8
    ec50:			; <UNDEFINED> instruction: 0x000021b8
    ec54:	andeq	r0, r0, sp, lsr #3
    ec58:	andeq	r0, r0, r4, asr #29
    ec5c:	andeq	r2, r0, ip, lsl #3
    ec60:	andeq	r2, r0, r4, asr #14
    ec64:	andeq	r0, r0, r3, lsr #3
    ec68:	andeq	r2, r0, r0, lsr #14
    ec6c:	andeq	r2, r0, r4, lsl #14
    ec70:	andeq	r0, r0, r5, lsr #3
    ec74:	ldrdeq	r2, [r0], -r4
    ec78:	andeq	r0, r0, ip, ror #27
    ec7c:	andeq	r2, r0, r0, lsr #1
    ec80:	andeq	r0, r0, r7, lsr #3
    ec84:	andeq	r1, r0, ip, ror #20
    ec88:	andeq	r0, r0, r4, lsl #26
    ec8c:	strdeq	r1, [r0], -ip
    ec90:	andeq	r1, r0, r0, asr #19
    ec94:	ldr	r3, [sp, #48]	; 0x30
    ec98:	ldr	r4, [r3, #4]
    ec9c:	cmp	r4, #0
    eca0:	beq	ecb8 <ftello64@plt+0xcca8>
    eca4:	ldr	r0, [r4, #8]
    eca8:	cmp	r0, #0
    ecac:	beq	ecb8 <ftello64@plt+0xcca8>
    ecb0:	bl	3ef8 <ftello64@plt+0x1ee8>
    ecb4:	str	r0, [r4, #8]
    ecb8:	ldr	r5, [pc, #-372]	; eb4c <ftello64@plt+0xcb3c>
    ecbc:	add	r5, pc, r5
    ecc0:	ldr	r3, [r5, #36]	; 0x24
    ecc4:	cmp	r3, #6
    ecc8:	bgt	f2ec <ftello64@plt+0xd2dc>
    eccc:	ldr	r3, [sp, #68]	; 0x44
    ecd0:	cmp	r3, #0
    ecd4:	beq	f2dc <ftello64@plt+0xd2cc>
    ecd8:	ldr	r2, [pc, #-400]	; eb50 <ftello64@plt+0xcb40>
    ecdc:	ldrd	r0, [sp, #64]	; 0x40
    ece0:	mvn	r3, #0
    ece4:	add	r2, pc, r2
    ece8:	bl	64f8 <ftello64@plt+0x44e8>
    ecec:	subs	r4, r0, #0
    ecf0:	beq	f81c <ftello64@plt+0xd80c>
    ecf4:	bl	a0cc <ftello64@plt+0x80bc>
    ecf8:	mov	r2, #40	; 0x28
    ecfc:	mov	r1, #0
    ed00:	mov	r0, fp
    ed04:	bl	1e18 <memset@plt>
    ed08:	ldr	r5, [sp, #48]	; 0x30
    ed0c:	mov	r2, #64	; 0x40
    ed10:	mov	r1, #0
    ed14:	add	r0, sp, #220	; 0xdc
    ed18:	str	r5, [sp, #100]	; 0x64
    ed1c:	bl	1e18 <memset@plt>
    ed20:	ldr	r2, [pc, #-468]	; eb54 <ftello64@plt+0xcb44>
    ed24:	ldr	r3, [pc, #-468]	; eb58 <ftello64@plt+0xcb48>
    ed28:	mov	r0, #80	; 0x50
    ed2c:	mov	r1, #0
    ed30:	str	r2, [sp, #204]	; 0xcc
    ed34:	strd	r0, [sp, #104]	; 0x68
    ed38:	mov	r2, #241	; 0xf1
    ed3c:	str	r3, [sp, #208]	; 0xd0
    ed40:	mov	r1, #80	; 0x50
    ed44:	mov	r3, #0
    ed48:	mov	r0, #24
    ed4c:	str	r2, [sp, #212]	; 0xd4
    ed50:	str	r3, [sp, #216]	; 0xd8
    ed54:	mov	r2, #16
    ed58:	mov	r3, #32
    ed5c:	str	r1, [sp, #228]	; 0xe4
    ed60:	str	r0, [sp, #236]	; 0xec
    ed64:	ldr	r1, [r5]
    ed68:	mov	r0, fp
    ed6c:	str	r3, [sp, #252]	; 0xfc
    ed70:	str	r2, [sp, #244]	; 0xf4
    ed74:	bl	3bf8 <ftello64@plt+0x1be8>
    ed78:	ldrb	r3, [r4]
    ed7c:	cmp	r3, #0
    ed80:	beq	f058 <ftello64@plt+0xd048>
    ed84:	ldr	r1, [pc, #-560]	; eb5c <ftello64@plt+0xcb4c>
    ed88:	mov	r0, r4
    ed8c:	add	r1, pc, r1
    ed90:	bl	7174 <ftello64@plt+0x5164>
    ed94:	cmp	r0, #0
    ed98:	beq	f058 <ftello64@plt+0xd048>
    ed9c:	mov	r0, r4
    eda0:	bl	1a94 <basename@plt>
    eda4:	subs	r6, r0, #0
    eda8:	beq	f058 <ftello64@plt+0xd048>
    edac:	ldrb	r3, [r6]
    edb0:	cmp	r3, #0
    edb4:	beq	f058 <ftello64@plt+0xd048>
    edb8:	bl	3d64 <ftello64@plt+0x1d54>
    edbc:	cmp	r0, #0
    edc0:	bne	f058 <ftello64@plt+0xd048>
    edc4:	mov	r1, #47	; 0x2f
    edc8:	mov	r0, r6
    edcc:	bl	1af4 <strchrnul@plt>
    edd0:	ldrb	r3, [r0]
    edd4:	cmp	r3, #0
    edd8:	bne	f058 <ftello64@plt+0xd048>
    eddc:	sub	r0, r0, r6
    ede0:	cmp	r0, #4096	; 0x1000
    ede4:	bgt	f058 <ftello64@plt+0xd048>
    ede8:	mov	r0, r4
    edec:	bl	1d94 <strlen@plt>
    edf0:	add	r0, r0, #9
    edf4:	bl	1cec <malloc@plt>
    edf8:	subs	r5, r0, #0
    edfc:	beq	f814 <ftello64@plt+0xd804>
    ee00:	sub	r2, r6, r4
    ee04:	mov	r1, r4
    ee08:	bl	1d34 <mempcpy@plt>
    ee0c:	ldr	r3, [pc, #-692]	; eb60 <ftello64@plt+0xcb50>
    ee10:	mov	r1, r6
    ee14:	add	r3, pc, r3
    ee18:	ldrh	r3, [r3]
    ee1c:	strh	r3, [r0], #2
    ee20:	bl	1b84 <stpcpy@plt>
    ee24:	ldr	r2, [pc, #-712]	; eb64 <ftello64@plt+0xcb54>
    ee28:	add	r2, pc, r2
    ee2c:	ldrh	ip, [r2, #4]
    ee30:	ldrb	r1, [r2, #6]
    ee34:	mov	r3, r0
    ee38:	ldr	r0, [r2]
    ee3c:	strh	ip, [r3, #4]
    ee40:	str	r0, [r3]
    ee44:	strb	r1, [r3, #6]
    ee48:	ldrb	ip, [r5]
    ee4c:	cmp	ip, #0
    ee50:	beq	eeb8 <ftello64@plt+0xcea8>
    ee54:	mov	r3, r5
    ee58:	mov	r1, r5
    ee5c:	mov	r0, #0
    ee60:	mov	r2, ip
    ee64:	mov	lr, #47	; 0x2f
    ee68:	cmp	r2, #47	; 0x2f
    ee6c:	moveq	r0, #1
    ee70:	beq	ee9c <ftello64@plt+0xce8c>
    ee74:	cmp	r0, #0
    ee78:	movne	r0, r3
    ee7c:	add	r2, r3, #1
    ee80:	strbne	lr, [r0], #2
    ee84:	ldrb	r6, [r1]
    ee88:	movne	r3, r2
    ee8c:	movne	r2, r0
    ee90:	strb	r6, [r3]
    ee94:	mov	r0, #0
    ee98:	mov	r3, r2
    ee9c:	ldrb	r2, [r1, #1]!
    eea0:	cmp	r2, #0
    eea4:	bne	ee68 <ftello64@plt+0xce58>
    eea8:	cmp	r3, r5
    eeac:	beq	f6f0 <ftello64@plt+0xd6e0>
    eeb0:	mov	r2, #0
    eeb4:	strb	r2, [r3]
    eeb8:	mov	r0, #63	; 0x3f
    eebc:	bl	1f74 <umask@plt>
    eec0:	mov	r1, #524288	; 0x80000
    eec4:	mov	r7, r0
    eec8:	mov	r0, r5
    eecc:	bl	1c44 <mkostemp64@plt>
    eed0:	subs	r6, r0, #0
    eed4:	blt	f594 <ftello64@plt+0xd584>
    eed8:	mov	r0, r7
    eedc:	bl	1f74 <umask@plt>
    eee0:	ldr	r1, [pc, #-896]	; eb68 <ftello64@plt+0xcb58>
    eee4:	mov	r0, r6
    eee8:	add	r1, pc, r1
    eeec:	bl	1a34 <fdopen@plt>
    eef0:	cmp	r0, #0
    eef4:	strne	r0, [sp, #96]	; 0x60
    eef8:	beq	f7a4 <ftello64@plt+0xd794>
    eefc:	bl	1e60 <fileno@plt>
    ef00:	mov	r6, #0
    ef04:	mov	r1, #292	; 0x124
    ef08:	bl	2004 <fchmod@plt>
    ef0c:	ldr	r0, [sp, #96]	; 0x60
    ef10:	str	r6, [sp]
    ef14:	mov	r2, #80	; 0x50
    ef18:	mov	r3, #0
    ef1c:	bl	1eb4 <fseeko64@plt>
    ef20:	cmp	r0, r6
    ef24:	blt	efb4 <ftello64@plt+0xcfa4>
    ef28:	ldr	r7, [sp, #48]	; 0x30
    ef2c:	mov	r0, fp
    ef30:	ldr	r1, [r7]
    ef34:	bl	4420 <ftello64@plt+0x2410>
    ef38:	str	r0, [sp, #260]	; 0x104
    ef3c:	ldr	r0, [sp, #96]	; 0x60
    ef40:	str	r1, [sp, #264]	; 0x108
    ef44:	bl	2010 <ftello64@plt>
    ef48:	ldr	ip, [r7, #4]
    ef4c:	mov	r2, #1
    ef50:	ldr	r3, [sp, #96]	; 0x60
    ef54:	subs	r8, r0, #80	; 0x50
    ef58:	sbc	r9, r1, #0
    ef5c:	str	r8, [sp, #268]	; 0x10c
    ef60:	str	r9, [sp, #272]	; 0x110
    ef64:	ldrd	r0, [ip]
    ef68:	bl	1c50 <fwrite@plt>
    ef6c:	ldr	r3, [r7, #4]
    ef70:	ldr	r0, [sp, #96]	; 0x60
    ef74:	ldr	r3, [r3, #4]
    ef78:	str	r6, [sp, #280]	; 0x118
    ef7c:	str	r3, [sp, #276]	; 0x114
    ef80:	bl	2010 <ftello64@plt>
    ef84:	str	r6, [sp]
    ef88:	mov	r2, #0
    ef8c:	mov	r3, #0
    ef90:	mov	ip, r0
    ef94:	str	r0, [sp, #28]
    ef98:	mov	sl, r1
    ef9c:	ldr	r0, [sp, #96]	; 0x60
    efa0:	str	ip, [sp, #220]	; 0xdc
    efa4:	str	sl, [sp, #224]	; 0xe0
    efa8:	bl	1eb4 <fseeko64@plt>
    efac:	cmp	r0, r6
    efb0:	bge	f70c <ftello64@plt+0xd6fc>
    efb4:	bl	1de8 <__errno_location@plt>
    efb8:	ldr	r6, [r0]
    efbc:	ldr	r0, [sp, #96]	; 0x60
    efc0:	bl	1e90 <fclose@plt>
    efc4:	mov	r0, r5
    efc8:	bl	1bd8 <unlink@plt>
    efcc:	mov	r0, r5
    efd0:	bl	1b00 <free@plt>
    efd4:	cmp	r6, #0
    efd8:	bgt	f58c <ftello64@plt+0xd57c>
    efdc:	ldr	r7, [pc, #-1144]	; eb6c <ftello64@plt+0xcb5c>
    efe0:	mov	r6, #0
    efe4:	add	r7, pc, r7
    efe8:	str	r6, [sp, #88]	; 0x58
    efec:	ldr	r3, [r7, #2092]	; 0x82c
    eff0:	cmp	r3, r6
    eff4:	beq	f5d4 <ftello64@plt+0xd5c4>
    eff8:	mov	r1, #2654208	; 0x288000
    effc:	mov	r0, r4
    f000:	bl	1cbc <open64@plt>
    f004:	subs	r5, r0, #0
    f008:	bge	f5fc <ftello64@plt+0xd5ec>
    f00c:	bl	1de8 <__errno_location@plt>
    f010:	ldr	r6, [r0]
    f014:	rsb	r6, r6, #0
    f018:	mov	r0, r5
    f01c:	bl	8260 <ftello64@plt+0x6250>
    f020:	ldr	r0, [sp, #88]	; 0x58
    f024:	cmp	r0, #0
    f028:	beq	f030 <ftello64@plt+0xd020>
    f02c:	bl	1f38 <freecon@plt>
    f030:	mov	r0, r4
    f034:	bl	9184 <ftello64@plt+0x7174>
    f038:	cmp	r6, #0
    f03c:	strlt	r6, [sp, #44]	; 0x2c
    f040:	blt	f080 <ftello64@plt+0xd070>
    f044:	ldr	r3, [sp, #44]	; 0x2c
    f048:	cmp	r0, #0
    f04c:	movlt	r3, r0
    f050:	str	r3, [sp, #44]	; 0x2c
    f054:	b	f080 <ftello64@plt+0xd070>
    f058:	mvn	r1, #21
    f05c:	ldr	r3, [pc, #-1268]	; eb70 <ftello64@plt+0xcb60>
    f060:	add	r3, pc, r3
    f064:	ldr	r3, [r3, #36]	; 0x24
    f068:	cmp	r3, #2
    f06c:	bgt	f54c <ftello64@plt+0xd53c>
    f070:	rsb	r3, r1, #0
    f074:	uxtb	r3, r3
    f078:	rsb	r3, r3, #0
    f07c:	str	r3, [sp, #44]	; 0x2c
    f080:	ldr	r0, [sp, #72]	; 0x48
    f084:	bl	3edc <ftello64@plt+0x1ecc>
    f088:	ldr	r3, [sp, #48]	; 0x30
    f08c:	ldr	r0, [r3]
    f090:	b	dea0 <ftello64@plt+0xbe90>
    f094:	mov	r0, sl
    f098:	bl	1b00 <free@plt>
    f09c:	ldr	r0, [sp, #92]	; 0x5c
    f0a0:	cmp	r0, #0
    f0a4:	beq	f0ac <ftello64@plt+0xd09c>
    f0a8:	bl	3edc <ftello64@plt+0x1ecc>
    f0ac:	mov	r0, r8
    f0b0:	bl	cac0 <ftello64@plt+0xaab0>
    f0b4:	b	e944 <ftello64@plt+0xc934>
    f0b8:	mov	r5, #1
    f0bc:	b	e38c <ftello64@plt+0xc37c>
    f0c0:	mov	r0, sl
    f0c4:	bl	1b00 <free@plt>
    f0c8:	cmp	r5, #1
    f0cc:	bne	f09c <ftello64@plt+0xd08c>
    f0d0:	ldr	r3, [pc, #-1380]	; eb74 <ftello64@plt+0xcb64>
    f0d4:	add	r3, pc, r3
    f0d8:	ldr	r3, [r3, #36]	; 0x24
    f0dc:	cmp	r3, #3
    f0e0:	ble	f09c <ftello64@plt+0xd08c>
    f0e4:	ldr	r1, [pc, #-1396]	; eb78 <ftello64@plt+0xcb68>
    f0e8:	ldr	r0, [pc, #-1396]	; eb7c <ftello64@plt+0xcb6c>
    f0ec:	add	r1, pc, r1
    f0f0:	add	r1, r1, #1536	; 0x600
    f0f4:	str	r1, [sp, #12]
    f0f8:	ldr	r1, [pc, #-1408]	; eb80 <ftello64@plt+0xcb70>
    f0fc:	add	r0, pc, r0
    f100:	ldr	ip, [pc, #-1412]	; eb84 <ftello64@plt+0xcb74>
    f104:	add	r1, pc, r1
    f108:	str	r0, [sp, #16]
    f10c:	mov	r0, #22
    f110:	mov	r3, r6
    f114:	stm	sp, {r0, r1, ip}
    f118:	mov	r1, #4
    f11c:	ldr	r2, [sp, #36]	; 0x24
    f120:	mov	r0, #0
    f124:	bl	ad40 <ftello64@plt+0x8d30>
    f128:	b	f09c <ftello64@plt+0xd08c>
    f12c:	mov	r0, sl
    f130:	mov	r5, #1
    f134:	bl	1b00 <free@plt>
    f138:	b	e33c <ftello64@plt+0xc32c>
    f13c:	mov	r0, r5
    f140:	mov	r1, #0
    f144:	bl	b6b8 <ftello64@plt+0x96a8>
    f148:	mov	r0, r8
    f14c:	bl	3edc <ftello64@plt+0x1ecc>
    f150:	b	de78 <ftello64@plt+0xbe68>
    f154:	lsr	r3, r3, #3
    f158:	and	r3, r3, #7
    f15c:	b	e188 <ftello64@plt+0xc178>
    f160:	mov	r0, sl
    f164:	mov	r5, #2
    f168:	bl	1b00 <free@plt>
    f16c:	b	e33c <ftello64@plt+0xc32c>
    f170:	mov	r0, r4
    f174:	mov	sl, r5
    f178:	bl	1b00 <free@plt>
    f17c:	mov	r5, #0
    f180:	b	e008 <ftello64@plt+0xbff8>
    f184:	ldr	r3, [pc, #-1540]	; eb88 <ftello64@plt+0xcb78>
    f188:	ldr	r2, [pc, #-1540]	; eb8c <ftello64@plt+0xcb7c>
    f18c:	add	r3, pc, r3
    f190:	add	r2, pc, r2
    f194:	str	r2, [sp, #4]
    f198:	add	r3, r3, #1520	; 0x5f0
    f19c:	ldr	r2, [pc, #-1556]	; eb90 <ftello64@plt+0xcb80>
    f1a0:	add	r3, r3, #4
    f1a4:	str	r3, [sp]
    f1a8:	add	r2, pc, r2
    f1ac:	ldr	r3, [pc, #-1568]	; eb94 <ftello64@plt+0xcb84>
    f1b0:	mvn	r1, #11
    f1b4:	mov	r0, #3
    f1b8:	bl	9120 <ftello64@plt+0x7110>
    f1bc:	str	r0, [sp, #44]	; 0x2c
    f1c0:	b	de94 <ftello64@plt+0xbe84>
    f1c4:	mov	fp, r2
    f1c8:	mov	r0, r5
    f1cc:	bl	1b00 <free@plt>
    f1d0:	b	e020 <ftello64@plt+0xc010>
    f1d4:	mov	r0, r7
    f1d8:	bl	1d94 <strlen@plt>
    f1dc:	mov	r4, r0
    f1e0:	mov	r0, sl
    f1e4:	bl	1d94 <strlen@plt>
    f1e8:	add	r0, r4, r0
    f1ec:	add	r0, r0, #2
    f1f0:	bl	1cec <malloc@plt>
    f1f4:	subs	r4, r0, #0
    f1f8:	beq	f530 <ftello64@plt+0xd520>
    f1fc:	mov	r1, r7
    f200:	bl	1b84 <stpcpy@plt>
    f204:	cmp	r0, r4
    f208:	mov	r1, r0
    f20c:	bls	f23c <ftello64@plt+0xd22c>
    f210:	ldrb	r2, [r0, #-1]
    f214:	cmp	r2, #47	; 0x2f
    f218:	bne	f23c <ftello64@plt+0xd22c>
    f21c:	sub	r2, r0, #1
    f220:	b	f230 <ftello64@plt+0xd220>
    f224:	ldrb	r3, [r2, #-1]!
    f228:	cmp	r3, #47	; 0x2f
    f22c:	bne	f23c <ftello64@plt+0xd22c>
    f230:	cmp	r4, r2
    f234:	mov	r1, r2
    f238:	bne	f224 <ftello64@plt+0xd214>
    f23c:	ldrb	r2, [sl]
    f240:	cmp	r2, #47	; 0x2f
    f244:	movne	r3, #47	; 0x2f
    f248:	strbne	r3, [r1]
    f24c:	addne	r0, r1, #1
    f250:	moveq	r0, r1
    f254:	mov	r1, sl
    f258:	bl	1c8c <strcpy@plt>
    f25c:	b	df94 <ftello64@plt+0xbf84>
    f260:	ldr	r2, [sp, #32]
    f264:	mov	r1, r7
    f268:	mov	r0, r5
    f26c:	bl	9608 <ftello64@plt+0x75f8>
    f270:	cmn	r0, #2
    f274:	mov	sl, r0
    f278:	beq	f524 <ftello64@plt+0xd514>
    f27c:	cmp	r0, #0
    f280:	blt	f6b8 <ftello64@plt+0xd6a8>
    f284:	mov	r0, r5
    f288:	bl	1b00 <free@plt>
    f28c:	mov	r5, r7
    f290:	ldr	sl, [sp, #96]	; 0x60
    f294:	b	e008 <ftello64@plt+0xbff8>
    f298:	mov	r0, r7
    f29c:	bl	1b00 <free@plt>
    f2a0:	mov	r0, r6
    f2a4:	bl	1b00 <free@plt>
    f2a8:	mov	r0, r4
    f2ac:	bl	1b00 <free@plt>
    f2b0:	mov	r4, #0
    f2b4:	ldr	r3, [sp, #48]	; 0x30
    f2b8:	str	r4, [r3, #4]
    f2bc:	ldr	r0, [r3]
    f2c0:	mvn	r3, #11
    f2c4:	str	r3, [sp, #44]	; 0x2c
    f2c8:	b	dea0 <ftello64@plt+0xbe90>
    f2cc:	mov	r0, r5
    f2d0:	bl	1b00 <free@plt>
    f2d4:	mov	r5, #0
    f2d8:	b	f1c8 <ftello64@plt+0xd1b8>
    f2dc:	ldr	r3, [pc, #-1868]	; eb98 <ftello64@plt+0xcb88>
    f2e0:	add	r3, pc, r3
    f2e4:	str	r3, [sp, #68]	; 0x44
    f2e8:	b	ecd8 <ftello64@plt+0xccc8>
    f2ec:	ldr	r4, [pc, #-1880]	; eb9c <ftello64@plt+0xcb8c>
    f2f0:	ldr	r6, [pc, #-1880]	; eba0 <ftello64@plt+0xcb90>
    f2f4:	add	r4, pc, r4
    f2f8:	ldr	r3, [pc, #-1884]	; eba4 <ftello64@plt+0xcb94>
    f2fc:	add	r4, r4, #1520	; 0x5f0
    f300:	add	r3, pc, r3
    f304:	add	r6, pc, r6
    f308:	add	r4, r4, #4
    f30c:	str	r3, [sp, #4]
    f310:	str	r4, [sp]
    f314:	ldr	r3, [pc, #-1908]	; eba8 <ftello64@plt+0xcb98>
    f318:	mov	r2, r6
    f31c:	mov	r1, #0
    f320:	mov	r0, #7
    f324:	bl	9120 <ftello64@plt+0x7110>
    f328:	ldr	r3, [r5, #36]	; 0x24
    f32c:	cmp	r3, #6
    f330:	ble	f430 <ftello64@plt+0xd420>
    f334:	ldr	r7, [sp, #48]	; 0x30
    f338:	ldr	r2, [pc, #-1940]	; ebac <ftello64@plt+0xcb9c>
    f33c:	mov	r1, #0
    f340:	ldr	r3, [r7, #8]
    f344:	add	r2, pc, r2
    f348:	str	r3, [sp, #12]
    f34c:	add	r3, r3, r3, lsl #2
    f350:	str	r2, [sp, #4]
    f354:	lsl	r3, r3, #2
    f358:	str	r3, [sp, #8]
    f35c:	str	r4, [sp]
    f360:	ldr	r3, [pc, #-1976]	; ebb0 <ftello64@plt+0xcba0>
    f364:	mov	r2, r6
    f368:	mov	r0, #7
    f36c:	bl	9120 <ftello64@plt+0x7110>
    f370:	ldr	r3, [r5, #36]	; 0x24
    f374:	cmp	r3, #6
    f378:	ble	eccc <ftello64@plt+0xccbc>
    f37c:	ldr	r3, [r7, #12]
    f380:	ldr	r2, [pc, #-2004]	; ebb4 <ftello64@plt+0xcba4>
    f384:	str	r3, [sp, #12]
    f388:	add	r2, pc, r2
    f38c:	lsl	r3, r3, #3
    f390:	str	r3, [sp, #8]
    f394:	str	r2, [sp, #4]
    f398:	ldr	r3, [pc, #-2024]	; ebb8 <ftello64@plt+0xcba8>
    f39c:	str	r4, [sp]
    f3a0:	mov	r2, r6
    f3a4:	mov	r1, #0
    f3a8:	mov	r0, #7
    f3ac:	bl	9120 <ftello64@plt+0x7110>
    f3b0:	ldr	r3, [r5, #36]	; 0x24
    f3b4:	cmp	r3, #6
    f3b8:	ble	eccc <ftello64@plt+0xccbc>
    f3bc:	ldr	r3, [r7, #16]
    f3c0:	ldr	r2, [pc, #-2060]	; ebbc <ftello64@plt+0xcbac>
    f3c4:	str	r3, [sp, #12]
    f3c8:	add	r3, r3, r3, lsl #2
    f3cc:	add	r2, pc, r2
    f3d0:	lsl	r3, r3, #2
    f3d4:	str	r3, [sp, #8]
    f3d8:	str	r2, [sp, #4]
    f3dc:	ldr	r3, [pc, #-2084]	; ebc0 <ftello64@plt+0xcbb0>
    f3e0:	str	r4, [sp]
    f3e4:	mov	r2, r6
    f3e8:	mov	r1, #0
    f3ec:	mov	r0, #7
    f3f0:	bl	9120 <ftello64@plt+0x7110>
    f3f4:	ldr	r3, [r5, #36]	; 0x24
    f3f8:	cmp	r3, #6
    f3fc:	ble	eccc <ftello64@plt+0xccbc>
    f400:	ldr	r1, [r7, #4]
    f404:	ldr	r3, [pc, #-2120]	; ebc4 <ftello64@plt+0xcbb4>
    f408:	mov	r2, r6
    f40c:	ldr	r1, [r1, #4]
    f410:	add	r3, pc, r3
    f414:	str	r1, [sp, #8]
    f418:	str	r3, [sp, #4]
    f41c:	str	r4, [sp]
    f420:	ldr	r3, [pc, #-2144]	; ebc8 <ftello64@plt+0xcbb8>
    f424:	mov	r1, #0
    f428:	mov	r0, #7
    f42c:	bl	9120 <ftello64@plt+0x7110>
    f430:	ldr	r6, [pc, #-2156]	; ebcc <ftello64@plt+0xcbbc>
    f434:	add	r6, pc, r6
    f438:	ldr	r3, [r6, #36]	; 0x24
    f43c:	cmp	r3, #6
    f440:	ble	eccc <ftello64@plt+0xccbc>
    f444:	ldr	r7, [sp, #48]	; 0x30
    f448:	ldr	r4, [pc, #-2176]	; ebd0 <ftello64@plt+0xcbc0>
    f44c:	ldr	r5, [pc, #-2176]	; ebd4 <ftello64@plt+0xcbc4>
    f450:	ldr	r2, [r7, #4]
    f454:	add	r4, pc, r4
    f458:	add	r4, r4, #1520	; 0x5f0
    f45c:	ldr	r3, [r2, #16]
    f460:	add	r5, pc, r5
    f464:	str	r3, [sp, #12]
    f468:	ldr	r3, [pc, #-2200]	; ebd8 <ftello64@plt+0xcbc8>
    f46c:	ldr	r2, [r2, #20]
    f470:	add	r3, pc, r3
    f474:	add	r4, r4, #4
    f478:	str	r2, [sp, #8]
    f47c:	str	r3, [sp, #4]
    f480:	str	r4, [sp]
    f484:	ldr	r3, [pc, #-2224]	; ebdc <ftello64@plt+0xcbcc>
    f488:	mov	r2, r5
    f48c:	mov	r1, #0
    f490:	mov	r0, #7
    f494:	bl	9120 <ftello64@plt+0x7110>
    f498:	ldr	r3, [r6, #36]	; 0x24
    f49c:	cmp	r3, #6
    f4a0:	ble	eccc <ftello64@plt+0xccbc>
    f4a4:	ldr	r1, [r7, #4]
    f4a8:	ldr	r3, [pc, #-2256]	; ebe0 <ftello64@plt+0xcbd0>
    f4ac:	mov	r2, r5
    f4b0:	ldr	r0, [r1, #28]
    f4b4:	add	r3, pc, r3
    f4b8:	str	r0, [sp, #12]
    f4bc:	ldr	r1, [r1, #24]
    f4c0:	mov	r0, #7
    f4c4:	str	r1, [sp, #8]
    f4c8:	str	r3, [sp, #4]
    f4cc:	str	r4, [sp]
    f4d0:	ldr	r3, [pc, #-2292]	; ebe4 <ftello64@plt+0xcbd4>
    f4d4:	mov	r1, #0
    f4d8:	bl	9120 <ftello64@plt+0x7110>
    f4dc:	b	eccc <ftello64@plt+0xccbc>
    f4e0:	mov	r0, sl
    f4e4:	bl	1b00 <free@plt>
    f4e8:	b	f0d0 <ftello64@plt+0xd0c0>
    f4ec:	mvn	r3, #11
    f4f0:	b	e8f8 <ftello64@plt+0xc8e8>
    f4f4:	lsrs	r2, r3, #30
    f4f8:	bne	de78 <ftello64@plt+0xbe68>
    f4fc:	lsls	r0, r3, #2
    f500:	moveq	r0, #1
    f504:	b	de28 <ftello64@plt+0xbe18>
    f508:	strb	r7, [sl]
    f50c:	b	e4b8 <ftello64@plt+0xc4a8>
    f510:	lsrs	r2, r3, #30
    f514:	bne	f13c <ftello64@plt+0xd12c>
    f518:	lsls	r0, r3, #2
    f51c:	moveq	r0, #1
    f520:	b	e194 <ftello64@plt+0xc184>
    f524:	mov	sl, r5
    f528:	mov	r5, r7
    f52c:	b	e008 <ftello64@plt+0xbff8>
    f530:	mov	fp, #1
    f534:	b	f1c8 <ftello64@plt+0xd1b8>
    f538:	mov	r3, #47	; 0x2f
    f53c:	strb	r3, [r4, #-1]
    f540:	ldr	r9, [sp, #96]	; 0x60
    f544:	sub	r4, r4, #1
    f548:	b	dfec <ftello64@plt+0xbfdc>
    f54c:	ldr	r3, [pc, #-2412]	; ebe8 <ftello64@plt+0xcbd8>
    f550:	ldr	r2, [pc, #-2412]	; ebec <ftello64@plt+0xcbdc>
    f554:	add	r3, pc, r3
    f558:	add	r2, pc, r2
    f55c:	str	r2, [sp, #4]
    f560:	add	r3, r3, #1520	; 0x5f0
    f564:	ldr	r2, [pc, #-2428]	; ebf0 <ftello64@plt+0xcbe0>
    f568:	add	r3, r3, #4
    f56c:	str	r3, [sp]
    f570:	str	r4, [sp, #8]
    f574:	ldr	r3, [pc, #-2440]	; ebf4 <ftello64@plt+0xcbe4>
    f578:	add	r2, pc, r2
    f57c:	mov	r0, #3
    f580:	bl	9120 <ftello64@plt+0x7110>
    f584:	str	r0, [sp, #44]	; 0x2c
    f588:	b	f080 <ftello64@plt+0xd070>
    f58c:	rsb	r1, r6, #0
    f590:	b	f05c <ftello64@plt+0xd04c>
    f594:	bl	1de8 <__errno_location@plt>
    f598:	mov	r8, r0
    f59c:	mov	r0, r7
    f5a0:	ldr	r6, [r8]
    f5a4:	bl	1f74 <umask@plt>
    f5a8:	cmp	r6, #0
    f5ac:	ble	f7dc <ftello64@plt+0xd7cc>
    f5b0:	mov	r0, r5
    f5b4:	bl	1b00 <free@plt>
    f5b8:	ldr	r1, [r8]
    f5bc:	rsb	r1, r1, #0
    f5c0:	cmp	r1, #0
    f5c4:	blt	f05c <ftello64@plt+0xd04c>
    f5c8:	ldr	r0, [sp, #96]	; 0x60
    f5cc:	mov	r5, #0
    f5d0:	b	eefc <ftello64@plt+0xceec>
    f5d4:	mvn	r5, #0
    f5d8:	mov	r0, r5
    f5dc:	bl	8260 <ftello64@plt+0x6250>
    f5e0:	ldr	r0, [sp, #88]	; 0x58
    f5e4:	cmp	r0, #0
    f5e8:	beq	f5f0 <ftello64@plt+0xd5e0>
    f5ec:	bl	1f38 <freecon@plt>
    f5f0:	mov	r0, r4
    f5f4:	bl	9184 <ftello64@plt+0x7174>
    f5f8:	b	f044 <ftello64@plt+0xd034>
    f5fc:	mov	r2, fp
    f600:	mov	r1, r5
    f604:	mov	r0, #3
    f608:	bl	1c38 <__fxstat64@plt>
    f60c:	cmp	r0, #0
    f610:	blt	f00c <ftello64@plt+0xcffc>
    f614:	ldr	r0, [r7, #2092]	; 0x82c
    f618:	ldr	r3, [sp, #112]	; 0x70
    f61c:	mov	r2, r4
    f620:	add	r1, sp, #88	; 0x58
    f624:	bl	1fa4 <selabel_lookup_raw@plt>
    f628:	cmp	r0, #0
    f62c:	bge	fab8 <ftello64@plt+0xdaa8>
    f630:	bl	1de8 <__errno_location@plt>
    f634:	ldr	r6, [r0]
    f638:	cmp	r6, #2
    f63c:	rsb	r6, r6, #0
    f640:	beq	f5d8 <ftello64@plt+0xd5c8>
    f644:	bl	1e54 <security_getenforce@plt>
    f648:	ldr	r3, [pc, #-2648]	; ebf8 <ftello64@plt+0xcbe8>
    f64c:	add	r3, pc, r3
    f650:	ldr	r3, [r3, #36]	; 0x24
    f654:	cmp	r0, #1
    f658:	movne	r0, #7
    f65c:	moveq	r0, #3
    f660:	cmp	r0, r3
    f664:	bgt	f6a0 <ftello64@plt+0xd690>
    f668:	ldr	r3, [pc, #-2676]	; ebfc <ftello64@plt+0xcbec>
    f66c:	ldr	r2, [pc, #-2676]	; ec00 <ftello64@plt+0xcbf0>
    f670:	add	r3, pc, r3
    f674:	add	r2, pc, r2
    f678:	add	r3, r3, #1568	; 0x620
    f67c:	str	r2, [sp, #4]
    f680:	ldr	r2, [pc, #-2692]	; ec04 <ftello64@plt+0xcbf4>
    f684:	add	r3, r3, #8
    f688:	str	r3, [sp]
    f68c:	str	r4, [sp, #8]
    f690:	mov	r3, #169	; 0xa9
    f694:	add	r2, pc, r2
    f698:	mov	r1, r6
    f69c:	bl	9120 <ftello64@plt+0x7110>
    f6a0:	bl	1e54 <security_getenforce@plt>
    f6a4:	cmp	r0, #1
    f6a8:	bne	f5d8 <ftello64@plt+0xd5c8>
    f6ac:	b	f018 <ftello64@plt+0xd008>
    f6b0:	mov	sl, r5
    f6b4:	b	df6c <ftello64@plt+0xbf5c>
    f6b8:	mov	r9, r7
    f6bc:	mov	r0, r5
    f6c0:	bl	1b00 <free@plt>
    f6c4:	cmn	sl, #12
    f6c8:	moveq	fp, #1
    f6cc:	mov	r5, r9
    f6d0:	b	f1c8 <ftello64@plt+0xd1b8>
    f6d4:	ldr	r7, [sp, #72]	; 0x48
    f6d8:	b	e240 <ftello64@plt+0xc230>
    f6dc:	mov	r0, r9
    f6e0:	mov	sl, r5
    f6e4:	bl	1b00 <free@plt>
    f6e8:	mov	r5, r4
    f6ec:	b	e008 <ftello64@plt+0xbff8>
    f6f0:	cmp	ip, #47	; 0x2f
    f6f4:	add	r2, r3, #1
    f6f8:	movne	r1, #46	; 0x2e
    f6fc:	strbeq	ip, [r3]
    f700:	strbne	r1, [r3]
    f704:	mov	r3, r2
    f708:	b	eeb0 <ftello64@plt+0xcea0>
    f70c:	ldr	r3, [sp, #96]	; 0x60
    f710:	mov	r2, #1
    f714:	mov	r1, #80	; 0x50
    f718:	add	r0, sp, #204	; 0xcc
    f71c:	bl	1c50 <fwrite@plt>
    f720:	ldr	r0, [sp, #96]	; 0x60
    f724:	bl	1b0c <ferror@plt>
    f728:	subs	r8, r0, #0
    f72c:	bne	efb4 <ftello64@plt+0xcfa4>
    f730:	ldr	r0, [sp, #96]	; 0x60
    f734:	bl	1ad0 <fflush@plt>
    f738:	cmp	r0, r6
    f73c:	blt	efb4 <ftello64@plt+0xcfa4>
    f740:	ldr	r0, [sp, #96]	; 0x60
    f744:	bl	1e60 <fileno@plt>
    f748:	bl	1a58 <fsync@plt>
    f74c:	cmp	r0, r6
    f750:	blt	efb4 <ftello64@plt+0xcfa4>
    f754:	mov	r1, r4
    f758:	mov	r0, r5
    f75c:	bl	1d40 <rename@plt>
    f760:	cmp	r0, r6
    f764:	blt	efb4 <ftello64@plt+0xcfa4>
    f768:	ldr	r7, [pc, #-2920]	; ec08 <ftello64@plt+0xcbf8>
    f76c:	ldr	r0, [sp, #96]	; 0x60
    f770:	add	r7, pc, r7
    f774:	bl	1e90 <fclose@plt>
    f778:	ldr	r3, [r7, #36]	; 0x24
    f77c:	cmp	r3, #6
    f780:	bgt	f9a0 <ftello64@plt+0xd990>
    f784:	ldr	r3, [pc, #-2944]	; ec0c <ftello64@plt+0xcbfc>
    f788:	add	r3, pc, r3
    f78c:	ldr	r3, [r3, #36]	; 0x24
    f790:	cmp	r3, #6
    f794:	bgt	f828 <ftello64@plt+0xd818>
    f798:	mov	r0, r5
    f79c:	bl	1b00 <free@plt>
    f7a0:	b	efdc <ftello64@plt+0xcfcc>
    f7a4:	bl	1de8 <__errno_location@plt>
    f7a8:	mov	r7, r0
    f7ac:	mov	r0, r5
    f7b0:	ldr	r8, [r7]
    f7b4:	bl	1bd8 <unlink@plt>
    f7b8:	cmp	r8, #0
    f7bc:	strge	r8, [r7]
    f7c0:	mov	r0, r5
    f7c4:	bl	1b00 <free@plt>
    f7c8:	mov	r0, r6
    f7cc:	bl	8260 <ftello64@plt+0x6250>
    f7d0:	ldr	r1, [r7]
    f7d4:	rsb	r1, r1, #0
    f7d8:	b	f5c0 <ftello64@plt+0xd5b0>
    f7dc:	rsb	r6, r6, #0
    f7e0:	b	eee0 <ftello64@plt+0xced0>
    f7e4:	mvn	r3, #11
    f7e8:	ldr	r4, [sp, #48]	; 0x30
    f7ec:	str	r3, [sp, #44]	; 0x2c
    f7f0:	b	dedc <ftello64@plt+0xbecc>
    f7f4:	mvn	r3, #11
    f7f8:	str	r3, [sp, #44]	; 0x2c
    f7fc:	mov	r4, r0
    f800:	b	dea0 <ftello64@plt+0xbe90>
    f804:	bl	aea8 <ftello64@plt+0x8e98>
    f808:	mov	r9, r5
    f80c:	mov	r5, r4
    f810:	b	f6bc <ftello64@plt+0xd6ac>
    f814:	mvn	r1, #11
    f818:	b	f05c <ftello64@plt+0xd04c>
    f81c:	mvn	r3, #11
    f820:	str	r3, [sp, #44]	; 0x2c
    f824:	b	f080 <ftello64@plt+0xd070>
    f828:	ldr	ip, [sp, #124]	; 0x7c
    f82c:	ldr	r1, [sp, #120]	; 0x78
    f830:	ldr	r3, [pc, #-3112]	; ec10 <ftello64@plt+0xcc00>
    f834:	ldr	r2, [pc, #-3112]	; ec14 <ftello64@plt+0xcc04>
    f838:	lsl	r0, ip, #4
    f83c:	add	r2, pc, r2
    f840:	add	r3, pc, r3
    f844:	orr	r0, r0, r1, lsr #28
    f848:	add	r3, r3, #1536	; 0x600
    f84c:	str	r2, [sp, #4]
    f850:	ldr	r2, [pc, #-3136]	; ec18 <ftello64@plt+0xcc08>
    f854:	add	r3, r3, #12
    f858:	str	ip, [sp, #20]
    f85c:	lsl	ip, r1, #4
    f860:	strd	r0, [sp, #12]
    f864:	str	r3, [sp]
    f868:	str	ip, [sp, #8]
    f86c:	ldr	r3, [pc, #-3160]	; ec1c <ftello64@plt+0xcc0c>
    f870:	add	r2, pc, r2
    f874:	mov	r1, #0
    f878:	mov	r0, #7
    f87c:	bl	9120 <ftello64@plt+0x7110>
    f880:	ldr	r3, [pc, #-3176]	; ec20 <ftello64@plt+0xcc10>
    f884:	add	r3, pc, r3
    f888:	ldr	r3, [r3, #36]	; 0x24
    f88c:	cmp	r3, #6
    f890:	ble	f798 <ftello64@plt+0xd788>
    f894:	ldr	ip, [sp, #132]	; 0x84
    f898:	ldr	r1, [sp, #128]	; 0x80
    f89c:	ldr	r3, [pc, #-3200]	; ec24 <ftello64@plt+0xcc14>
    f8a0:	ldr	r2, [pc, #-3200]	; ec28 <ftello64@plt+0xcc18>
    f8a4:	lsl	r0, ip, #5
    f8a8:	add	r2, pc, r2
    f8ac:	add	r3, pc, r3
    f8b0:	orr	r0, r0, r1, lsr #27
    f8b4:	add	r3, r3, #1536	; 0x600
    f8b8:	str	r2, [sp, #4]
    f8bc:	ldr	r2, [pc, #-3224]	; ec2c <ftello64@plt+0xcc1c>
    f8c0:	add	r3, r3, #12
    f8c4:	str	ip, [sp, #20]
    f8c8:	lsl	ip, r1, #5
    f8cc:	strd	r0, [sp, #12]
    f8d0:	str	r3, [sp]
    f8d4:	str	ip, [sp, #8]
    f8d8:	ldr	r3, [pc, #-3248]	; ec30 <ftello64@plt+0xcc20>
    f8dc:	add	r2, pc, r2
    f8e0:	mov	r1, #0
    f8e4:	mov	r0, #7
    f8e8:	bl	9120 <ftello64@plt+0x7110>
    f8ec:	ldr	r3, [pc, #-3264]	; ec34 <ftello64@plt+0xcc24>
    f8f0:	add	r3, pc, r3
    f8f4:	ldr	r3, [r3, #36]	; 0x24
    f8f8:	cmp	r3, #6
    f8fc:	ble	f798 <ftello64@plt+0xd788>
    f900:	ldr	r3, [sp, #48]	; 0x30
    f904:	ldr	r2, [pc, #-3284]	; ec38 <ftello64@plt+0xcc28>
    f908:	mov	r0, #7
    f90c:	ldr	r1, [r3, #4]
    f910:	ldr	r3, [pc, #-3292]	; ec3c <ftello64@plt+0xcc2c>
    f914:	add	r2, pc, r2
    f918:	add	r3, pc, r3
    f91c:	ldr	r1, [r1, #4]
    f920:	add	r3, r3, #1536	; 0x600
    f924:	str	r2, [sp, #4]
    f928:	ldr	r2, [pc, #-3312]	; ec40 <ftello64@plt+0xcc30>
    f92c:	add	r3, r3, #12
    f930:	str	r3, [sp]
    f934:	str	r1, [sp, #8]
    f938:	mov	r3, #428	; 0x1ac
    f93c:	add	r2, pc, r2
    f940:	mov	r1, #0
    f944:	bl	9120 <ftello64@plt+0x7110>
    f948:	ldr	r3, [pc, #-3340]	; ec44 <ftello64@plt+0xcc34>
    f94c:	add	r3, pc, r3
    f950:	ldr	r3, [r3, #36]	; 0x24
    f954:	cmp	r3, #6
    f958:	ble	f798 <ftello64@plt+0xd788>
    f95c:	ldrd	r2, [sp, #104]	; 0x68
    f960:	ldr	r1, [pc, #-3360]	; ec48 <ftello64@plt+0xcc38>
    f964:	ldr	r0, [pc, #-3360]	; ec4c <ftello64@plt+0xcc3c>
    f968:	add	r1, pc, r1
    f96c:	strd	r2, [sp, #8]
    f970:	add	r1, r1, #1536	; 0x600
    f974:	ldr	r2, [pc, #-3372]	; ec50 <ftello64@plt+0xcc40>
    f978:	add	r0, pc, r0
    f97c:	add	r1, r1, #12
    f980:	str	r1, [sp]
    f984:	str	r0, [sp, #4]
    f988:	ldr	r3, [pc, #-3388]	; ec54 <ftello64@plt+0xcc44>
    f98c:	add	r2, pc, r2
    f990:	mov	r1, #0
    f994:	mov	r0, #7
    f998:	bl	9120 <ftello64@plt+0x7110>
    f99c:	b	f798 <ftello64@plt+0xd788>
    f9a0:	ldr	r6, [pc, #-3408]	; ec58 <ftello64@plt+0xcc48>
    f9a4:	ldr	r9, [pc, #-3408]	; ec5c <ftello64@plt+0xcc4c>
    f9a8:	add	r6, pc, r6
    f9ac:	ldr	r3, [pc, #-3412]	; ec60 <ftello64@plt+0xcc50>
    f9b0:	add	r6, r6, #1536	; 0x600
    f9b4:	add	r3, pc, r3
    f9b8:	add	r9, pc, r9
    f9bc:	add	r6, r6, #12
    f9c0:	str	r3, [sp, #4]
    f9c4:	str	r6, [sp]
    f9c8:	ldr	r3, [pc, #-3436]	; ec64 <ftello64@plt+0xcc54>
    f9cc:	mov	r2, r9
    f9d0:	mov	r1, r8
    f9d4:	mov	r0, #7
    f9d8:	bl	9120 <ftello64@plt+0x7110>
    f9dc:	ldr	r3, [r7, #36]	; 0x24
    f9e0:	cmp	r3, #6
    f9e4:	ble	f880 <ftello64@plt+0xd870>
    f9e8:	ldr	r3, [pc, #-3464]	; ec68 <ftello64@plt+0xcc58>
    f9ec:	ldr	r2, [sp, #28]
    f9f0:	add	r3, pc, r3
    f9f4:	str	r2, [sp, #8]
    f9f8:	str	r3, [sp, #4]
    f9fc:	str	sl, [sp, #12]
    fa00:	mov	r3, #420	; 0x1a4
    fa04:	str	r6, [sp]
    fa08:	mov	r2, r9
    fa0c:	mov	r1, r8
    fa10:	mov	r0, #7
    fa14:	bl	9120 <ftello64@plt+0x7110>
    fa18:	ldr	r3, [r7, #36]	; 0x24
    fa1c:	cmp	r3, #6
    fa20:	ble	f8ec <ftello64@plt+0xd8dc>
    fa24:	ldr	r3, [pc, #-3520]	; ec6c <ftello64@plt+0xcc5c>
    fa28:	mov	r0, #80	; 0x50
    fa2c:	add	r3, pc, r3
    fa30:	str	r3, [sp, #4]
    fa34:	str	r0, [sp, #8]
    fa38:	ldr	r3, [pc, #-3536]	; ec70 <ftello64@plt+0xcc60>
    fa3c:	str	r6, [sp]
    fa40:	mov	r2, r9
    fa44:	mov	r1, r8
    fa48:	mov	r0, #7
    fa4c:	bl	9120 <ftello64@plt+0x7110>
    fa50:	ldr	r3, [r7, #36]	; 0x24
    fa54:	cmp	r3, #6
    fa58:	ble	f948 <ftello64@plt+0xd938>
    fa5c:	ldr	r2, [sp, #112]	; 0x70
    fa60:	mov	r3, #24
    fa64:	ldr	ip, [sp, #116]	; 0x74
    fa68:	umull	r0, r1, r2, r3
    fa6c:	str	r2, [sp, #16]
    fa70:	mla	r1, r3, ip, r1
    fa74:	ldr	r2, [pc, #-3592]	; ec74 <ftello64@plt+0xcc64>
    fa78:	ldr	r3, [pc, #-3592]	; ec78 <ftello64@plt+0xcc68>
    fa7c:	add	r2, pc, r2
    fa80:	add	r3, pc, r3
    fa84:	str	r2, [sp, #4]
    fa88:	add	r3, r3, #1536	; 0x600
    fa8c:	ldr	r2, [pc, #-3608]	; ec7c <ftello64@plt+0xcc6c>
    fa90:	add	r3, r3, #12
    fa94:	strd	r0, [sp, #8]
    fa98:	str	r3, [sp]
    fa9c:	str	ip, [sp, #20]
    faa0:	ldr	r3, [pc, #-3624]	; ec80 <ftello64@plt+0xcc70>
    faa4:	add	r2, pc, r2
    faa8:	mov	r1, #0
    faac:	mov	r0, #7
    fab0:	bl	9120 <ftello64@plt+0x7110>
    fab4:	b	f784 <ftello64@plt+0xd774>
    fab8:	ldr	r2, [pc, #-3644]	; ec84 <ftello64@plt+0xcc74>
    fabc:	mov	r3, #26
    fac0:	add	r2, pc, r2
    fac4:	add	r7, sp, #204	; 0xcc
    fac8:	stm	sp, {r2, r5}
    facc:	mov	r0, r7
    fad0:	mov	r1, r3
    fad4:	mov	r2, #1
    fad8:	bl	1fec <__snprintf_chk@plt>
    fadc:	cmp	r0, #25
    fae0:	bhi	fb60 <ftello64@plt+0xdb50>
    fae4:	ldr	r1, [sp, #88]	; 0x58
    fae8:	mov	r0, r7
    faec:	bl	1b78 <setfilecon_raw@plt>
    faf0:	cmp	r0, #0
    faf4:	bge	f5d8 <ftello64@plt+0xd5c8>
    faf8:	str	r6, [sp, #92]	; 0x5c
    fafc:	bl	1de8 <__errno_location@plt>
    fb00:	ldr	r6, [r0]
    fb04:	cmp	r6, #95	; 0x5f
    fb08:	rsb	r6, r6, #0
    fb0c:	beq	f5d8 <ftello64@plt+0xd5c8>
    fb10:	mov	r0, r7
    fb14:	add	r1, sp, #92	; 0x5c
    fb18:	bl	1b54 <getfilecon_raw@plt>
    fb1c:	ldr	r7, [sp, #92]	; 0x5c
    fb20:	cmp	r0, #0
    fb24:	blt	fb4c <ftello64@plt+0xdb3c>
    fb28:	ldr	r0, [sp, #88]	; 0x58
    fb2c:	mov	r1, r7
    fb30:	bl	1a7c <strcmp@plt>
    fb34:	cmp	r0, #0
    fb38:	bne	fb4c <ftello64@plt+0xdb3c>
    fb3c:	mov	r0, r7
    fb40:	bl	1f38 <freecon@plt>
    fb44:	b	f5d8 <ftello64@plt+0xd5c8>
    fb48:	bl	1b9c <__stack_chk_fail@plt>
    fb4c:	cmp	r7, #0
    fb50:	beq	f644 <ftello64@plt+0xd634>
    fb54:	mov	r0, r7
    fb58:	bl	1f38 <freecon@plt>
    fb5c:	b	f644 <ftello64@plt+0xd634>
    fb60:	ldr	r3, [pc, #-3808]	; ec88 <ftello64@plt+0xcc78>
    fb64:	ldr	r1, [pc, #-3808]	; ec8c <ftello64@plt+0xcc7c>
    fb68:	add	r3, pc, r3
    fb6c:	ldr	r0, [pc, #-3812]	; ec90 <ftello64@plt+0xcc80>
    fb70:	add	r3, r3, #1552	; 0x610
    fb74:	mov	r2, #145	; 0x91
    fb78:	add	r3, r3, #8
    fb7c:	add	r1, pc, r1
    fb80:	add	r0, pc, r0
    fb84:	bl	5878 <ftello64@plt+0x3868>
    fb88:	ldr	r3, [pc, #2012]	; 1036c <ftello64@plt+0xe35c>
    fb8c:	ldr	r2, [pc, #2012]	; 10370 <ftello64@plt+0xe360>
    fb90:	add	r3, pc, r3
    fb94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fb98:	sub	sp, sp, #52	; 0x34
    fb9c:	ldr	r7, [r3, r2]
    fba0:	ldr	r8, [r1, #4]
    fba4:	ldr	r3, [r7]
    fba8:	cmp	r8, #0
    fbac:	str	r3, [sp, #44]	; 0x2c
    fbb0:	beq	fd28 <ftello64@plt+0xdd18>
    fbb4:	ldr	r6, [pc, #1976]	; 10374 <ftello64@plt+0xe364>
    fbb8:	add	r5, sp, #36	; 0x24
    fbbc:	add	r6, pc, r6
    fbc0:	add	r3, r6, #1728	; 0x6c0
    fbc4:	ldm	r3, {r0, r1}
    fbc8:	stm	r5, {r0, r1}
    fbcc:	mov	r1, #136	; 0x88
    fbd0:	mov	r0, #1
    fbd4:	bl	1a40 <calloc@plt>
    fbd8:	subs	r4, r0, #0
    fbdc:	beq	fc9c <ftello64@plt+0xdc8c>
    fbe0:	ldr	r9, [pc, #1936]	; 10378 <ftello64@plt+0xe368>
    fbe4:	add	r6, r6, #1584	; 0x630
    fbe8:	add	r9, pc, r9
    fbec:	add	r6, r6, #8
    fbf0:	mov	r3, #1
    fbf4:	str	r3, [r4]
    fbf8:	mov	r1, r9
    fbfc:	mov	r0, r6
    fc00:	bl	1f20 <fopen64@plt>
    fc04:	cmp	r0, #0
    fc08:	str	r0, [r4, #4]
    fc0c:	bne	fd50 <ftello64@plt+0xdd40>
    fc10:	bl	1de8 <__errno_location@plt>
    fc14:	ldr	r1, [r0]
    fc18:	cmp	r1, #2
    fc1c:	beq	fca4 <ftello64@plt+0xdc94>
    fc20:	ldr	r3, [pc, #1876]	; 1037c <ftello64@plt+0xe36c>
    fc24:	add	r3, pc, r3
    fc28:	ldr	r3, [r3, #36]	; 0x24
    fc2c:	cmp	r3, #6
    fc30:	bgt	fce8 <ftello64@plt+0xdcd8>
    fc34:	eor	r5, r1, r1, asr #31
    fc38:	sub	r5, r5, r1, asr #31
    fc3c:	uxtb	r5, r5
    fc40:	rsb	r5, r5, #0
    fc44:	mov	r0, r4
    fc48:	bl	cf1c <ftello64@plt+0xaf0c>
    fc4c:	cmp	r5, #0
    fc50:	blt	fc80 <ftello64@plt+0xdc70>
    fc54:	ldr	r3, [pc, #1828]	; 10380 <ftello64@plt+0xe370>
    fc58:	ldr	r1, [pc, #1828]	; 10384 <ftello64@plt+0xe374>
    fc5c:	add	r3, pc, r3
    fc60:	ldr	r0, [pc, #1824]	; 10388 <ftello64@plt+0xe378>
    fc64:	add	r3, r3, #1744	; 0x6d0
    fc68:	ldr	r2, [pc, #1820]	; 1038c <ftello64@plt+0xe37c>
    fc6c:	add	r3, r3, #4
    fc70:	add	r1, pc, r1
    fc74:	add	r0, pc, r0
    fc78:	bl	8d9c <ftello64@plt+0x6d8c>
    fc7c:	mov	r5, #0
    fc80:	ldr	r2, [sp, #44]	; 0x2c
    fc84:	ldr	r3, [r7]
    fc88:	mov	r0, r5
    fc8c:	cmp	r2, r3
    fc90:	bne	100e4 <ftello64@plt+0xe0d4>
    fc94:	add	sp, sp, #52	; 0x34
    fc98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fc9c:	mvn	r5, #11
    fca0:	b	fc80 <ftello64@plt+0xdc70>
    fca4:	mov	r0, r6
    fca8:	bl	1d94 <strlen@plt>
    fcac:	add	r0, r0, #1
    fcb0:	adds	r6, r6, r0
    fcb4:	beq	fcc4 <ftello64@plt+0xdcb4>
    fcb8:	ldrb	r3, [r6]
    fcbc:	cmp	r3, #0
    fcc0:	bne	fbf8 <ftello64@plt+0xdbe8>
    fcc4:	ldr	r3, [pc, #1732]	; 10390 <ftello64@plt+0xe380>
    fcc8:	add	r3, pc, r3
    fccc:	ldr	r3, [r3, #36]	; 0x24
    fcd0:	cmp	r3, #6
    fcd4:	bgt	fddc <ftello64@plt+0xddcc>
    fcd8:	mov	r0, r4
    fcdc:	bl	cf1c <ftello64@plt+0xaf0c>
    fce0:	mvn	r5, #1
    fce4:	b	fc80 <ftello64@plt+0xdc70>
    fce8:	ldr	r3, [pc, #1700]	; 10394 <ftello64@plt+0xe384>
    fcec:	ldr	r2, [pc, #1700]	; 10398 <ftello64@plt+0xe388>
    fcf0:	add	r3, pc, r3
    fcf4:	add	r2, pc, r2
    fcf8:	str	r2, [sp, #4]
    fcfc:	add	r3, r3, #1728	; 0x6c0
    fd00:	ldr	r2, [pc, #1684]	; 1039c <ftello64@plt+0xe38c>
    fd04:	add	r3, r3, #8
    fd08:	str	r3, [sp]
    fd0c:	str	r6, [sp, #8]
    fd10:	ldr	r3, [pc, #1672]	; 103a0 <ftello64@plt+0xe390>
    fd14:	add	r2, pc, r2
    fd18:	mov	r0, #7
    fd1c:	bl	9120 <ftello64@plt+0x7110>
    fd20:	mov	r5, r0
    fd24:	b	fc44 <ftello64@plt+0xdc34>
    fd28:	ldr	r3, [pc, #1652]	; 103a4 <ftello64@plt+0xe394>
    fd2c:	ldr	r1, [pc, #1652]	; 103a8 <ftello64@plt+0xe398>
    fd30:	add	r3, pc, r3
    fd34:	ldr	r0, [pc, #1648]	; 103ac <ftello64@plt+0xe39c>
    fd38:	add	r3, r3, #1712	; 0x6b0
    fd3c:	mov	r2, #676	; 0x2a4
    fd40:	add	r3, r3, #4
    fd44:	add	r1, pc, r1
    fd48:	add	r0, pc, r0
    fd4c:	bl	5878 <ftello64@plt+0x3868>
    fd50:	bl	1e60 <fileno@plt>
    fd54:	add	r2, r4, #8
    fd58:	ldr	r9, [pc, #1616]	; 103b0 <ftello64@plt+0xe3a0>
    fd5c:	add	r9, pc, r9
    fd60:	mov	r1, r0
    fd64:	mov	r0, #3
    fd68:	bl	1c38 <__fxstat64@plt>
    fd6c:	ldr	r3, [r9, #36]	; 0x24
    fd70:	str	r3, [sp, #20]
    fd74:	cmp	r0, #0
    fd78:	blt	fd88 <ftello64@plt+0xdd78>
    fd7c:	ldr	fp, [r4, #56]	; 0x38
    fd80:	cmp	fp, #79	; 0x4f
    fd84:	bhi	fe24 <ftello64@plt+0xde14>
    fd88:	bl	1de8 <__errno_location@plt>
    fd8c:	ldr	r3, [sp, #20]
    fd90:	cmp	r3, #6
    fd94:	ldr	r1, [r0]
    fd98:	ble	fc34 <ftello64@plt+0xdc24>
    fd9c:	ldr	r3, [pc, #1552]	; 103b4 <ftello64@plt+0xe3a4>
    fda0:	ldr	r2, [pc, #1552]	; 103b8 <ftello64@plt+0xe3a8>
    fda4:	add	r3, pc, r3
    fda8:	add	r2, pc, r2
    fdac:	str	r2, [sp, #4]
    fdb0:	add	r3, r3, #1728	; 0x6c0
    fdb4:	ldr	r2, [pc, #1536]	; 103bc <ftello64@plt+0xe3ac>
    fdb8:	add	r3, r3, #8
    fdbc:	str	r3, [sp]
    fdc0:	str	r6, [sp, #8]
    fdc4:	ldr	r3, [pc, #1524]	; 103c0 <ftello64@plt+0xe3b0>
    fdc8:	add	r2, pc, r2
    fdcc:	mov	r0, #7
    fdd0:	bl	9120 <ftello64@plt+0x7110>
    fdd4:	mov	r5, r0
    fdd8:	b	fc44 <ftello64@plt+0xdc34>
    fddc:	ldr	r3, [pc, #1504]	; 103c4 <ftello64@plt+0xe3b4>
    fde0:	ldr	r2, [pc, #1504]	; 103c8 <ftello64@plt+0xe3b8>
    fde4:	add	r3, pc, r3
    fde8:	add	r2, pc, r2
    fdec:	str	r2, [sp, #4]
    fdf0:	add	r3, r3, #1728	; 0x6c0
    fdf4:	ldr	r2, [pc, #1488]	; 103cc <ftello64@plt+0xe3bc>
    fdf8:	add	r3, r3, #8
    fdfc:	str	r3, [sp]
    fe00:	add	r2, pc, r2
    fe04:	ldr	r3, [pc, #1476]	; 103d0 <ftello64@plt+0xe3c0>
    fe08:	mov	r1, #0
    fe0c:	mov	r0, #7
    fe10:	bl	9120 <ftello64@plt+0x7110>
    fe14:	mov	r0, r4
    fe18:	bl	cf1c <ftello64@plt+0xaf0c>
    fe1c:	mvn	r5, #1
    fe20:	b	fc80 <ftello64@plt+0xdc70>
    fe24:	ldr	r0, [r4, #4]
    fe28:	bl	1e60 <fileno@plt>
    fe2c:	mov	sl, #0
    fe30:	mov	r1, fp
    fe34:	mov	fp, #0
    fe38:	mov	r3, #1
    fe3c:	strd	sl, [sp, #8]
    fe40:	mov	r2, r3
    fe44:	str	r0, [sp]
    fe48:	mov	r0, #0
    fe4c:	bl	1b48 <mmap64@plt>
    fe50:	cmn	r0, #1
    fe54:	mov	fp, r0
    fe58:	str	r0, [r4, #112]	; 0x70
    fe5c:	beq	fee8 <ftello64@plt+0xded8>
    fe60:	mov	r1, r5
    fe64:	mov	r2, #8
    fe68:	bl	1b6c <memcmp@plt>
    fe6c:	subs	r5, r0, #0
    fe70:	bne	fecc <ftello64@plt+0xdebc>
    fe74:	ldrb	r3, [fp, #17]
    fe78:	ldrb	r2, [fp, #16]
    fe7c:	ldrb	lr, [fp, #18]
    fe80:	ldrb	ip, [fp, #21]
    fe84:	ldrb	r1, [fp, #19]
    fe88:	ldrb	r0, [fp, #22]
    fe8c:	orr	r2, r2, r3, lsl #8
    fe90:	ldrb	r3, [fp, #20]
    fe94:	ldrb	fp, [fp, #23]
    fe98:	orr	r2, r2, lr, lsl #16
    fe9c:	orr	r3, r3, ip, lsl #8
    fea0:	orr	r0, r3, r0, lsl #16
    fea4:	orr	r3, r2, r1, lsl #24
    fea8:	str	r3, [sp, #24]
    feac:	orr	r3, r0, fp, lsl #24
    feb0:	str	r3, [sp, #28]
    feb4:	ldrd	r0, [sp, #24]
    feb8:	ldrd	r2, [r4, #56]	; 0x38
    febc:	mov	r3, #0
    fec0:	cmp	r3, r1
    fec4:	cmpeq	r2, r0
    fec8:	beq	ff88 <ftello64@plt+0xdf78>
    fecc:	ldr	r3, [sp, #20]
    fed0:	cmp	r3, #6
    fed4:	bgt	ff3c <ftello64@plt+0xdf2c>
    fed8:	mov	r0, r4
    fedc:	bl	cf1c <ftello64@plt+0xaf0c>
    fee0:	mvn	r5, #21
    fee4:	b	fc80 <ftello64@plt+0xdc70>
    fee8:	bl	1de8 <__errno_location@plt>
    feec:	ldr	r3, [sp, #20]
    fef0:	cmp	r3, #6
    fef4:	ldr	r1, [r0]
    fef8:	ble	fc34 <ftello64@plt+0xdc24>
    fefc:	ldr	r3, [pc, #1232]	; 103d4 <ftello64@plt+0xe3c4>
    ff00:	ldr	r2, [pc, #1232]	; 103d8 <ftello64@plt+0xe3c8>
    ff04:	add	r3, pc, r3
    ff08:	add	r2, pc, r2
    ff0c:	str	r2, [sp, #4]
    ff10:	add	r3, r3, #1728	; 0x6c0
    ff14:	ldr	r2, [pc, #1216]	; 103dc <ftello64@plt+0xe3cc>
    ff18:	add	r3, r3, #8
    ff1c:	str	r3, [sp]
    ff20:	str	r6, [sp, #8]
    ff24:	ldr	r3, [pc, #1204]	; 103e0 <ftello64@plt+0xe3d0>
    ff28:	add	r2, pc, r2
    ff2c:	mov	r0, #7
    ff30:	bl	9120 <ftello64@plt+0x7110>
    ff34:	mov	r5, r0
    ff38:	b	fc44 <ftello64@plt+0xdc34>
    ff3c:	ldr	r3, [pc, #1184]	; 103e4 <ftello64@plt+0xe3d4>
    ff40:	ldr	r2, [pc, #1184]	; 103e8 <ftello64@plt+0xe3d8>
    ff44:	add	r3, pc, r3
    ff48:	add	r2, pc, r2
    ff4c:	str	r2, [sp, #4]
    ff50:	add	r3, r3, #1728	; 0x6c0
    ff54:	ldr	r2, [pc, #1168]	; 103ec <ftello64@plt+0xe3dc>
    ff58:	add	r3, r3, #8
    ff5c:	str	r3, [sp]
    ff60:	add	r2, pc, r2
    ff64:	ldr	r3, [pc, #1156]	; 103f0 <ftello64@plt+0xe3e0>
    ff68:	mov	r1, #0
    ff6c:	str	r6, [sp, #8]
    ff70:	mov	r0, #7
    ff74:	bl	9120 <ftello64@plt+0x7110>
    ff78:	mov	r0, r4
    ff7c:	bl	cf1c <ftello64@plt+0xaf0c>
    ff80:	mvn	r5, #21
    ff84:	b	fc80 <ftello64@plt+0xdc70>
    ff88:	ldr	r3, [sp, #20]
    ff8c:	cmp	r3, #6
    ff90:	bgt	100e8 <ftello64@plt+0xe0d8>
    ff94:	ldr	r3, [pc, #1112]	; 103f4 <ftello64@plt+0xe3e4>
    ff98:	add	r3, pc, r3
    ff9c:	ldr	r3, [r3, #36]	; 0x24
    ffa0:	cmp	r3, #6
    ffa4:	bgt	1025c <ftello64@plt+0xe24c>
    ffa8:	ldr	r3, [r4, #4]
    ffac:	cmp	r3, #0
    ffb0:	beq	100b8 <ftello64@plt+0xe0a8>
    ffb4:	mov	r1, #0
    ffb8:	ldr	r0, [r4, #116]	; 0x74
    ffbc:	bl	b074 <ftello64@plt+0x9064>
    ffc0:	mov	r3, #1
    ffc4:	mov	r1, r8
    ffc8:	strb	r3, [r4, #128]	; 0x80
    ffcc:	mov	r0, r4
    ffd0:	bl	d2a0 <ftello64@plt+0xb290>
    ffd4:	cmp	r0, #0
    ffd8:	blt	100a0 <ftello64@plt+0xe090>
    ffdc:	mov	r3, #0
    ffe0:	ldr	r9, [pc, #1040]	; 103f8 <ftello64@plt+0xe3e8>
    ffe4:	ldr	r6, [pc, #1040]	; 103fc <ftello64@plt+0xe3ec>
    ffe8:	strb	r3, [r4, #128]	; 0x80
    ffec:	str	r3, [r4, #124]	; 0x7c
    fff0:	mvn	r3, #1
    fff4:	add	r9, pc, r9
    fff8:	add	r6, pc, r6
    fffc:	add	r8, r4, #120	; 0x78
   10000:	str	r3, [r4, #120]	; 0x78
   10004:	b	10088 <ftello64@plt+0xe078>
   10008:	ldrb	r3, [sl, #39]	; 0x27
   1000c:	tst	r3, #4
   10010:	and	r3, r3, #3
   10014:	ldrne	sl, [sl, #4]
   10018:	add	r2, r9, r3, lsl #4
   1001c:	addeq	sl, sl, #4
   10020:	ldr	r2, [r2, #72]	; 0x48
   10024:	cmp	r3, #1
   10028:	mul	r0, r2, r0
   1002c:	add	r2, sl, r0
   10030:	bls	100ac <ftello64@plt+0xe09c>
   10034:	cmp	r3, #2
   10038:	bne	10258 <ftello64@plt+0xe248>
   1003c:	ldr	ip, [r2]
   10040:	mov	r2, ip
   10044:	cmp	r2, #0
   10048:	beq	100a0 <ftello64@plt+0xe090>
   1004c:	ldrb	r0, [ip, #9]
   10050:	ldrb	r1, [ip, #8]
   10054:	ldrb	lr, [ip, #10]
   10058:	ldrb	r3, [ip, #11]
   1005c:	orr	r1, r1, r0, lsl #8
   10060:	ldr	r0, [r4, #112]	; 0x70
   10064:	orr	r1, r1, lr, lsl #16
   10068:	orr	r3, r1, r3, lsl #24
   1006c:	add	r3, r0, r3
   10070:	mov	r1, r6
   10074:	mov	r0, #1
   10078:	bl	1e48 <__printf_chk@plt>
   1007c:	ldrb	r3, [r4, #128]	; 0x80
   10080:	cmp	r3, #0
   10084:	bne	100a0 <ftello64@plt+0xe090>
   10088:	ldr	sl, [r4, #116]	; 0x74
   1008c:	mov	r1, r8
   10090:	mov	r0, sl
   10094:	bl	769c <ftello64@plt+0x568c>
   10098:	cmn	r0, #1
   1009c:	bne	10008 <ftello64@plt+0xdff8>
   100a0:	mov	r0, r4
   100a4:	bl	cf1c <ftello64@plt+0xaf0c>
   100a8:	b	fc80 <ftello64@plt+0xdc70>
   100ac:	ldr	ip, [r2, #4]
   100b0:	ldr	r2, [sl, r0]
   100b4:	b	10044 <ftello64@plt+0xe034>
   100b8:	ldr	r3, [pc, #832]	; 10400 <ftello64@plt+0xe3f0>
   100bc:	ldr	r1, [pc, #832]	; 10404 <ftello64@plt+0xe3f4>
   100c0:	add	r3, pc, r3
   100c4:	ldr	r0, [pc, #828]	; 10408 <ftello64@plt+0xe3f8>
   100c8:	add	r3, r3, #1744	; 0x6d0
   100cc:	mov	r2, #436	; 0x1b4
   100d0:	add	r3, r3, #4
   100d4:	add	r1, pc, r1
   100d8:	add	r0, pc, r0
   100dc:	bl	8d9c <ftello64@plt+0x6d8c>
   100e0:	b	100a0 <ftello64@plt+0xe090>
   100e4:	bl	1b9c <__stack_chk_fail@plt>
   100e8:	ldr	r6, [pc, #796]	; 1040c <ftello64@plt+0xe3fc>
   100ec:	ldr	sl, [pc, #796]	; 10410 <ftello64@plt+0xe400>
   100f0:	add	r6, pc, r6
   100f4:	ldr	r3, [pc, #792]	; 10414 <ftello64@plt+0xe404>
   100f8:	add	r6, r6, #1728	; 0x6c0
   100fc:	add	r3, pc, r3
   10100:	add	sl, pc, sl
   10104:	add	r6, r6, #8
   10108:	str	r3, [sp, #4]
   1010c:	str	r6, [sp]
   10110:	ldr	r3, [pc, #768]	; 10418 <ftello64@plt+0xe408>
   10114:	mov	r2, sl
   10118:	mov	r1, r5
   1011c:	mov	r0, #7
   10120:	bl	9120 <ftello64@plt+0x7110>
   10124:	ldr	r3, [r9, #36]	; 0x24
   10128:	cmp	r3, #6
   1012c:	ble	102d8 <ftello64@plt+0xe2c8>
   10130:	ldr	r3, [r4, #112]	; 0x70
   10134:	ldr	r0, [pc, #736]	; 1041c <ftello64@plt+0xe40c>
   10138:	ldrb	fp, [r3, #9]
   1013c:	ldrb	lr, [r3, #13]
   10140:	ldrb	ip, [r3, #10]
   10144:	ldrb	r1, [r3, #8]
   10148:	ldrb	r2, [r3, #12]
   1014c:	add	r0, pc, r0
   10150:	orr	r1, r1, fp, lsl #8
   10154:	ldrb	fp, [r3, #14]
   10158:	orr	r2, r2, lr, lsl #8
   1015c:	orr	r1, r1, ip, lsl #16
   10160:	ldrb	lr, [r3, #11]
   10164:	ldrb	ip, [r3, #15]
   10168:	orr	r3, r2, fp, lsl #16
   1016c:	str	r0, [sp, #4]
   10170:	orr	r2, r1, lr, lsl #24
   10174:	orr	r3, r3, ip, lsl #24
   10178:	str	r6, [sp]
   1017c:	strd	r2, [sp, #8]
   10180:	mov	r1, r5
   10184:	mov	r3, #352	; 0x160
   10188:	mov	r2, sl
   1018c:	mov	r0, #7
   10190:	bl	9120 <ftello64@plt+0x7110>
   10194:	ldr	r3, [r9, #36]	; 0x24
   10198:	cmp	r3, #6
   1019c:	ble	ffa8 <ftello64@plt+0xdf98>
   101a0:	ldrd	r0, [r4, #56]	; 0x38
   101a4:	ldr	r3, [pc, #628]	; 10420 <ftello64@plt+0xe410>
   101a8:	mov	r2, sl
   101ac:	add	r3, pc, r3
   101b0:	strd	r0, [sp, #8]
   101b4:	str	r3, [sp, #4]
   101b8:	str	r6, [sp]
   101bc:	ldr	r3, [pc, #608]	; 10424 <ftello64@plt+0xe414>
   101c0:	mov	r1, r5
   101c4:	mov	r0, #7
   101c8:	bl	9120 <ftello64@plt+0x7110>
   101cc:	ldr	r3, [r9, #36]	; 0x24
   101d0:	cmp	r3, #6
   101d4:	ble	ffa8 <ftello64@plt+0xdf98>
   101d8:	ldr	r3, [r4, #112]	; 0x70
   101dc:	ldr	r2, [pc, #580]	; 10428 <ftello64@plt+0xe418>
   101e0:	ldrb	r6, [r3, #25]
   101e4:	ldrb	lr, [r3, #29]
   101e8:	ldrb	ip, [r3, #26]
   101ec:	ldrb	r0, [r3, #24]
   101f0:	ldrb	r1, [r3, #28]
   101f4:	add	r2, pc, r2
   101f8:	orr	r0, r0, r6, lsl #8
   101fc:	ldrb	r6, [r3, #30]
   10200:	orr	r1, r1, lr, lsl #8
   10204:	orr	r0, r0, ip, lsl #16
   10208:	ldrb	lr, [r3, #31]
   1020c:	ldrb	ip, [r3, #27]
   10210:	orr	r1, r1, r6, lsl #16
   10214:	add	r3, r2, #1728	; 0x6c0
   10218:	orr	r2, r1, lr, lsl #24
   1021c:	orr	r0, r0, ip, lsl #24
   10220:	ldr	ip, [pc, #516]	; 1042c <ftello64@plt+0xe41c>
   10224:	str	r2, [sp, #12]
   10228:	ldr	r2, [pc, #512]	; 10430 <ftello64@plt+0xe420>
   1022c:	add	ip, pc, ip
   10230:	add	r3, r3, #8
   10234:	str	r0, [sp, #8]
   10238:	str	r3, [sp]
   1023c:	str	ip, [sp, #4]
   10240:	ldr	r3, [pc, #492]	; 10434 <ftello64@plt+0xe424>
   10244:	add	r2, pc, r2
   10248:	mov	r1, #0
   1024c:	mov	r0, #7
   10250:	bl	9120 <ftello64@plt+0x7110>
   10254:	b	ff94 <ftello64@plt+0xdf84>
   10258:	bl	aea8 <ftello64@plt+0x8e98>
   1025c:	ldr	r3, [r4, #112]	; 0x70
   10260:	ldr	r2, [pc, #464]	; 10438 <ftello64@plt+0xe428>
   10264:	ldrb	r6, [r3, #73]	; 0x49
   10268:	ldrb	lr, [r3, #77]	; 0x4d
   1026c:	ldrb	ip, [r3, #74]	; 0x4a
   10270:	ldrb	r0, [r3, #72]	; 0x48
   10274:	ldrb	r1, [r3, #76]	; 0x4c
   10278:	add	r2, pc, r2
   1027c:	orr	r0, r0, r6, lsl #8
   10280:	ldrb	r6, [r3, #78]	; 0x4e
   10284:	orr	r1, r1, lr, lsl #8
   10288:	orr	r0, r0, ip, lsl #16
   1028c:	ldrb	lr, [r3, #79]	; 0x4f
   10290:	ldrb	ip, [r3, #75]	; 0x4b
   10294:	orr	r1, r1, r6, lsl #16
   10298:	add	r3, r2, #1728	; 0x6c0
   1029c:	orr	r2, r1, lr, lsl #24
   102a0:	orr	r0, r0, ip, lsl #24
   102a4:	ldr	ip, [pc, #400]	; 1043c <ftello64@plt+0xe42c>
   102a8:	str	r2, [sp, #12]
   102ac:	ldr	r2, [pc, #396]	; 10440 <ftello64@plt+0xe430>
   102b0:	add	r3, r3, #8
   102b4:	add	ip, pc, ip
   102b8:	str	r0, [sp, #8]
   102bc:	str	r3, [sp]
   102c0:	str	ip, [sp, #4]
   102c4:	ldr	r3, [pc, #376]	; 10444 <ftello64@plt+0xe434>
   102c8:	add	r2, pc, r2
   102cc:	mov	r1, #0
   102d0:	mov	r0, #7
   102d4:	bl	9120 <ftello64@plt+0x7110>
   102d8:	ldr	r3, [pc, #360]	; 10448 <ftello64@plt+0xe438>
   102dc:	add	r3, pc, r3
   102e0:	ldr	r3, [r3, #36]	; 0x24
   102e4:	cmp	r3, #6
   102e8:	ble	ffa8 <ftello64@plt+0xdf98>
   102ec:	ldr	r3, [r4, #112]	; 0x70
   102f0:	ldr	r2, [pc, #340]	; 1044c <ftello64@plt+0xe43c>
   102f4:	ldrb	r6, [r3, #65]	; 0x41
   102f8:	ldrb	lr, [r3, #69]	; 0x45
   102fc:	ldrb	ip, [r3, #66]	; 0x42
   10300:	ldrb	r0, [r3, #64]	; 0x40
   10304:	ldrb	r1, [r3, #68]	; 0x44
   10308:	add	r2, pc, r2
   1030c:	orr	r0, r0, r6, lsl #8
   10310:	ldrb	r6, [r3, #70]	; 0x46
   10314:	orr	r1, r1, lr, lsl #8
   10318:	orr	r0, r0, ip, lsl #16
   1031c:	ldrb	lr, [r3, #71]	; 0x47
   10320:	ldrb	ip, [r3, #67]	; 0x43
   10324:	orr	r1, r1, r6, lsl #16
   10328:	add	r3, r2, #1728	; 0x6c0
   1032c:	orr	r2, r1, lr, lsl #24
   10330:	orr	r0, r0, ip, lsl #24
   10334:	ldr	ip, [pc, #276]	; 10450 <ftello64@plt+0xe440>
   10338:	str	r2, [sp, #12]
   1033c:	ldr	r2, [pc, #272]	; 10454 <ftello64@plt+0xe444>
   10340:	add	ip, pc, ip
   10344:	add	r3, r3, #8
   10348:	str	r0, [sp, #8]
   1034c:	str	r3, [sp]
   10350:	str	ip, [sp, #4]
   10354:	mov	r3, #356	; 0x164
   10358:	add	r2, pc, r2
   1035c:	mov	r1, #0
   10360:	mov	r0, #7
   10364:	bl	9120 <ftello64@plt+0x7110>
   10368:	b	ffa8 <ftello64@plt+0xdf98>
   1036c:	andeq	r4, r1, r8, lsl r2
   10370:	andeq	r0, r0, r8, lsl r2
   10374:			; <UNDEFINED> instruction: 0x00000cb0
   10378:	andeq	r2, r0, ip, ror #28
   1037c:	ldrdeq	r4, [r1], -r8
   10380:	andeq	r0, r0, r0, lsl ip
   10384:	andeq	r1, r0, ip, lsr sl
   10388:	andeq	r1, r0, r8, ror r5
   1038c:			; <UNDEFINED> instruction: 0x000001b3
   10390:	andeq	r4, r1, r4, lsr r3
   10394:	andeq	r0, r0, ip, ror fp
   10398:	andeq	r2, r0, ip, ror #10
   1039c:	muleq	r0, r8, r9
   103a0:	andeq	r0, r0, r9, asr #2
   103a4:	andeq	r0, r0, ip, lsr fp
   103a8:	andeq	r1, r0, r0, lsl #28
   103ac:	andeq	r2, r0, ip, lsl #10
   103b0:	andeq	r4, r1, r0, lsr #5
   103b4:	andeq	r0, r0, r8, asr #21
   103b8:	andeq	r2, r0, ip, lsl #10
   103bc:	andeq	r1, r0, r4, ror #17
   103c0:	andeq	r0, r0, r3, asr r1
   103c4:	andeq	r0, r0, r8, lsl #21
   103c8:	muleq	r0, r0, r4
   103cc:	andeq	r1, r0, ip, lsr #17
   103d0:	andeq	r0, r0, sp, asr #2
   103d4:	andeq	r0, r0, r8, ror #18
   103d8:	andeq	r2, r0, r4, asr #7
   103dc:	andeq	r1, r0, r4, lsl #15
   103e0:	andeq	r0, r0, r7, asr r1
   103e4:	andeq	r0, r0, r8, lsr #18
   103e8:	muleq	r0, ip, r3
   103ec:	andeq	r1, r0, ip, asr #14
   103f0:	andeq	r0, r0, fp, asr r1
   103f4:	andeq	r4, r1, r4, rrx
   103f8:	andeq	r3, r1, ip, asr sl
   103fc:			; <UNDEFINED> instruction: 0x000023b8
   10400:	andeq	r0, r0, ip, lsr #15
   10404:	ldrdeq	r1, [r0], -r8
   10408:	ldrdeq	r2, [r0], -r0
   1040c:	andeq	r0, r0, ip, ror r7
   10410:	andeq	r1, r0, ip, lsr #11
   10414:	strdeq	r1, [r0], -ip
   10418:	andeq	r0, r0, pc, asr r1
   1041c:	andeq	r2, r0, r0, asr #3
   10420:	andeq	r2, r0, ip, ror r1
   10424:	andeq	r0, r0, r1, ror #2
   10428:	andeq	r0, r0, r8, ror r6
   1042c:	andeq	r2, r0, ip, lsl r1
   10430:	andeq	r1, r0, r8, ror #8
   10434:	andeq	r0, r0, r2, ror #2
   10438:	strdeq	r0, [r0], -r4
   1043c:	strheq	r2, [r0], -r4
   10440:	andeq	r1, r0, r4, ror #7
   10444:	andeq	r0, r0, r3, ror #2
   10448:	andeq	r3, r1, r0, lsr #26
   1044c:	andeq	r0, r0, r4, ror #10
   10450:	andeq	r2, r0, r8, asr #32
   10454:	andeq	r1, r0, r4, asr r3
   10458:	subs	r2, r1, #1
   1045c:	bxeq	lr
   10460:	bcc	10638 <ftello64@plt+0xe628>
   10464:	cmp	r0, r1
   10468:	bls	1061c <ftello64@plt+0xe60c>
   1046c:	tst	r1, r2
   10470:	beq	10628 <ftello64@plt+0xe618>
   10474:	clz	r3, r0
   10478:	clz	r2, r1
   1047c:	sub	r3, r2, r3
   10480:	rsbs	r3, r3, #31
   10484:	addne	r3, r3, r3, lsl #1
   10488:	mov	r2, #0
   1048c:	addne	pc, pc, r3, lsl #2
   10490:	nop			; (mov r0, r0)
   10494:	cmp	r0, r1, lsl #31
   10498:	adc	r2, r2, r2
   1049c:	subcs	r0, r0, r1, lsl #31
   104a0:	cmp	r0, r1, lsl #30
   104a4:	adc	r2, r2, r2
   104a8:	subcs	r0, r0, r1, lsl #30
   104ac:	cmp	r0, r1, lsl #29
   104b0:	adc	r2, r2, r2
   104b4:	subcs	r0, r0, r1, lsl #29
   104b8:	cmp	r0, r1, lsl #28
   104bc:	adc	r2, r2, r2
   104c0:	subcs	r0, r0, r1, lsl #28
   104c4:	cmp	r0, r1, lsl #27
   104c8:	adc	r2, r2, r2
   104cc:	subcs	r0, r0, r1, lsl #27
   104d0:	cmp	r0, r1, lsl #26
   104d4:	adc	r2, r2, r2
   104d8:	subcs	r0, r0, r1, lsl #26
   104dc:	cmp	r0, r1, lsl #25
   104e0:	adc	r2, r2, r2
   104e4:	subcs	r0, r0, r1, lsl #25
   104e8:	cmp	r0, r1, lsl #24
   104ec:	adc	r2, r2, r2
   104f0:	subcs	r0, r0, r1, lsl #24
   104f4:	cmp	r0, r1, lsl #23
   104f8:	adc	r2, r2, r2
   104fc:	subcs	r0, r0, r1, lsl #23
   10500:	cmp	r0, r1, lsl #22
   10504:	adc	r2, r2, r2
   10508:	subcs	r0, r0, r1, lsl #22
   1050c:	cmp	r0, r1, lsl #21
   10510:	adc	r2, r2, r2
   10514:	subcs	r0, r0, r1, lsl #21
   10518:	cmp	r0, r1, lsl #20
   1051c:	adc	r2, r2, r2
   10520:	subcs	r0, r0, r1, lsl #20
   10524:	cmp	r0, r1, lsl #19
   10528:	adc	r2, r2, r2
   1052c:	subcs	r0, r0, r1, lsl #19
   10530:	cmp	r0, r1, lsl #18
   10534:	adc	r2, r2, r2
   10538:	subcs	r0, r0, r1, lsl #18
   1053c:	cmp	r0, r1, lsl #17
   10540:	adc	r2, r2, r2
   10544:	subcs	r0, r0, r1, lsl #17
   10548:	cmp	r0, r1, lsl #16
   1054c:	adc	r2, r2, r2
   10550:	subcs	r0, r0, r1, lsl #16
   10554:	cmp	r0, r1, lsl #15
   10558:	adc	r2, r2, r2
   1055c:	subcs	r0, r0, r1, lsl #15
   10560:	cmp	r0, r1, lsl #14
   10564:	adc	r2, r2, r2
   10568:	subcs	r0, r0, r1, lsl #14
   1056c:	cmp	r0, r1, lsl #13
   10570:	adc	r2, r2, r2
   10574:	subcs	r0, r0, r1, lsl #13
   10578:	cmp	r0, r1, lsl #12
   1057c:	adc	r2, r2, r2
   10580:	subcs	r0, r0, r1, lsl #12
   10584:	cmp	r0, r1, lsl #11
   10588:	adc	r2, r2, r2
   1058c:	subcs	r0, r0, r1, lsl #11
   10590:	cmp	r0, r1, lsl #10
   10594:	adc	r2, r2, r2
   10598:	subcs	r0, r0, r1, lsl #10
   1059c:	cmp	r0, r1, lsl #9
   105a0:	adc	r2, r2, r2
   105a4:	subcs	r0, r0, r1, lsl #9
   105a8:	cmp	r0, r1, lsl #8
   105ac:	adc	r2, r2, r2
   105b0:	subcs	r0, r0, r1, lsl #8
   105b4:	cmp	r0, r1, lsl #7
   105b8:	adc	r2, r2, r2
   105bc:	subcs	r0, r0, r1, lsl #7
   105c0:	cmp	r0, r1, lsl #6
   105c4:	adc	r2, r2, r2
   105c8:	subcs	r0, r0, r1, lsl #6
   105cc:	cmp	r0, r1, lsl #5
   105d0:	adc	r2, r2, r2
   105d4:	subcs	r0, r0, r1, lsl #5
   105d8:	cmp	r0, r1, lsl #4
   105dc:	adc	r2, r2, r2
   105e0:	subcs	r0, r0, r1, lsl #4
   105e4:	cmp	r0, r1, lsl #3
   105e8:	adc	r2, r2, r2
   105ec:	subcs	r0, r0, r1, lsl #3
   105f0:	cmp	r0, r1, lsl #2
   105f4:	adc	r2, r2, r2
   105f8:	subcs	r0, r0, r1, lsl #2
   105fc:	cmp	r0, r1, lsl #1
   10600:	adc	r2, r2, r2
   10604:	subcs	r0, r0, r1, lsl #1
   10608:	cmp	r0, r1
   1060c:	adc	r2, r2, r2
   10610:	subcs	r0, r0, r1
   10614:	mov	r0, r2
   10618:	bx	lr
   1061c:	moveq	r0, #1
   10620:	movne	r0, #0
   10624:	bx	lr
   10628:	clz	r2, r1
   1062c:	rsb	r2, r2, #31
   10630:	lsr	r0, r0, r2
   10634:	bx	lr
   10638:	cmp	r0, #0
   1063c:	mvnne	r0, #0
   10640:	b	106a0 <ftello64@plt+0xe690>
   10644:	cmp	r1, #0
   10648:	beq	10638 <ftello64@plt+0xe628>
   1064c:	push	{r0, r1, lr}
   10650:	bl	10458 <ftello64@plt+0xe448>
   10654:	pop	{r1, r2, lr}
   10658:	mul	r3, r2, r0
   1065c:	sub	r1, r1, r3
   10660:	bx	lr
   10664:	cmp	r3, #0
   10668:	cmpeq	r2, #0
   1066c:	bne	10684 <ftello64@plt+0xe674>
   10670:	cmp	r1, #0
   10674:	cmpeq	r0, #0
   10678:	mvnne	r1, #0
   1067c:	mvnne	r0, #0
   10680:	b	106a0 <ftello64@plt+0xe690>
   10684:	sub	sp, sp, #8
   10688:	push	{sp, lr}
   1068c:	bl	106b0 <ftello64@plt+0xe6a0>
   10690:	ldr	lr, [sp, #4]
   10694:	add	sp, sp, #8
   10698:	pop	{r2, r3}
   1069c:	bx	lr
   106a0:	push	{r1, lr}
   106a4:	mov	r0, #8
   106a8:	bl	1a4c <raise@plt>
   106ac:	pop	{r1, pc}
   106b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   106b4:	cmp	r1, r3
   106b8:	sub	sp, sp, #12
   106bc:	cmpeq	r0, r2
   106c0:	mov	sl, r0
   106c4:	mov	fp, r1
   106c8:	ldr	r8, [sp, #48]	; 0x30
   106cc:	bcc	107c4 <ftello64@plt+0xe7b4>
   106d0:	cmp	r3, #0
   106d4:	mov	r0, r2
   106d8:	mov	r1, r3
   106dc:	clzne	r2, r3
   106e0:	clzeq	r3, r0
   106e4:	addeq	r2, r3, #32
   106e8:	cmp	fp, #0
   106ec:	clzeq	r3, sl
   106f0:	addeq	r3, r3, #32
   106f4:	clzne	r3, fp
   106f8:	sub	r3, r2, r3
   106fc:	sub	ip, r3, #32
   10700:	lsl	r7, r1, r3
   10704:	rsb	lr, r3, #32
   10708:	orr	r7, r7, r0, lsl ip
   1070c:	orr	r7, r7, r0, lsr lr
   10710:	lsl	r6, r0, r3
   10714:	cmp	fp, r7
   10718:	cmpeq	sl, r6
   1071c:	bcs	107e4 <ftello64@plt+0xe7d4>
   10720:	mov	r0, #0
   10724:	mov	r1, #0
   10728:	strd	r0, [sp]
   1072c:	cmp	r3, #0
   10730:	beq	107d0 <ftello64@plt+0xe7c0>
   10734:	lsrs	r7, r7, #1
   10738:	rrx	r6, r6
   1073c:	mov	r2, r3
   10740:	b	10764 <ftello64@plt+0xe754>
   10744:	subs	r0, sl, r6
   10748:	sbc	r1, fp, r7
   1074c:	adds	r4, r0, r0
   10750:	adc	r5, r1, r1
   10754:	adds	sl, r4, #1
   10758:	adc	fp, r5, #0
   1075c:	subs	r2, r2, #1
   10760:	beq	10780 <ftello64@plt+0xe770>
   10764:	cmp	fp, r7
   10768:	cmpeq	sl, r6
   1076c:	bcs	10744 <ftello64@plt+0xe734>
   10770:	adds	sl, sl, sl
   10774:	adc	fp, fp, fp
   10778:	subs	r2, r2, #1
   1077c:	bne	10764 <ftello64@plt+0xe754>
   10780:	lsr	r2, sl, r3
   10784:	lsr	r9, fp, r3
   10788:	orr	r2, r2, fp, lsl lr
   1078c:	orr	r2, r2, fp, lsr ip
   10790:	lsl	r1, r9, r3
   10794:	ldrd	r6, [sp]
   10798:	orr	r1, r1, r2, lsl ip
   1079c:	lsl	r0, r2, r3
   107a0:	adds	r6, r6, sl
   107a4:	orr	r1, r1, r2, lsr lr
   107a8:	adc	r7, r7, fp
   107ac:	subs	r6, r6, r0
   107b0:	sbc	r7, r7, r1
   107b4:	mov	sl, r2
   107b8:	mov	fp, r9
   107bc:	strd	r6, [sp]
   107c0:	b	107d0 <ftello64@plt+0xe7c0>
   107c4:	mov	r2, #0
   107c8:	mov	r3, #0
   107cc:	strd	r2, [sp]
   107d0:	cmp	r8, #0
   107d4:	strdne	sl, [r8]
   107d8:	ldrd	r0, [sp]
   107dc:	add	sp, sp, #12
   107e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107e4:	mov	r2, #1
   107e8:	subs	sl, sl, r6
   107ec:	lsl	r1, r2, ip
   107f0:	orr	r1, r1, r2, lsr lr
   107f4:	lsl	r2, r2, r3
   107f8:	str	r1, [sp, #4]
   107fc:	sbc	fp, fp, r7
   10800:	str	r2, [sp]
   10804:	b	1072c <ftello64@plt+0xe71c>
   10808:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1080c:	mov	r7, r0
   10810:	ldr	r6, [pc, #72]	; 10860 <ftello64@plt+0xe850>
   10814:	ldr	r5, [pc, #72]	; 10864 <ftello64@plt+0xe854>
   10818:	add	r6, pc, r6
   1081c:	add	r5, pc, r5
   10820:	sub	r6, r6, r5
   10824:	mov	r8, r1
   10828:	mov	r9, r2
   1082c:	bl	1a14 <fdopen@plt-0x20>
   10830:	asrs	r6, r6, #2
   10834:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10838:	mov	r4, #0
   1083c:	add	r4, r4, #1
   10840:	ldr	r3, [r5], #4
   10844:	mov	r2, r9
   10848:	mov	r1, r8
   1084c:	mov	r0, r7
   10850:	blx	r3
   10854:	cmp	r6, r4
   10858:	bne	1083c <ftello64@plt+0xe82c>
   1085c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10860:	andeq	r3, r1, r4, lsr r2
   10864:	andeq	r3, r1, ip, lsr #4
   10868:	bx	lr

Disassembly of section .fini:

0001086c <.fini>:
   1086c:	push	{r3, lr}
   10870:	pop	{r3, pc}
