{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 26 00:35:59 2009 " "Info: Processing started: Fri Jun 26 00:35:59 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ula4bits -c ula4bits " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ula4bits -c ula4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[0\] Co 18.900 ns Longest " "Info: Longest tpd from source pin \"b\[0\]\" to destination pin \"Co\" is 18.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns b\[0\] 1 PIN PIN_15 101 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_15; Fanout = 101; PIN Node = 'b\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "ula4bits.vhd" "" { Text "C:/Users/Thales/Desktop/ULA/ula4bits.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[2\]~24 2 COMB LC1 1 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC1; Fanout = 1; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[2\]~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { b[0] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~24 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 5.300 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[2\]~29 3 COMB LC2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 5.300 ns; Loc. = LC2; Fanout = 1; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[2\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~24 lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~29 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 7.100 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[2\]~8 4 COMB LC3 6 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 7.100 ns; Loc. = LC3; Fanout = 6; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[2\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~29 lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~8 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 12.100 ns Mux13~29 5 COMB SEXP55 1 " "Info: 5: + IC(1.000 ns) + CELL(4.000 ns) = 12.100 ns; Loc. = SEXP55; Fanout = 1; COMB Node = 'Mux13~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~8 Mux13~29 } "NODE_NAME" } } { "ula4bits.vhd" "" { Text "C:/Users/Thales/Desktop/ULA/ula4bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 15.100 ns Mux13~51 6 COMB LC60 1 " "Info: 6: + IC(0.000 ns) + CELL(3.000 ns) = 15.100 ns; Loc. = LC60; Fanout = 1; COMB Node = 'Mux13~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Mux13~29 Mux13~51 } "NODE_NAME" } } { "ula4bits.vhd" "" { Text "C:/Users/Thales/Desktop/ULA/ula4bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 16.900 ns Mux13~42 7 COMB LC61 1 " "Info: 7: + IC(0.000 ns) + CELL(1.800 ns) = 16.900 ns; Loc. = LC61; Fanout = 1; COMB Node = 'Mux13~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Mux13~51 Mux13~42 } "NODE_NAME" } } { "ula4bits.vhd" "" { Text "C:/Users/Thales/Desktop/ULA/ula4bits.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 18.900 ns Co 8 PIN PIN_34 0 " "Info: 8: + IC(0.000 ns) + CELL(2.000 ns) = 18.900 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'Co'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Mux13~42 Co } "NODE_NAME" } } { "ula4bits.vhd" "" { Text "C:/Users/Thales/Desktop/ULA/ula4bits.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.900 ns ( 89.42 % ) " "Info: Total cell delay = 16.900 ns ( 89.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 10.58 % ) " "Info: Total interconnect delay = 2.000 ns ( 10.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { b[0] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~24 lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~29 lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~8 Mux13~29 Mux13~51 Mux13~42 Co } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { b[0] {} b[0]~out {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~24 {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~29 {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|sout_node[2]~8 {} Mux13~29 {} Mux13~51 {} Mux13~42 {} Co {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.500ns 3.000ns 0.800ns 1.800ns 4.000ns 3.000ns 1.800ns 2.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 26 00:36:00 2009 " "Info: Processing ended: Fri Jun 26 00:36:00 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
