# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do BCD_Adder_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:31 on Apr 26,2018
# vlog -reportprogress 300 ./BCD_Adder.sv 
# -- Compiling module BCD_Adder
# -- Compiling module BCD_Adder_testbench
# 
# Top level modules:
# 	BCD_Adder_testbench
# End time: 21:44:31 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BCD_Adder_testbench 
# Start time: 21:44:31 on Apr 26,2018
# Loading sv_std.std
# Loading work.BCD_Adder_testbench
# Loading work.BCD_Adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# b:a:ci    s:c0
# 000       00
# 000       00
# 000       00
# 001       01
# 011       10
# 010       01
# 011       10
# 111       11
# 101       10
# 100       01
# 101       10
# 111       11
# 110       10
# 111       11
# End time: 21:45:29 on Apr 26,2018, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
