{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 15:03:42 2018 " "Info: Processing started: Sun Feb 11 15:03:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SM_SCHEMATIC -c SM_SCHEMATIC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SM_SCHEMATIC -c SM_SCHEMATIC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register inst inst 420.17 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 420.17 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X1_Y5_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns inst12~0 2 COMB LCCOMB_X1_Y5_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { inst inst12~0 } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 152 728 792 200 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns inst 3 REG LCFF_X1_Y5_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst12~0 inst } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst inst12~0 inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst {} inst12~0 {} inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.345 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.537 ns) 2.345 ns inst 3 REG LCFF_X1_Y5_N25 3 " "Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { CLOCK~clkctrl inst } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.07 % ) " "Info: Total cell delay = 1.526 ns ( 65.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.819 ns ( 34.93 % ) " "Info: Total interconnect delay = 0.819 ns ( 34.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.345 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.537 ns) 2.345 ns inst 3 REG LCFF_X1_Y5_N25 3 " "Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { CLOCK~clkctrl inst } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.07 % ) " "Info: Total cell delay = 1.526 ns ( 65.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.819 ns ( 34.93 % ) " "Info: Total interconnect delay = 0.819 ns ( 34.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst inst12~0 inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst {} inst12~0 {} inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst X\[0\] CLOCK 3.492 ns register " "Info: tsu for register \"inst\" (data pin = \"X\[0\]\", clock pin = \"CLOCK\") is 3.492 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.873 ns + Longest pin register " "Info: + Longest pin to register delay is 5.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns X\[0\] 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'X\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 368 120 288 384 "X\[0\]" "" } { 288 120 288 304 "X\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.499 ns) + CELL(0.438 ns) 5.789 ns inst12~0 2 COMB LCCOMB_X1_Y5_N24 1 " "Info: 2: + IC(4.499 ns) + CELL(0.438 ns) = 5.789 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'inst12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { X[0] inst12~0 } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 152 728 792 200 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.873 ns inst 3 REG LCFF_X1_Y5_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.873 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst12~0 inst } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 23.40 % ) " "Info: Total cell delay = 1.374 ns ( 23.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.499 ns ( 76.60 % ) " "Info: Total interconnect delay = 4.499 ns ( 76.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { X[0] inst12~0 inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { X[0] {} X[0]~combout {} inst12~0 {} inst {} } { 0.000ns 0.000ns 4.499ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.345 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.537 ns) 2.345 ns inst 3 REG LCFF_X1_Y5_N25 3 " "Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { CLOCK~clkctrl inst } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.07 % ) " "Info: Total cell delay = 1.526 ns ( 65.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.819 ns ( 34.93 % ) " "Info: Total interconnect delay = 0.819 ns ( 34.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.873 ns" { X[0] inst12~0 inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.873 ns" { X[0] {} X[0]~combout {} inst12~0 {} inst {} } { 0.000ns 0.000ns 4.499ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Q\[1\] inst 6.298 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Q\[1\]\" through register \"inst\" is 6.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.345 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.537 ns) 2.345 ns inst 3 REG LCFF_X1_Y5_N25 3 " "Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { CLOCK~clkctrl inst } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.07 % ) " "Info: Total cell delay = 1.526 ns ( 65.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.819 ns ( 34.93 % ) " "Info: Total interconnect delay = 0.819 ns ( 34.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.703 ns + Longest register pin " "Info: + Longest register to pin delay is 3.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X1_Y5_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N25; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 256 872 936 336 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(2.642 ns) 3.703 ns Q\[1\] 2 PIN PIN_7 0 " "Info: 2: + IC(1.061 ns) + CELL(2.642 ns) = 3.703 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { inst Q[1] } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 272 1136 1312 288 "Q\[1\]" "" } { 448 1136 1312 464 "Q\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 71.35 % ) " "Info: Total cell delay = 2.642 ns ( 71.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 28.65 % ) " "Info: Total interconnect delay = 1.061 ns ( 28.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { inst Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.703 ns" { inst {} Q[1] {} } { 0.000ns 1.061ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { inst Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.703 ns" { inst {} Q[1] {} } { 0.000ns 1.061ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst2 X\[1\] CLOCK 0.476 ns register " "Info: th for register \"inst2\" (data pin = \"X\[1\]\", clock pin = \"CLOCK\") is 0.476 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.345 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 512 104 272 528 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.537 ns) 2.345 ns inst2 3 REG LCFF_X1_Y5_N11 2 " "Info: 3: + IC(0.697 ns) + CELL(0.537 ns) = 2.345 ns; Loc. = LCFF_X1_Y5_N11; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { CLOCK~clkctrl inst2 } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 432 872 936 512 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.07 % ) " "Info: Total cell delay = 1.526 ns ( 65.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.819 ns ( 34.93 % ) " "Info: Total interconnect delay = 0.819 ns ( 34.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 432 872 936 512 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.135 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns X\[1\] 1 PIN PIN_21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 2; PIN Node = 'X\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 368 120 288 384 "X\[0\]" "" } { 288 120 288 304 "X\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.419 ns) 2.051 ns inst2~0 2 COMB LCCOMB_X1_Y5_N10 1 " "Info: 2: + IC(0.643 ns) + CELL(0.419 ns) = 2.051 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 1; COMB Node = 'inst2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { X[1] inst2~0 } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 432 872 936 512 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.135 ns inst2 3 REG LCFF_X1_Y5_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.135 ns; Loc. = LCFF_X1_Y5_N11; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst2~0 inst2 } "NODE_NAME" } } { "SM_SCHEMATIC.bdf" "" { Schematic "//Mac/Home/Desktop/ECE2031/NewLab4/SM_SCHEMATIC.bdf" { { 432 872 936 512 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 69.88 % ) " "Info: Total cell delay = 1.492 ns ( 69.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.643 ns ( 30.12 % ) " "Info: Total interconnect delay = 0.643 ns ( 30.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { X[1] inst2~0 inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.135 ns" { X[1] {} X[1]~combout {} inst2~0 {} inst2 {} } { 0.000ns 0.000ns 0.643ns 0.000ns } { 0.000ns 0.989ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLOCK CLOCK~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.122ns 0.697ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { X[1] inst2~0 inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.135 ns" { X[1] {} X[1]~combout {} inst2~0 {} inst2 {} } { 0.000ns 0.000ns 0.643ns 0.000ns } { 0.000ns 0.989ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 15:03:42 2018 " "Info: Processing ended: Sun Feb 11 15:03:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
