# Ripple_Carry_Adder_verilog
 Design a dynamically initialized ripple carry adder which is n bit wide.

## Installation

You can copy this using this command:

```bash
git clone https://github.com/rksingh23/Ripple_Carry_Adder_verilog.git
```

### Run main:

You can run this using .dat file provided`:

Double Click the do_RCA.bat file 

or execute the comment on command Prmpt
```.bat
vsim -do do_RCA.do
```

### Run Tests:
You need to have Questasim or Modelsim installed on your local host PC.
