IP Upgrade report for DE10_NANO_SoC_GHRD
Tue Dec 12 10:25:42 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Tue Dec 12 10:25:42 2017           ;
; Quartus Prime Version        ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                ; DE10_NANO_SoC_GHRD                          ;
; Top-level Entity Name        ; DE10_NANO_Top_Level                         ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                 ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File                     ; Message ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; soc_system  ; Qsys           ; 17.0    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ; soc_system/synthesis/soc_system.qip ;         ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.vhd" to "soc_system.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2017.12.12.10:21:38 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2017.12.12.10:21:38 Info: Finished upgrading the ip cores
Info: 2017.12.12.10:22:27 Info: Saving generation log to C:/EELE475/JG/Final Lab/soc_system
Info: 2017.12.12.10:22:27 Info: Starting: Create block symbol file (.bsf)
Info: 2017.12.12.10:22:27 Info: qsys-generate "C:\EELE475\JG\Final Lab\soc_system.qsys" --block-symbol-file --output-directory="C:\EELE475\JG\Final Lab\soc_system" --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2017.12.12.10:22:27 Info: Loading Final Lab
Info: 2017.12.12.10:22:28 Info: Reading input file
Info: 2017.12.12.10:22:28 Info: Adding ILC [interrupt_latency_counter 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module ILC
Info: 2017.12.12.10:22:28 Info: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Info: 2017.12.12.10:22:28 Info: Parameterizing module Qsys_LED_control_0
Info: 2017.12.12.10:22:28 Info: Adding clk_0 [clock_source 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module clk_0
Info: 2017.12.12.10:22:28 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module f2sdram_only_master
Info: 2017.12.12.10:22:28 Info: Adding fpga_only_master [altera_jtag_avalon_master 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module fpga_only_master
Info: 2017.12.12.10:22:28 Info: Adding hps_0 [altera_hps 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module hps_0
Info: 2017.12.12.10:22:28 Info: Adding hps_only_master [altera_jtag_avalon_master 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module hps_only_master
Info: 2017.12.12.10:22:28 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module jtag_uart
Info: 2017.12.12.10:22:28 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module mm_bridge_0
Info: 2017.12.12.10:22:28 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Info: 2017.12.12.10:22:28 Info: Parameterizing module sysid_qsys
Info: 2017.12.12.10:22:28 Info: Building connections
Info: 2017.12.12.10:22:28 Info: Parameterizing connections
Info: 2017.12.12.10:22:28 Info: Validating
Info: 2017.12.12.10:22:45 Info: Done reading input file
Info: 2017.12.12.10:22:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2017.12.12.10:22:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2017.12.12.10:22:52 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.12.12.10:22:52 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.12.12.10:22:52 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.12.12.10:22:54 Info: qsys-generate succeeded.
Info: 2017.12.12.10:22:54 Info: Finished: Create block symbol file (.bsf)
Info: 2017.12.12.10:22:54 Info:
Info: 2017.12.12.10:22:54 Info: Starting: Create HDL design files for synthesis
Info: 2017.12.12.10:22:54 Info: qsys-generate "C:\EELE475\JG\Final Lab\soc_system.qsys" --synthesis=VHDL --output-directory="C:\EELE475\JG\Final Lab\soc_system\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2017.12.12.10:22:54 Info: Loading Final Lab
Info: 2017.12.12.10:22:54 Info: Reading input file
Info: 2017.12.12.10:22:54 Info: Adding ILC [interrupt_latency_counter 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module ILC
Info: 2017.12.12.10:22:54 Info: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Info: 2017.12.12.10:22:54 Info: Parameterizing module Qsys_LED_control_0
Info: 2017.12.12.10:22:54 Info: Adding clk_0 [clock_source 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module clk_0
Info: 2017.12.12.10:22:54 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module f2sdram_only_master
Info: 2017.12.12.10:22:54 Info: Adding fpga_only_master [altera_jtag_avalon_master 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module fpga_only_master
Info: 2017.12.12.10:22:54 Info: Adding hps_0 [altera_hps 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module hps_0
Info: 2017.12.12.10:22:54 Info: Adding hps_only_master [altera_jtag_avalon_master 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module hps_only_master
Info: 2017.12.12.10:22:54 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module jtag_uart
Info: 2017.12.12.10:22:54 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module mm_bridge_0
Info: 2017.12.12.10:22:54 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Info: 2017.12.12.10:22:54 Info: Parameterizing module sysid_qsys
Info: 2017.12.12.10:22:54 Info: Building connections
Info: 2017.12.12.10:22:54 Info: Parameterizing connections
Info: 2017.12.12.10:22:54 Info: Validating
Info: 2017.12.12.10:23:11 Info: Done reading input file
Info: 2017.12.12.10:23:17 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2017.12.12.10:23:17 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2017.12.12.10:23:17 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.12.12.10:23:17 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.12.12.10:23:17 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.12.12.10:23:25 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2017.12.12.10:23:34 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: 2017.12.12.10:23:39 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: 2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2017.12.12.10:23:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: 2017.12.12.10:23:42 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: 2017.12.12.10:23:42 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: 2017.12.12.10:23:42 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: 2017.12.12.10:23:42 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: 2017.12.12.10:23:52 Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: 2017.12.12.10:23:52 Info: Qsys_LED_control_0: "soc_system" instantiated Qsys_LED_control "Qsys_LED_control_0"
Info: 2017.12.12.10:23:53 Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: 2017.12.12.10:23:53 Info: hps_0: "Running  for module: hps_0"
Info: 2017.12.12.10:23:54 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2017.12.12.10:23:55 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2017.12.12.10:23:58 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2017.12.12.10:23:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2017.12.12.10:23:58 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/johnn/AppData/Local/Temp/alt7512_5720964612577928996.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7512_5720964612577928996.dir/0004_jtag_uart_gen/
Info: 2017.12.12.10:24:01 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2017.12.12.10:24:01 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2017.12.12.10:24:01 Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2017.12.12.10:24:01 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2017.12.12.10:24:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.12.12.10:24:03 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.12.12.10:24:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.12.12.10:24:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.12.12.10:24:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.12.12.10:24:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.12.12.10:24:08 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2017.12.12.10:24:10 Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2017.12.12.10:24:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.12.12.10:24:11 Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2017.12.12.10:24:11 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2017.12.12.10:24:11 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2017.12.12.10:24:12 Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: 2017.12.12.10:24:12 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2017.12.12.10:24:12 Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2017.12.12.10:24:12 Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: 2017.12.12.10:24:12 Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2017.12.12.10:24:12 Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2017.12.12.10:24:12 Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2017.12.12.10:24:12 Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2017.12.12.10:24:12 Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2017.12.12.10:24:12 Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: 2017.12.12.10:24:12 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2017.12.12.10:24:13 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2017.12.12.10:24:13 Info: mm_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: 2017.12.12.10:24:13 Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: 2017.12.12.10:24:13 Info: mm_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: 2017.12.12.10:24:13 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.12.12.10:24:13 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.12.12.10:24:14 Info: mm_bridge_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info: 2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:14 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.12.12.10:24:14 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.12.12.10:24:14 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.12.12.10:24:14 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.12.12.10:24:14 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.12.12.10:24:15 Info: mm_bridge_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: 2017.12.12.10:24:15 Info: mm_bridge_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info: 2017.12.12.10:24:15 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2017.12.12.10:24:15 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2017.12.12.10:24:15 Info: mm_bridge_0_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "mm_bridge_0_m0_limiter"
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.12.12.10:24:15 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.12.12.10:24:15 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2017.12.12.10:24:15 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2017.12.12.10:24:15 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.12.12.10:24:15 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.12.12.10:24:15 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:15 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:16 Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: 2017.12.12.10:24:16 Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: 2017.12.12.10:24:16 Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.12.12.10:24:16 Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.12.12.10:24:16 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:16 Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.12.12.10:24:16 Info: Reusing file C:/EELE475/JG/Final Lab/soc_system/synthesis/submodules
Info: 2017.12.12.10:24:16 Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.12.12.10:25:17 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2017.12.12.10:25:17 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.12.12.10:25:17 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.12.12.10:25:17 Info: soc_system: Done "soc_system" with 63 modules, 131 files
Info: 2017.12.12.10:25:20 Info: qsys-generate succeeded.
Info: 2017.12.12.10:25:20 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "soc_system.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 829 megabytes
    Info: Processing ended: Tue Dec 12 10:26:07 2017
    Info: Elapsed time: 00:06:01
    Info: Total CPU time (on all processors): 00:09:02


