

================================================================
== Vivado HLS Report for 'fact'
================================================================
* Date:           Wed Jun 14 15:29:01 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  193|    2|  193|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- fact_loop  |    0|  191|        12|          6|          1| 0 ~ 31 |    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 6, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
* FSM state operations: 

 <State 1>: 2.66ns
ST_1: x_read (2)  [1/1] 0.00ns
:0  %x_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %x)

ST_1: tmp_cast (3)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:5
:1  %tmp_cast = zext i5 %x_read to i6

ST_1: tmp_3 (4)  [1/1] 2.66ns  loc: ../source_files/src/dut.cpp:5
:2  %tmp_3 = add i6 %tmp_cast, 1

ST_1: StgValue_18 (5)  [1/1] 1.77ns  loc: ../source_files/src/dut.cpp:5
:3  br label %1


 <State 2>: 6.28ns
ST_2: result_int (7)  [1/1] 0.00ns
:0  %result_int = phi double [ 1.000000e+00, %0 ], [ %result_int_2, %2 ]

ST_2: i (8)  [1/1] 0.00ns
:1  %i = phi i6 [ 1, %0 ], [ %i_2, %2 ]

ST_2: exitcond (9)  [1/1] 3.88ns  loc: ../source_files/src/dut.cpp:5
:2  %exitcond = icmp eq i6 %i, %tmp_3

ST_2: StgValue_22 (10)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:5
:3  br i1 %exitcond, label %3, label %2

ST_2: i_cast1 (12)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:5
:0  %i_cast1 = zext i6 %i to i32

ST_2: tmp_s (17)  [6/6] 6.28ns  loc: ../source_files/src/dut.cpp:7
:5  %tmp_s = sitofp i32 %i_cast1 to double

ST_2: i_2 (20)  [1/1] 2.71ns  loc: ../source_files/src/dut.cpp:5
:8  %i_2 = add i6 %i, 1


 <State 3>: 6.28ns
ST_3: tmp_s (17)  [5/6] 6.28ns  loc: ../source_files/src/dut.cpp:7
:5  %tmp_s = sitofp i32 %i_cast1 to double


 <State 4>: 6.28ns
ST_4: tmp_s (17)  [4/6] 6.28ns  loc: ../source_files/src/dut.cpp:7
:5  %tmp_s = sitofp i32 %i_cast1 to double


 <State 5>: 6.28ns
ST_5: tmp_s (17)  [3/6] 6.28ns  loc: ../source_files/src/dut.cpp:7
:5  %tmp_s = sitofp i32 %i_cast1 to double


 <State 6>: 6.28ns
ST_6: tmp_s (17)  [2/6] 6.28ns  loc: ../source_files/src/dut.cpp:7
:5  %tmp_s = sitofp i32 %i_cast1 to double


 <State 7>: 6.28ns
ST_7: tmp_s (17)  [1/6] 6.28ns  loc: ../source_files/src/dut.cpp:7
:5  %tmp_s = sitofp i32 %i_cast1 to double


 <State 8>: 7.79ns
ST_8: result_int_2 (18)  [6/6] 7.79ns  loc: ../source_files/src/dut.cpp:7
:6  %result_int_2 = fmul double %result_int, %tmp_s


 <State 9>: 7.79ns
ST_9: result_int_2 (18)  [5/6] 7.79ns  loc: ../source_files/src/dut.cpp:7
:6  %result_int_2 = fmul double %result_int, %tmp_s


 <State 10>: 7.79ns
ST_10: result_int_2 (18)  [4/6] 7.79ns  loc: ../source_files/src/dut.cpp:7
:6  %result_int_2 = fmul double %result_int, %tmp_s


 <State 11>: 7.79ns
ST_11: result_int_2 (18)  [3/6] 7.79ns  loc: ../source_files/src/dut.cpp:7
:6  %result_int_2 = fmul double %result_int, %tmp_s


 <State 12>: 7.79ns
ST_12: result_int_2 (18)  [2/6] 7.79ns  loc: ../source_files/src/dut.cpp:7
:6  %result_int_2 = fmul double %result_int, %tmp_s


 <State 13>: 7.79ns
ST_13: empty (13)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 31, i64 0)

ST_13: StgValue_37 (14)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:5
:2  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind

ST_13: tmp_2 (15)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:5
:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1) nounwind

ST_13: StgValue_39 (16)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:6
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_13: result_int_2 (18)  [1/6] 7.79ns  loc: ../source_files/src/dut.cpp:7
:6  %result_int_2 = fmul double %result_int, %tmp_s

ST_13: empty_3 (19)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:8
:7  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_2) nounwind

ST_13: StgValue_42 (21)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:5
:9  br label %1


 <State 14>: 0.00ns
ST_14: StgValue_43 (23)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:9
:0  ret double %result_int



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read       (read             ) [ 000000000000000]
tmp_cast     (zext             ) [ 000000000000000]
tmp_3        (add              ) [ 001111111111110]
StgValue_18  (br               ) [ 011111111111110]
result_int   (phi              ) [ 001111111111111]
i            (phi              ) [ 001000000000000]
exitcond     (icmp             ) [ 001111111111110]
StgValue_22  (br               ) [ 000000000000000]
i_cast1      (zext             ) [ 000111110000000]
i_2          (add              ) [ 011111111111110]
tmp_s        (sitodp           ) [ 001111111111110]
empty        (speclooptripcount) [ 000000000000000]
StgValue_37  (specloopname     ) [ 000000000000000]
tmp_2        (specregionbegin  ) [ 000000000000000]
StgValue_39  (specpipeline     ) [ 000000000000000]
result_int_2 (dmul             ) [ 011111111111110]
empty_3      (specregionend    ) [ 000000000000000]
StgValue_42  (br               ) [ 011111111111110]
StgValue_43  (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="x_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="5" slack="0"/>
<pin id="34" dir="0" index="1" bw="5" slack="0"/>
<pin id="35" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="38" class="1005" name="result_int_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="1"/>
<pin id="40" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_int (phireg) "/>
</bind>
</comp>

<comp id="42" class="1004" name="result_int_phi_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="1"/>
<pin id="44" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="64" slack="1"/>
<pin id="46" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_int/2 "/>
</bind>
</comp>

<comp id="50" class="1005" name="i_reg_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="1"/>
<pin id="52" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_phi_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="1"/>
<pin id="56" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="6"/>
<pin id="63" dir="0" index="1" bw="64" slack="1"/>
<pin id="64" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="result_int_2/8 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_cast_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_3_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="exitcond_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="0"/>
<pin id="81" dir="0" index="1" bw="6" slack="1"/>
<pin id="82" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_cast1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="tmp_3_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="1"/>
<pin id="97" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="100" class="1005" name="exitcond_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_cast1_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_2_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="tmp_s_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="119" class="1005" name="result_int_2_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_int_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="38" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="42" pin="4"/><net_sink comp="38" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="50" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="38" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="32" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="54" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="54" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="93"><net_src comp="54" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="73" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="103"><net_src comp="79" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="84" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="112"><net_src comp="89" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="117"><net_src comp="66" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="122"><net_src comp="61" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="42" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fact : x | {1 }
  - Chain level:
	State 1
		tmp_3 : 1
	State 2
		exitcond : 1
		StgValue_22 : 2
		i_cast1 : 1
		tmp_s : 2
		i_2 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		empty_3 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|  sitodp  |     grp_fu_66     |    0    |   412   |   645   |
|----------|-------------------|---------|---------|---------|
|   dmul   |     grp_fu_61     |    11   |   317   |   578   |
|----------|-------------------|---------|---------|---------|
|    add   |    tmp_3_fu_73    |    0    |    0    |    15   |
|          |     i_2_fu_89     |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|   icmp   |   exitcond_fu_79  |    0    |    0    |    3    |
|----------|-------------------|---------|---------|---------|
|   read   | x_read_read_fu_32 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |   tmp_cast_fu_69  |    0    |    0    |    0    |
|          |   i_cast1_fu_84   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    11   |   729   |   1256  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  exitcond_reg_100  |    1   |
|     i_2_reg_109    |    6   |
|   i_cast1_reg_104  |   32   |
|      i_reg_50      |    6   |
|result_int_2_reg_119|   64   |
|  result_int_reg_38 |   64   |
|    tmp_3_reg_95    |    6   |
|    tmp_s_reg_114   |   64   |
+--------------------+--------+
|        Total       |   243  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| result_int_reg_38 |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_66     |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   729  |  1256  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   243  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    3   |   972  |  1274  |
+-----------+--------+--------+--------+--------+
