Rajeev Murgai, On the global fanout optimization problem, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.511-515, November 07-11, 1999, San Jose, California, USA
John P. Fishburn, A depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between, Proceedings of the 27th ACM/IEEE conference on Design automation, p.361-364, June 24-27, 1990, Orlando, Florida, United States
Kanwar Jit Singh , Alberto Sangiovanni-Vincentelli, A heuristic algorithm for the fanout problem, Proceedings of the 27th ACM/IEEE conference on Design automation, p.357-360, June 24-27, 1990, Orlando, Florida, United States
Rajeev Murgai, Efficient global fanout optimization algorithms, Proceedings of the 2001 conference on Asia South Pacific design automation, p.571-576, January 2001, Yokohama, Japan
Nicholas Pippenger, The complexity of computations by networks, IBM Journal of Research and Development, v.31 n.2, p.235-243, March 1987
P. Cocchini , M. Pedram , G. Piccinini , M. Zamboni, Fanout optimization under a submicron transistor-level delay model, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.551-556, November 08-12, 1998, San Jose, California, USA
Hirendu Vaishnav , Massoud Pedram, Routability-driven fanout optimization, Proceedings of the 30th international conference on Design automation, p.230-235, June 14-18, 1993, Dallas, Texas, United States
Dieter Rautenbach , Christian Szegedy , Jürgen Werber, The delay of circuits whose inputs have specified arrival times, Discrete Applied Mathematics, v.155 n.10, p.1233-1243, May, 2007
Nicholas Pippenger, Invariance of complexity measures for networks with unreliable gates, Journal of the ACM (JACM), v.36 n.3, p.531-539, July 1989
J. P. Fishburn, LATTIS: an iterative speedup heuristic for mapped logic, Proceedings of the 29th ACM/IEEE conference on Design automation, p.488-491, June 08-12, 1992, Anaheim, California, United States
Jens Maíberg, Online binary minimax trees, Discrete Applied Mathematics, v.161 n.16-17, p.2556-2562, November, 2013
Mitsunori Ogihara, Relating the minimum model for DNA computation and Boolean circuits, Proceedings of the 1st Annual Conference on Genetic and Evolutionary Computation, July 13-17, 1999, Orlando, Florida
Supratik Chakraborty , Rajeev Murgai, Layout-driven Timing Optimization by Generalized De Morgan Transform, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.647, January 07-11, 2002
Paul Tarau , Brenda Luderman, Exact combinational logic synthesis and non-standard circuit design, Proceedings of the 5th conference on Computing frontiers, May 05-07, 2008, Ischia, Italy
Mitsunori Ogihara , Animesh Ray, The Minimum-Model DNA Computation on a Sequence of Probe Arrays, Proceedings of the Third International Conference on Unconventional Models of Computation, p.38-49, October 15-19, 2002
A. Aggarwal , A. K. Chandra , M. Snir, On communication latency in PRAM computations, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.11-21, June 18-21, 1989, Santa Fe, New Mexico, United States
Erich Kaltofen , Victor Pan, Processor efficient parallel solution of linear systems over an abstract field, Proceedings of the third annual ACM symposium on Parallel algorithms and architectures, p.180-191, July 21-24, 1991, Hilton Head, South Carolina, USA
Rajeev Murgai, Technology-based transformations, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
Kuang-Chien Chen , Jason Cong , Yuzheng Ding , Andrew B. Kahng , Peter Trajmar, DAG-Map: Graph-Based FPGA Technology Mapping for Delay Optimization, IEEE Design & Test, v.9 n.3, p.7-20, July 1992
Helger Lipmaa, Succinct Non-Interactive Zero Knowledge Arguments from Span Programs and Linear Error-Correcting Codes, Part I of the Proceedings of the 19th International Conference on Advances in Cryptology - ASIACRYPT 2013, December 01-05, 2013
Jason Cong , Yuzheng Ding, An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.48-53, November 1992, Santa Clara, California, United States
Eric Allender , Michael C. Loui , Kenneth W. Regan, Complexity classes, Algorithms and theory of computation handbook: general concepts and techniques, Chapman & Hall/CRC, 2010
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005
