
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 779.168 ; gain = 233.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:70]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.runs/synth_1/.Xil/Vivado-7840-DESKTOP-F4RPBPN/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz_0_1' of component 'clk_wiz_0' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:253]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.runs/synth_1/.Xil/Vivado-7840-DESKTOP-F4RPBPN/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Program_Counter.vhd:31' bound to instance 'Program_Counter_1' of component 'Program_Counter' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:259]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (1#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'prog_mem' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/prog_mem.vhd:37' bound to instance 'prog_mem_1' of component 'prog_mem' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:267]
INFO: [Synth 8-638] synthesizing module 'prog_mem' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/prog_mem.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'prog_mem' (2#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/prog_mem.vhd:42]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/decoder.vhd:30' bound to instance 'decoder_1' of component 'decoder' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:273]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/decoder.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/decoder.vhd:54]
INFO: [Synth 8-3491] module 'Reg_File' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Reg_File.vhd:27' bound to instance 'Reg_File_1' of component 'Reg_File' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:297]
INFO: [Synth 8-638] synthesizing module 'Reg_File' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Reg_File.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Reg_File' (4#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Reg_File.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/ALU.vhd:29' bound to instance 'ALU_1' of component 'ALU' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:310]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/ALU.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/ALU.vhd:37]
INFO: [Synth 8-3491] module 'SREG' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/SREG.vhd:34' bound to instance 'SREG_1' of component 'SREG' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:319]
INFO: [Synth 8-638] synthesizing module 'SREG' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/SREG.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SREG' (6#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/SREG.vhd:41]
INFO: [Synth 8-3491] module 'Datamemory' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Datamemory.vhd:35' bound to instance 'Datamemory_1' of component 'Datamemory' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:327]
INFO: [Synth 8-638] synthesizing module 'Datamemory' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Datamemory.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element stackpointer_reg was removed.  [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Datamemory.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Datamemory' (7#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Datamemory.vhd:61]
INFO: [Synth 8-3491] module 'seven_segment' declared at 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/seven_segment.vhd:34' bound to instance 'Seven_segment_1' of component 'seven_segment' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:348]
INFO: [Synth 8-638] synthesizing module 'seven_segment' [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/seven_segment.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (8#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/seven_segment.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (9#1) [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/toplevel.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 970.188 ; gain = 424.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 970.188 ; gain = 424.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 970.188 ; gain = 424.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 970.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_1'
Finished Parsing XDC File [c:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_1'
Parsing XDC File [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1078.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1078.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1078.406 ; gain = 532.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1078.406 ; gain = 532.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_board. (constraint file  c:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_board. (constraint file  c:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_0_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1078.406 ; gain = 532.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "OPCODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_e_regfile" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_e_Data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_Data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pop_Stack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "push_Stack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.srcs/sources_1/new/ALU.vhd:53]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'seven_segment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 st4_an3 |                               01 |                               11
                 st3_an2 |                               10 |                               10
                 st2_an1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'seven_segment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1078.406 ; gain = 532.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Datamemory__GB0 |           1|     37234|
|2     |Datamemory__GB1 |           1|     11520|
|3     |Datamemory__GB2 |           1|     14429|
|4     |toplevel__GC0   |           1|      3154|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1060  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	 512 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   8 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	1027 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 3     
	   7 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1025  
	   2 Input      1 Bit        Muxes := 43    
	  17 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module toplevel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module Datamemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1026  
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	1027 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1024  
	   2 Input      1 Bit        Muxes := 10    
Module Program_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module prog_mem 
Detailed RTL Component Info : 
+---Muxes : 
	 512 Input     16 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   8 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 3     
	   7 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
Module Reg_File 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
Module SREG 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module seven_segment 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "decoder_1/OPCODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[19][1]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[3][1]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[19][2]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[3][2]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[19][3]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[3][3]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[19][4]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[3][4]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[19][6]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[3][6]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[19][7]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[3][7]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[19][0]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[3][0]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Reg_File_1/register_speicher_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Reg_File_1/register_speicher_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Reg_File_1/register_speicher_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Reg_File_1/register_speicher_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Reg_File_1/register_speicher_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[19][5]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_0/Reg_File_1/register_speicher_reg[0][5]' (FDE) to 'i_0/Reg_File_1/register_speicher_reg[3][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Reg_File_1/register_speicher_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Reg_File_1/register_speicher_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Reg_File_1/register_speicher_reg[0][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:13 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Datamemory__GB0 |           1|     29777|
|2     |Datamemory__GB1 |           1|      1278|
|3     |Datamemory__GB2 |           1|      1390|
|4     |toplevel__GC0   |           1|       991|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:16 ; elapsed = 00:03:26 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Datamemory_1i_1/i_0/\stackpointer_tp_reg[0] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:35 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Datamemory__GB0 |           1|     18511|
|2     |Datamemory__GB1 |           1|       510|
|3     |Datamemory__GB2 |           1|       502|
|4     |toplevel__GC0   |           1|      1534|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:34 ; elapsed = 00:03:45 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:47 ; elapsed = 00:03:58 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:47 ; elapsed = 00:03:58 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:48 ; elapsed = 00:03:59 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:04:00 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:04:00 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:04:00 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |     7|
|3     |LUT1             |     1|
|4     |LUT2             |   152|
|5     |LUT3             |    32|
|6     |LUT4             |   101|
|7     |LUT5             |   230|
|8     |LUT6             |  3536|
|9     |MUXF7            |  1088|
|10    |MUXF8            |   496|
|11    |FDRE             |  8326|
|12    |IBUF             |    21|
|13    |OBUF             |    28|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                | 14019|
|2     |  ALU_1             |ALU             |     4|
|3     |  Datamemory_1      |Datamemory      | 11981|
|4     |  Program_Counter_1 |Program_Counter |   352|
|5     |  Reg_File_1        |Reg_File        |  1603|
|6     |  SREG_1            |SREG            |     1|
|7     |  Seven_segment_1   |seven_segment   |    28|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:04:00 . Memory (MB): peak = 1183.551 ; gain = 637.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:19 ; elapsed = 00:03:52 . Memory (MB): peak = 1183.551 ; gain = 529.418
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:04:01 . Memory (MB): peak = 1183.551 ; gain = 637.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1183.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'toplevel' is not ideal for floorplanning, since the cellview 'Datamemory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1183.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:00 ; elapsed = 00:04:12 . Memory (MB): peak = 1183.551 ; gain = 884.633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1183.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vinma/Xilinx_Projekte/Prozessor_V1/Prozessor_V1.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 19 13:01:03 2021...
