#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Dec 04 03:22:10 2015
# Process ID: 2164
# Log file: C:/Users/Ben/Desktop/FINALPROJECTFSM/vivado.log
# Journal file: C:/Users/Ben/Desktop/FINALPROJECTFSM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.xpr
INFO: [Project 1-313] Project file moved from 'D:/FINALPROJECTFSM' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'FINALPROJECTFSM.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 658.746 ; gain = 115.445
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/CLOCK.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/CLOCK.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:44]
CRITICAL WARNING: [HDL 9-806] Syntax error near "37". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:52]
CRITICAL WARNING: [HDL 9-806] Syntax error near "2". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near "06". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:61]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:71]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/SSEG.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/SSEG.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Source.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Source.vhd:1]
[Fri Dec 04 04:45:28 2015] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/CLOCK.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/CLOCK.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:53]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:57]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/FSM.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/SSEG.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/SSEG.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Source.vhd" into library xil_defaultlib [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Source.vhd:1]
[Fri Dec 04 04:47:59 2015] Launched synth_1...
Run output will be captured here: C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FSM' instantiated as 'FINITESTATEMACHINE' [C:/Users/Ben/Desktop/FINALPROJECTFSM/FINALPROJECTFSM.srcs/sources_1/new/Source.vhd:127]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 983.285 ; gain = 294.219
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 04 04:53:36 2015...
