{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681220660339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681220660339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 21:44:20 2023 " "Processing started: Tue Apr 11 21:44:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681220660339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681220660339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681220660339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1681220660641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681220660641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/low_pass_filter_4enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/low_pass_filter_4enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Low_Pass_Filter_4ENC " "Found entity 1: Low_Pass_Filter_4ENC" {  } { { "design/Low_Pass_Filter_4ENC.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/Low_Pass_Filter_4ENC.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681220668149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681220668149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/gen_step_col.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/gen_step_col.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_step_col " "Found entity 1: gen_step_col" {  } { { "design/gen_step_col.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/gen_step_col.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681220668151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681220668151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "design/Encoder.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/Encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681220668153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681220668153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "design/edge_detector.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/edge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681220668155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681220668155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_N reset_n DE0_CV.sv(37) " "Verilog HDL Declaration information at DE0_CV.sv(37): object \"RESET_N\" differs only in case from object \"reset_n\" in the same scope" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1681220668157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681220668157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681220668157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sub_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sub_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_4bit " "Found entity 1: sub_4bit" {  } { { "design/sub_4bit.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/sub_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681220668159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681220668159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE0_CV.sv(93) " "Verilog HDL Implicit Net warning at DE0_CV.sv(93): created implicit net for \"clk\"" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1681220668159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enc DE0_CV.sv(95) " "Verilog HDL Implicit Net warning at DE0_CV.sv(95): created implicit net for \"enc\"" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1681220668159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1681220668189 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_CV.sv(15) " "Output port \"DRAM_ADDR\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668190 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_CV.sv(16) " "Output port \"DRAM_BA\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668190 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(28) " "Output port \"HEX0\" at DE0_CV.sv(28) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668190 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(29) " "Output port \"HEX1\" at DE0_CV.sv(29) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668190 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(30) " "Output port \"HEX2\" at DE0_CV.sv(30) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(31) " "Output port \"HEX3\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(32) " "Output port \"HEX4\" at DE0_CV.sv(32) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(33) " "Output port \"HEX5\" at DE0_CV.sv(33) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE0_CV.sv(40) " "Output port \"LEDR\" at DE0_CV.sv(40) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_CV.sv(57) " "Output port \"VGA_B\" at DE0_CV.sv(57) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_CV.sv(58) " "Output port \"VGA_G\" at DE0_CV.sv(58) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_CV.sv(60) " "Output port \"VGA_R\" at DE0_CV.sv(60) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_CV.sv(17) " "Output port \"DRAM_CAS_N\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_CV.sv(18) " "Output port \"DRAM_CKE\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_CV.sv(19) " "Output port \"DRAM_CLK\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_CV.sv(20) " "Output port \"DRAM_CS_N\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_CV.sv(22) " "Output port \"DRAM_LDQM\" at DE0_CV.sv(22) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_CV.sv(23) " "Output port \"DRAM_RAS_N\" at DE0_CV.sv(23) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_CV.sv(24) " "Output port \"DRAM_UDQM\" at DE0_CV.sv(24) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_CV.sv(25) " "Output port \"DRAM_WE_N\" at DE0_CV.sv(25) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(49) " "Output port \"SD_CLK\" at DE0_CV.sv(49) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_CV.sv(59) " "Output port \"VGA_HS\" at DE0_CV.sv(59) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_CV.sv(61) " "Output port \"VGA_VS\" at DE0_CV.sv(61) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1681220668191 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder Encoder:ens_sys " "Elaborating entity \"Encoder\" for hierarchy \"Encoder:ens_sys\"" {  } { { "design/DE0_CV.sv" "ens_sys" { Text "D:/code/sv_project/LAB5/LAB5_1/design/DE0_CV.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681220668199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Encoder.sv(40) " "Verilog HDL assignment warning at Encoder.sv(40): truncated value with size 32 to match size of target (16)" {  } { { "design/Encoder.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/Encoder.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681220668201 "|DE0_CV|Encoder:ens_sys"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "Encoder.sv(74) " "SystemVerilog warning at Encoder.sv(74): unique or priority keyword makes case statement complete" {  } { { "design/Encoder.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/Encoder.sv" 74 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1681220668201 "|DE0_CV|Encoder:ens_sys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Low_Pass_Filter_4ENC Encoder:ens_sys\|Low_Pass_Filter_4ENC:u1 " "Elaborating entity \"Low_Pass_Filter_4ENC\" for hierarchy \"Encoder:ens_sys\|Low_Pass_Filter_4ENC:u1\"" {  } { { "design/Encoder.sv" "u1" { Text "D:/code/sv_project/LAB5/LAB5_1/design/Encoder.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681220668201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Low_Pass_Filter_4ENC.sv(100) " "Verilog HDL assignment warning at Low_Pass_Filter_4ENC.sv(100): truncated value with size 32 to match size of target (13)" {  } { { "design/Low_Pass_Filter_4ENC.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/Low_Pass_Filter_4ENC.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681220668202 "|DE0_CV|Encoder:ens_sys|Low_Pass_Filter_4ENC:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector Encoder:ens_sys\|edge_detector:u2 " "Elaborating entity \"edge_detector\" for hierarchy \"Encoder:ens_sys\|edge_detector:u2\"" {  } { { "design/Encoder.sv" "u2" { Text "D:/code/sv_project/LAB5/LAB5_1/design/Encoder.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681220668203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_step_col Encoder:ens_sys\|gen_step_col:gen_step_col_1 " "Elaborating entity \"gen_step_col\" for hierarchy \"Encoder:ens_sys\|gen_step_col:gen_step_col_1\"" {  } { { "design/Encoder.sv" "gen_step_col_1" { Text "D:/code/sv_project/LAB5/LAB5_1/design/Encoder.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681220668204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cp1 gen_step_col.sv(11) " "Verilog HDL or VHDL warning at gen_step_col.sv(11): object \"cp1\" assigned a value but never read" {  } { { "design/gen_step_col.sv" "" { Text "D:/code/sv_project/LAB5/LAB5_1/design/gen_step_col.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1681220668206 "|DE0_CV|Encoder:ens_sys|gen_step_col:gen_step_col_1"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/sv_project/LAB5/LAB5_1/DE0_CV.map.smsg " "Generated suppressed messages file D:/code/sv_project/LAB5/LAB5_1/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1681220668594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681220668619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 21:44:28 2023 " "Processing ended: Tue Apr 11 21:44:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681220668619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681220668619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681220668619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681220668619 ""}
