<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MACVETH: include/Vectorization/SIMD/SIMDBackEnd.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MACVETH
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('SIMDBackEnd_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SIMDBackEnd.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMDBackEnd_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// MACVETH - SIMDBackEnd.h</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Copyright (c) Colorado State University. 2019-2021</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// Copyright (c) Universidade da Coruña. 2020-2021</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// you may not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// limitations under the License.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// Authors:</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//     Marcos Horro &lt;marcos.horro@udc.es&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//     Louis-Nöel Pouchet &lt;pouchet@colostate.edu&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//     Gabriel Rodríguez &lt;grodriguez@udc.es&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// Contact:</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//     Louis-Nöel Pouchet &lt;pouchet@colostate.edu&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#ifndef MACVETH_SIMDGENERATOR_H</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define MACVETH_SIMDGENERATOR_H</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CDAG_8h.html">include/CDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CostTable_8h.html">include/CostModel/CostTable.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MVDataType_8h.html">include/MVExpr/MVDataType.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MVSourceLocation_8h.html">include/MVSourceLocation.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VectorIR_8h.html">include/Vectorization/VectorIR.h</a>&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacemacveth.html">macveth</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacemacveth.html">macveth</a> {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// Abstract class implemented by each architecture (AVX, AVX2, AVX512, etc.) to</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// generate specific intrinsics and calculate the associated cost for the</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/// operations provided by the VectorAPI</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html">   42</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classmacveth_1_1SIMDBackEnd.html">SIMDBackEnd</a> {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// Types of SIMD instructions</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">   45</a></span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDType</a> {<span class="comment"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">    /// Custom function</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a645c9aecd19b98433fda961b28abae6d">   47</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a645c9aecd19b98433fda961b28abae6d">VFUNC</a>,<span class="comment"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">    /// Load, pack memory addresses</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a8488077f1c06d76880a88230464ba941">   49</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a8488077f1c06d76880a88230464ba941">VPACK</a>,<span class="comment"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    /// Broadcast values</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9adcd024f9b348545b347411524e6dfcf6">   51</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9adcd024f9b348545b347411524e6dfcf6">VBCAST</a>,<span class="comment"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">    /// Gather values from memory</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ac5a7a7736f44dd119cee92d2362522ce">   53</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ac5a7a7736f44dd119cee92d2362522ce">VGATHER</a>,<span class="comment"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    /// Set values</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9abaf400510fc19c1835382eb4e8d867b8">   55</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9abaf400510fc19c1835382eb4e8d867b8">VSET</a>,<span class="comment"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    /// Store values in contiguous memory</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab90d5c753c3c3a261385eb97271da759">   57</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab90d5c753c3c3a261385eb97271da759">VSTORE</a>,<span class="comment"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    /// Store values in a scattered fashion</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a3b1211cb7c7c338386d37bb40cf43e6f">   59</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a3b1211cb7c7c338386d37bb40cf43e6f">VSCATTER</a>,<span class="comment"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    /// Multiplication</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab8545f74ae3e986fc526dd1b4066dba2">   61</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab8545f74ae3e986fc526dd1b4066dba2">VMUL</a>,<span class="comment"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    /// Addition</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a1bf0555e2287f29e6e92f6fc4a5f56a0">   63</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a1bf0555e2287f29e6e92f6fc4a5f56a0">VADD</a>,<span class="comment"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    /// Substraction</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a170b2030c4bcdf887cea04463f339a18">   65</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a170b2030c4bcdf887cea04463f339a18">VSUB</a>,<span class="comment"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">    /// Division</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab60682ac8247fce60baa7b922b31e60c">   67</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab60682ac8247fce60baa7b922b31e60c">VDIV</a>,<span class="comment"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">    /// Modulo</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9aab511e544fbff87709ff027582f457e2">   69</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9aab511e544fbff87709ff027582f457e2">VMOD</a>,<span class="comment"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    /// Permutation or shuffle</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a52a6fa3fbd92bbb7bb285ad416397a55">   71</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a52a6fa3fbd92bbb7bb285ad416397a55">VPERM</a>,<span class="comment"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">    /// Reduce operation</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9aeeefc3998bb82711f85bf4a1c3a35faf">   73</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9aeeefc3998bb82711f85bf4a1c3a35faf">VREDUC</a>,<span class="comment"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    /// Scalar or sequential operation</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a2c577dd2be79398eebb69510b56e4086">   75</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a2c577dd2be79398eebb69510b56e4086">VSEQ</a>,<span class="comment"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    /// If the SIMD instruction is the result of an optimization (e.g. fuse</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    /// multiply-accumulation) we will call it VOPT</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab1f18e4d352c2105969517833c1e51c6">   78</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab1f18e4d352c2105969517833c1e51c6">VOPT</a>,<span class="comment"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">    /// Initializing some value, for instance, in reductions</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a172df892e9eb0098d2b920b9f8567889">   80</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a172df892e9eb0098d2b920b9f8567889">INIT</a></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  };</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// Wrap for representing the SIMDInst not just as single strings to print,</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// but as a set of fields</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">   85</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDInst</a> {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    /// Empty constructor</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a15512c5ebcffe8618c359abce81d5892">   88</a></span>&#160;<span class="comment"></span>    <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a15512c5ebcffe8618c359abce81d5892">SIMDInst</a>(){};</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    /// Constructor for not SIMD code</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a49ae112cda2bde6d11cf8cae2d976cf1">   91</a></span>&#160;<span class="comment"></span>    <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a49ae112cda2bde6d11cf8cae2d976cf1">SIMDInst</a>(std::string LHS, std::string RHS, <a class="code" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> SL)</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        : <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a7e144a1a90ce6b552f923e0843955ff5">Result</a>(LHS), <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae06b336dbf78808f05bf829be4cb2c1e">FuncName</a>(RHS), <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a5150f51bcea230924353bfee71471296">MVSL</a>(SL) {</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      this-&gt;<a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aaf2bf9f866ace07f56ef923391bf5f18">SIMD_UID</a> = <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ad3824f01a9dbb567148aaab5da9b7c89">SIMDInst::UID</a>++;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    }<span class="comment"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    /// Constructor</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a8ec682b0ea126084abcbc17b8f8df124">   96</a></span>&#160;<span class="comment"></span>    <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a8ec682b0ea126084abcbc17b8f8df124">SIMDInst</a>(std::string R, std::string FN, std::list&lt;std::string&gt; <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae33b9e18198c8d00b135a28d8af98c21">Args</a>,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;             std::string MVFunc, std::list&lt;std::string&gt; <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#adc41c632f772c9eee67780bd164bb718">MVArgs</a>,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;             <a class="code" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> SL)</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        : <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a7e144a1a90ce6b552f923e0843955ff5">Result</a>(R), <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae06b336dbf78808f05bf829be4cb2c1e">FuncName</a>(FN), <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae33b9e18198c8d00b135a28d8af98c21">Args</a>(<a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae33b9e18198c8d00b135a28d8af98c21">Args</a>), <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a9430f84a0a936f6a897a1048512bd631">MVFuncName</a>(MVFunc),</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;          <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#adc41c632f772c9eee67780bd164bb718">MVArgs</a>(<a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#adc41c632f772c9eee67780bd164bb718">MVArgs</a>), <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a5150f51bcea230924353bfee71471296">MVSL</a>(SL) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      this-&gt;<a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aaf2bf9f866ace07f56ef923391bf5f18">SIMD_UID</a> = <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ad3824f01a9dbb567148aaab5da9b7c89">SIMDInst::UID</a>++;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    }</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    /// VOperand result</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ac6418ad41c0976261e0de244894c945e">  105</a></span>&#160;<span class="comment"></span>    <a class="code" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ac6418ad41c0976261e0de244894c945e">VOPResult</a>;<span class="comment"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">    /// Unique identifier generator</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ad3824f01a9dbb567148aaab5da9b7c89">  107</a></span>&#160;<span class="comment"></span>    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ad3824f01a9dbb567148aaab5da9b7c89">UID</a> = 0;<span class="comment"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">    /// Unique identifier</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aaf2bf9f866ace07f56ef923391bf5f18">  109</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aaf2bf9f866ace07f56ef923391bf5f18">SIMD_UID</a> = 0;<span class="comment"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">    /// Result register name</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a7e144a1a90ce6b552f923e0843955ff5">  111</a></span>&#160;<span class="comment"></span>    std::string <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a7e144a1a90ce6b552f923e0843955ff5">Result</a>;<span class="comment"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">    /// Type of operation</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a76c1fe6c59525d6ab35bb3bcea2b18aa">  113</a></span>&#160;<span class="comment"></span>    <a class="code" href="structmacveth_1_1MVOp.html">MVOp</a> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a76c1fe6c59525d6ab35bb3bcea2b18aa">MVOP</a>;<span class="comment"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    /// Signature of the function</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae06b336dbf78808f05bf829be4cb2c1e">  115</a></span>&#160;<span class="comment"></span>    std::string <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae06b336dbf78808f05bf829be4cb2c1e">FuncName</a>;<span class="comment"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">    /// List of *sorted* arguments of the function</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae33b9e18198c8d00b135a28d8af98c21">  117</a></span>&#160;<span class="comment"></span>    std::list&lt;std::string&gt; <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae33b9e18198c8d00b135a28d8af98c21">Args</a>;<span class="comment"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    /// Signature of the function (macro approach)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a9430f84a0a936f6a897a1048512bd631">  119</a></span>&#160;<span class="comment"></span>    std::string <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a9430f84a0a936f6a897a1048512bd631">MVFuncName</a>;<span class="comment"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">    /// Type of the function</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a3cfebd5c2cd4a463c723113888c93056">  121</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDType</a> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a3cfebd5c2cd4a463c723113888c93056">SType</a>;<span class="comment"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    /// List of *sorted* arguments of the function (macro approach)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#adc41c632f772c9eee67780bd164bb718">  123</a></span>&#160;<span class="comment"></span>    std::list&lt;std::string&gt; <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#adc41c632f772c9eee67780bd164bb718">MVArgs</a>;<span class="comment"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    /// Source location according to our TACs</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a5150f51bcea230924353bfee71471296">  125</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a5150f51bcea230924353bfee71471296">MVSL</a>;<span class="comment"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    /// Cost of the instruction</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>    <span class="comment">// InstCostInfo Cost;</span><span class="comment"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    /// Data type</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aa0db3f45058ab2d88e225d78b1a76443">  129</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aa0db3f45058ab2d88e225d78b1a76443">DT</a>;<span class="comment"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    /// Width</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#af95704c2751b5ae65a4d05cbd3075052">  131</a></span>&#160;<span class="comment"></span>    <a class="code" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#af95704c2751b5ae65a4d05cbd3075052">W</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    /// Render instruction as a string</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>    std::string <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a2587c061590de31ae1fad6c053bbc73b">render</a>();</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a08d544f706aeec84453ae1755fc382da">  136</a></span>&#160;    <a class="code" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a08d544f706aeec84453ae1755fc382da">getMVSourceLocation</a>() { <span class="keywordflow">return</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a5150f51bcea230924353bfee71471296">MVSL</a>; }</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">    /// Check if the vectorial type of the operation is sequential</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a8c7ab0e12c1cb3dcf5d50f96bbfee3f7">  139</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a8c7ab0e12c1cb3dcf5d50f96bbfee3f7">isSequential</a>() { <span class="keywordflow">return</span> this-&gt;SType == SIMDBackEnd::SIMDType::VSEQ; }</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">    /// Check if the vectorial type of the operation is a reduction</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a254837740b9ee88493c54dda65028c3b">  142</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a254837740b9ee88493c54dda65028c3b">isReduction</a>() { <span class="keywordflow">return</span> this-&gt;SType == SIMDType::VREDUC; }</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">    /// Comparison operator</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a1c78ee56f31022e0c98490b6c654ea5e">  145</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a1c78ee56f31022e0c98490b6c654ea5e">operator==</a>(<span class="keyword">const</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDInst</a> &amp;S)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="keywordflow">return</span> (S.<a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aaf2bf9f866ace07f56ef923391bf5f18">SIMD_UID</a> == this-&gt;SIMD_UID);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    }</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">    /// This is util if we want to use SIMDInst in std::map</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a3275b6180d5ce104012a60e86deff21f">  150</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a3275b6180d5ce104012a60e86deff21f">operator&lt;</a>(<span class="keyword">const</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDInst</a> &amp;S)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">return</span> S.<a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aaf2bf9f866ace07f56ef923391bf5f18">SIMD_UID</a> &lt; this-&gt;<a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aaf2bf9f866ace07f56ef923391bf5f18">SIMD_UID</a>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    }</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  };</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// Alias for list of SIMDInst structures</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">  156</a></span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> = std::list&lt;SIMDInst&gt;;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// Empty constructor</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// Generate non SIMD instructions, as we may have sequential operations or</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// other type of not vectorized instructions, given a VectorOP</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span>  <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ab2aec18bfa18191dbca559ae845c2647">addNonSIMDInst</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> OP,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                       <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a> SType,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                       <a class="code" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> MVSL,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                       <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *IL);<span class="comment"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  /// Generate non SIMD instructions, as we may have sequential operations or</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// other type of not vectorized instructions specifying explicitly the LHS</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// and the RHS</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span>  <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ab2aec18bfa18191dbca559ae845c2647">addNonSIMDInst</a>(std::string Lhs, std::string Rhs,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                       <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a> SType,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                       <a class="code" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> MVSL,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                       <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *IL);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">// VectorAPI: instructions to implement by the specific backends</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// Operands instructions</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// Generate pack instructions, e.g. load/loadu</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a10bbde58b8445d5677e579856e098e9d">vload</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// Generate broadcast instructions. Broadcasts are used to replicate known</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// values (i.e. values in registers, not memory addresses)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a90ee5f05d13ec57f8864196b00ca5c28">vbcast</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// Generate gather instructions. Gathers are meant to retrieve data from the</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// memory using indices</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a78dfe7d089a7f11ff3a3b66ed6ea212b">vpack</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// Generate set instrucctions. Set is meant for literal values</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ae46d33f328379249234847a48d0ee3f3">vset</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V) = 0;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// Generate store instructions to memory</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a11ad1cb646f764849e258f16ec6b291c">vstore</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// Generate store instructions to memory using an index</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a1eb1ac12404226437f08fe4ab7bf2c54">vscatter</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// Binary operations</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// Generate multiplication operations</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#addefe5cc474362d5d1e90e96f82e23d1">vmul</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// Generate subtraction operations</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ad1da16250a39987eb5ece8b045cf49bf">vsub</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// Generate addition operations</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a9daa59c102c4a56c41282634e4450197">vadd</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// Generate division operations</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#acdfa8b88697f5f0cbfa6a87984b459f5">vdiv</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// Generate modulo operations</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#aabd2f3a323ac3ed4a3b6e1af86b05e57">vmod</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">  /// Generate custom functions</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2a5c198d48cf87eaff0a4f82ed197551">vfunc</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// Reduction operations</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// Operations are reduce given a certain condicitons.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a17437ceec615f94034d753752d5055f9">vreduce</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// Scalar operations</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// If operation is not binary, pararel or reduce, then we just emit a</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// sequential operation. Backend will be in charge of performing any</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// optimizations if needed</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a97aeabd68d932ca3b670cb9a57569dce">vseq</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// Get the type of register according to the VDataType and VWidth. This</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// method is abstract because each architecture may have different types.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a34b3a3fabbc7b4552dd1e8bc9fba491c">getRegisterType</a>(<a class="code" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a> DT,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                      <a class="code" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a> W) = 0;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// Get max width</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a56927dddaf81b7e75da43d254b5e582b">getMaxWidth</a>() = 0;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// Get name of the concrete architecture</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#aee716c512a5b768cc77e9ace3829c859">getNISA</a>() = 0;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// Get name of the concrete architecture</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a961551d199add4aa115c7a37db46951e">getNArch</a>() = 0;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// Map of VectorIR widths to the concrete architecture</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a10e501d4fa768a946995990217258e61">getMapWidth</a>(<a class="code" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a> V) = 0;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// Map of VectorIR types to the concrete architecture</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#af484f4f86b381c4d95af1a00b54c978c">getMapType</a>(<a class="code" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a> D) = 0;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// Generate the declaration of the necessary registers for the operations</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::list&lt;std::string&gt; <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ab8c734d5327b56c6e4ce7481c8e77027">renderSIMDRegister</a>(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> S) = 0;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// Perform some peephole optimizations after generating SIMD instructions</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a914fd5e64d6f246088138305e4efd527">peepholeOptimizations</a>(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> I) = 0;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// Get initial values of a VectorOP. Must be implemented</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::vector&lt;std::string&gt; <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a62b7249f5a457752f4a210b262f55b82">getInitValues</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V) = 0;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">  /// Add SIMD instruction</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a0aa9743717a0658ae54f746b550924f8">genSIMDInst</a>(std::string Result, std::string Op, std::string PrefS,</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;              std::string SuffS, <a class="code" href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">MVDataType::VWidth</a> Width,</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;              <a class="code" href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">MVDataType::VDataType</a> Type, std::list&lt;std::string&gt; Args,</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;              <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a> SType, <a class="code" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> SL,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;              <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *IL, std::string NameOp = <span class="stringliteral">&quot;&quot;</span>,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;              std::string MVFunc = <span class="stringliteral">&quot;&quot;</span>, std::list&lt;std::string&gt; MVArgs = {},</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;              <a class="code" href="structmacveth_1_1MVOp.html">MVOp</a> <a class="code" href="namespacemacveth.html#ab7efb3d437b1433bd692000c0ac76bf4a43e57bf2464fd3e0676d649fbe4a0143">MVOP</a> = <a class="code" href="structmacveth_1_1MVOp.html">MVOp</a>()) = 0;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">SIMDBackEnd::SIMDInst</a></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a0aa9743717a0658ae54f746b550924f8">genSIMDInst</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V, std::string Op, std::string PrefS,</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;              std::string SuffS, std::list&lt;std::string&gt; OPS,</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;              <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">SIMDBackEnd::SIMDType</a> SType, <a class="code" href="classmacveth_1_1MVSourceLocation.html">MVSourceLocation</a> SL,</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;              <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDBackEnd::SIMDInstListType</a> *IL = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;              std::string NameOp = <span class="stringliteral">&quot;&quot;</span>, std::string MVFunc = <span class="stringliteral">&quot;&quot;</span>,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;              std::list&lt;std::string&gt; MVArgs = {}, <a class="code" href="structmacveth_1_1MVOp.html">MVOp</a> <a class="code" href="namespacemacveth.html#ab7efb3d437b1433bd692000c0ac76bf4a43e57bf2464fd3e0676d649fbe4a0143">MVOP</a> = <a class="code" href="structmacveth_1_1MVOp.html">MVOp</a>()) = 0;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// Get headers needed (include files)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::list&lt;std::string&gt; <a class="code" href="classmacveth_1_1SIMDBackEnd.html#af68f73123e3bff02652c17015d7db355">getHeadersNeeded</a>() = 0;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// Get maximum vector operands size</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a9e2dc04f5fd9f8ab6ac7e3a8b50018d4">  273</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a9e2dc04f5fd9f8ab6ac7e3a8b50018d4">getMaxVectorSize</a>(std::string Type) {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a56927dddaf81b7e75da43d254b5e582b">getMaxWidth</a>() / (<a class="code" href="classmacveth_1_1MVDataType.html#a62f961fc8f54c4c9414894f138d0181c">MVDataType::SizeOf</a>[Type] * 8);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  };</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// Clean the list of registers declared</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a392eb52ae662f98983a390a545595f2f">clearMappings</a>();</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// Populate the table only when creating the object, to avoid overloading the</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// memory from the start</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a4927e81762fa90ead9b1e81a9d827be3">populateTable</a>(<a class="code" href="classmacveth_1_1MVCPUInfo.html#a5ee798c76b334ed37df0d1e75ef77f53">MVCPUInfo::MVISA</a> <a class="code" href="macveth_8cpp.html#aeb2065dd957770e057c9509bb59375c1">ISA</a>);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// Auxiliary function for replacing patterns in a string</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a6e29c9545a695dec366d19ec786e9eb5">replacePatterns</a>(std::string Pattern, std::string W,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                     std::string D, std::string P,</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                     std::string S);</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  /// Render SIMD instructions as a list of strings, where each element</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// represents a new line</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span>  std::list&lt;std::string&gt; <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a8f947a60a0f59e81d216798b4f982cf7">renderSIMDasString</a>(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> S);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// Auxiliary function to retrieve properly the operands</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span>  std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2a738911dbb539e16d32a9dc5c99f17a">getOpName</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V, <span class="keywordtype">bool</span> Ptr, <span class="keywordtype">bool</span> RegVal,</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                        <span class="keywordtype">int</span> Position = 0, <span class="keywordtype">int</span> Offset = 0);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// Insert the SIMDInst in the list given an VOperand</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ad64cb23a0ce5be3f3ad6f6f3277a52f5">getSIMDVOperand</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VOperand.html">VectorIR::VOperand</a> V, <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> *IL);</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ae50dcde55bf9f077fdb8b845b576eeac">genGenericFunc</a>(std::string F, std::vector&lt;std::string&gt; L);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// Entry point: this method basically redirects to any of the operations</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// supported</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span>  <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#af7b4b59b6909faf1278efeef6acf8c16">getSIMDfromVectorOP</a>(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// Basically calls its other overloaded function iterating over the input</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// list of VectorOP</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span>  <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#af7b4b59b6909faf1278efeef6acf8c16">getSIMDfromVectorOP</a>(std::list&lt;VectorIR::VectorOP&gt; VList);</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// Get list of initializations</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a42d0b078bee3968cd3ae28d4323c791e">  311</a></span>&#160;<span class="comment"></span>  <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a42d0b078bee3968cd3ae28d4323c791e">getInitReg</a>() { <span class="keywordflow">return</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a81cbf5be501699d6df5ac1370a8cb9b4">InitReg</a>; }</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// Setting CDAG</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a4d7499105000901b9e0da11ff17b476b">  314</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a4d7499105000901b9e0da11ff17b476b">setCDAG</a>(<a class="code" href="classmacveth_1_1CDAG.html">CDAG</a> *C) { this-&gt;C = C; }</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// Getting CDAG</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#afc2ed7a8c323b74473f624cf60285558">  317</a></span>&#160;<span class="comment"></span>  <a class="code" href="classmacveth_1_1CDAG.html">CDAG</a> *<a class="code" href="classmacveth_1_1SIMDBackEnd.html#afc2ed7a8c323b74473f624cf60285558">getCDAG</a>() { <span class="keywordflow">return</span> this-&gt;C; }</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#afe329571d9c9b28efb0fd2d887e7c17f">  319</a></span>&#160;  <a class="code" href="classmacveth_1_1SIMDBackEnd.html#afe329571d9c9b28efb0fd2d887e7c17f">SIMDBackEnd</a>(){};</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// Destructor</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a7fba85d6204da129aa172990419b1c98">  322</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a7fba85d6204da129aa172990419b1c98">~SIMDBackEnd</a>(){};</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keyword">using</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">RegistersMapT</a> =</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      std::map&lt;std::string,</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">  326</a></span>&#160;               std::vector&lt;std::tuple&lt;std::string, std::vector&lt;std::string&gt;&gt;&gt;&gt;;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// Get list of registers declared</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a176769bec1ca3f46512eb2df9da2b502">  329</a></span>&#160;<span class="comment"></span>  <a class="code" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">RegistersMapT</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a176769bec1ca3f46512eb2df9da2b502">getRegDeclared</a>() { <span class="keywordflow">return</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#aaa16f01090cdd5310f116fe6f6f5d205">SIMDBackEnd::RegDeclared</a>; }</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// Auxiliary function to dispatch the VectorOP operation</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> mapOperation(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V, <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> *TI);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  /// Auxiliary function to dispatch the VectorOP operation</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> reduceOperation(<a class="code" href="structmacveth_1_1VectorIR_1_1VectorOP.html">VectorIR::VectorOP</a> V, <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> *TI);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  /// CDAG information</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>  <a class="code" href="classmacveth_1_1CDAG.html">CDAG</a> *C;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// Add register to declare</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a6edcc8715952ba392989a3fa95f7b46e">addRegToDeclare</a>(std::string Type, std::string Name,</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                              <span class="keywordtype">int</span> InitVal = 0);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  /// Add register to declare</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a0fd1fc1408ecbee4b7f4a9169c360f68">addRegToDeclareInitVal</a>(std::string Type, std::string Name,</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                     std::vector&lt;std::string&gt; InitVal);</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// List of registers declared</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#aaa16f01090cdd5310f116fe6f6f5d205">  351</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">RegistersMapT</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#aaa16f01090cdd5310f116fe6f6f5d205">RegDeclared</a>;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// List of SIMD instructions which represent the initialization of some</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  /// registers</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a81cbf5be501699d6df5ac1370a8cb9b4">  355</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">SIMDInstListType</a> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a81cbf5be501699d6df5ac1370a8cb9b4">InitReg</a>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">  /// Prefix of the auxiliary regsiters</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a96b3e7c0c6dafcf219a6518d6ffb103f">  358</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keyword">const</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a96b3e7c0c6dafcf219a6518d6ffb103f">AUX_PREFIX</a> = <span class="stringliteral">&quot;__mv_aux&quot;</span>;<span class="comment"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  /// Prefix of the auxiliary arrays</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a8200a498e756fcf7bd16e8d75e432fdd">  360</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keyword">const</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a8200a498e756fcf7bd16e8d75e432fdd">ARR_PREFIX</a> = <span class="stringliteral">&quot;__mv_arr&quot;</span>;<span class="comment"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// Prefix of the</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#afa57b87639b29428b7b4a434b6196926">  362</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keyword">const</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#afa57b87639b29428b7b4a434b6196926">VEC_PREFIX</a> = <span class="stringliteral">&quot;__mv_accm&quot;</span>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  /// AccmReg numbering for auxiliary operations such as reduce</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#ac00f5533b44a9450a2b91c0f60e1b6d6">  365</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ac00f5533b44a9450a2b91c0f60e1b6d6">AccmReg</a> = 0;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// Map of the operands mapped to the accumulator</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">  368</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> std::map&lt;std::string, int&gt; <a class="code" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">AccmToReg</a>;<span class="comment"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  /// Map of the operands mapped to the accumulator which are dirty</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#abcf78533caa1019de9e5adf1bc3e7b01">  370</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> std::map&lt;std::string, int&gt; <a class="code" href="classmacveth_1_1SIMDBackEnd.html#abcf78533caa1019de9e5adf1bc3e7b01">AccmDirty</a>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// Get the next available accumulator register</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a4c2e85cccb4967544fa66068865f6ecc">  373</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a4c2e85cccb4967544fa66068865f6ecc">getNextAccmRegister</a>(std::string V) {</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">AccmToReg</a>.count(V) == 0) {</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <a class="code" href="classmacveth_1_1SIMDBackEnd.html#abcf78533caa1019de9e5adf1bc3e7b01">AccmDirty</a>[V] = 0;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <a class="code" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">AccmToReg</a>[V] = <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ac00f5533b44a9450a2b91c0f60e1b6d6">SIMDBackEnd::AccmReg</a>++;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    }</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#afa57b87639b29428b7b4a434b6196926">VEC_PREFIX</a> + std::to_string(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">AccmToReg</a>.at(V));</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  }</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a16ef75e6e15e6fab554923a03548ae35">  381</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a16ef75e6e15e6fab554923a03548ae35">isAccmClean</a>(std::string V) { <span class="keywordflow">return</span> !<a class="code" href="classmacveth_1_1SIMDBackEnd.html#abcf78533caa1019de9e5adf1bc3e7b01">AccmDirty</a>[V]; }</div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#aeb84db87de0d8c4b0d124e9186431511">  382</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#aeb84db87de0d8c4b0d124e9186431511">markDirtyAccm</a>(std::string V) { <a class="code" href="classmacveth_1_1SIMDBackEnd.html#abcf78533caa1019de9e5adf1bc3e7b01">AccmDirty</a>[V] = 1; }</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  /// Get the current accumulator register</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a104ea01253a8e63212de71173680a3d4">  385</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a104ea01253a8e63212de71173680a3d4">getAccmReg</a>(std::string V) {</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">AccmToReg</a>.count(V) == 0) {</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    }</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#afa57b87639b29428b7b4a434b6196926">VEC_PREFIX</a> + std::to_string(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">AccmToReg</a>.at(V));</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  }</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  /// Auxiliar register unique ID</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#ab63d53175a6d7e49d9a58681b6940f81">  393</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ab63d53175a6d7e49d9a58681b6940f81">AuxRegId</a> = 0;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">  /// Map of auxiliar registers</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">  396</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> std::map&lt;std::string, int&gt; <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">AuxReg</a>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">  /// Get the name of the auxiliar register for a operand and increment</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#ac93a3e84d7f33ae8b0a69d1bafcfa8b4">  399</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ac93a3e84d7f33ae8b0a69d1bafcfa8b4">getNextAuxRegister</a>(std::string V) {</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">AuxReg</a>.count(V) == 0) {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">AuxReg</a>[V] = <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ab63d53175a6d7e49d9a58681b6940f81">SIMDBackEnd::AuxRegId</a>++;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    }</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a96b3e7c0c6dafcf219a6518d6ffb103f">AUX_PREFIX</a> + std::to_string(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">AuxReg</a>.at(V));</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  }</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">  /// Get the name of the auxiliar register for a operand</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a84aa562464c71660d5c2994c13296c5e">  407</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a84aa562464c71660d5c2994c13296c5e">getAuxReg</a>(std::string V) {</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">AuxReg</a>.count(V) == 0) {</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    }</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a96b3e7c0c6dafcf219a6518d6ffb103f">AUX_PREFIX</a> + std::to_string(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">AuxReg</a>.at(V));</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  /// Check if value has been already been mapped for an accumulator</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#ac5dc769de33c0888a5c56ae6bb99e364">  415</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ac5dc769de33c0888a5c56ae6bb99e364">hasAlreadyBeenMapped</a>(std::string V) {</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">return</span> !(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">AccmToReg</a>.count(V) == 0);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  }</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// Auxiliary array numbering for auxiliary operations such as reduce</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#ae1c7db9eb72655ecd528e9b483ff2e86">  420</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classmacveth_1_1SIMDBackEnd.html#ae1c7db9eb72655ecd528e9b483ff2e86">AuxArrayReg</a> = 0;</div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="classmacveth_1_1SIMDBackEnd.html#a968974d0e39ad809638c7c2338081da3">  421</a></span>&#160;  <span class="keyword">static</span> std::string <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a968974d0e39ad809638c7c2338081da3">getNextArrRegister</a>(std::string Type, <span class="keywordtype">int</span> Size) {</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keyword">auto</span> Name = <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a8200a498e756fcf7bd16e8d75e432fdd">ARR_PREFIX</a> + std::to_string(<a class="code" href="classmacveth_1_1SIMDBackEnd.html#ae1c7db9eb72655ecd528e9b483ff2e86">AuxArrayReg</a>++);</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <a class="code" href="classmacveth_1_1SIMDBackEnd.html#a6edcc8715952ba392989a3fa95f7b46e">addRegToDeclare</a>(Type, Name + <span class="stringliteral">&quot;[&quot;</span> + std::to_string(Size) + <span class="stringliteral">&quot;]&quot;</span>);</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordflow">return</span> Name;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;};</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;} <span class="comment">// namespace macveth</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !MACVETH_SIMDGENERATOR_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_adc41c632f772c9eee67780bd164bb718"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#adc41c632f772c9eee67780bd164bb718">macveth::SIMDBackEnd::SIMDInst::MVArgs</a></div><div class="ttdeci">std::list&lt; std::string &gt; MVArgs</div><div class="ttdoc">List of sorted arguments of the function (macro approach)</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00123">SIMDBackEnd.h:123</a></div></div>
<div class="ttc" id="aclassmacveth_1_1MVSourceLocation_html"><div class="ttname"><a href="classmacveth_1_1MVSourceLocation.html">macveth::MVSourceLocation</a></div><div class="ttdoc">MVSourceLocation serves to identify the order of certain instructions, such as reductions,...</div><div class="ttdef"><b>Definition:</b> <a href="MVSourceLocation_8h_source.html#l00032">MVSourceLocation.h:32</a></div></div>
<div class="ttc" id="aVectorIR_8h_html"><div class="ttname"><a href="VectorIR_8h.html">VectorIR.h</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_af95704c2751b5ae65a4d05cbd3075052"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#af95704c2751b5ae65a4d05cbd3075052">macveth::SIMDBackEnd::SIMDInst::W</a></div><div class="ttdeci">MVDataType::VWidth W</div><div class="ttdoc">Width.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00131">SIMDBackEnd.h:131</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_abc7448cfbffa8ca0a007b6e5ba0d85f7"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#abc7448cfbffa8ca0a007b6e5ba0d85f7">macveth::SIMDBackEnd::RegistersMapT</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; std::tuple&lt; std::string, std::vector&lt; std::string &gt; &gt;&gt; &gt; RegistersMapT</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00326">SIMDBackEnd.h:326</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a2d3e4c1905f3a1ff104d3121423aa170"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a2d3e4c1905f3a1ff104d3121423aa170">macveth::SIMDBackEnd::SIMDInstListType</a></div><div class="ttdeci">std::list&lt; SIMDInst &gt; SIMDInstListType</div><div class="ttdoc">Alias for list of SIMDInst structures.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00156">SIMDBackEnd.h:156</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a9e2dc04f5fd9f8ab6ac7e3a8b50018d4"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a9e2dc04f5fd9f8ab6ac7e3a8b50018d4">macveth::SIMDBackEnd::getMaxVectorSize</a></div><div class="ttdeci">virtual int getMaxVectorSize(std::string Type)</div><div class="ttdoc">Get maximum vector operands size.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00273">SIMDBackEnd.h:273</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a7e144a1a90ce6b552f923e0843955ff5"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a7e144a1a90ce6b552f923e0843955ff5">macveth::SIMDBackEnd::SIMDInst::Result</a></div><div class="ttdeci">std::string Result</div><div class="ttdoc">Result register name.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00111">SIMDBackEnd.h:111</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a78dfe7d089a7f11ff3a3b66ed6ea212b"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a78dfe7d089a7f11ff3a3b66ed6ea212b">macveth::SIMDBackEnd::vpack</a></div><div class="ttdeci">virtual SIMDInstListType vpack(VectorIR::VOperand V)=0</div><div class="ttdoc">Generate gather instructions.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_aee716c512a5b768cc77e9ace3829c859"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#aee716c512a5b768cc77e9ace3829c859">macveth::SIMDBackEnd::getNISA</a></div><div class="ttdeci">virtual std::string getNISA()=0</div><div class="ttdoc">Get name of the concrete architecture.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ad64cb23a0ce5be3f3ad6f6f3277a52f5"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ad64cb23a0ce5be3f3ad6f6f3277a52f5">macveth::SIMDBackEnd::getSIMDVOperand</a></div><div class="ttdeci">bool getSIMDVOperand(VectorIR::VOperand V, SIMDInstListType *IL)</div><div class="ttdoc">Insert the SIMDInst in the list given an VOperand.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ab8c734d5327b56c6e4ce7481c8e77027"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ab8c734d5327b56c6e4ce7481c8e77027">macveth::SIMDBackEnd::renderSIMDRegister</a></div><div class="ttdeci">virtual std::list&lt; std::string &gt; renderSIMDRegister(SIMDInstListType S)=0</div><div class="ttdoc">Generate the declaration of the necessary registers for the operations.</div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a3275b6180d5ce104012a60e86deff21f"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a3275b6180d5ce104012a60e86deff21f">macveth::SIMDBackEnd::SIMDInst::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(const SIMDInst &amp;S) const</div><div class="ttdoc">This is util if we want to use SIMDInst in std::map.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00150">SIMDBackEnd.h:150</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a1eb1ac12404226437f08fe4ab7bf2c54"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a1eb1ac12404226437f08fe4ab7bf2c54">macveth::SIMDBackEnd::vscatter</a></div><div class="ttdeci">virtual SIMDInstListType vscatter(VectorIR::VectorOP V)=0</div><div class="ttdoc">Generate store instructions to memory using an index.</div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a49ae112cda2bde6d11cf8cae2d976cf1"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a49ae112cda2bde6d11cf8cae2d976cf1">macveth::SIMDBackEnd::SIMDInst::SIMDInst</a></div><div class="ttdeci">SIMDInst(std::string LHS, std::string RHS, MVSourceLocation SL)</div><div class="ttdoc">Constructor for not SIMD code.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00091">SIMDBackEnd.h:91</a></div></div>
<div class="ttc" id="aMVSourceLocation_8h_html"><div class="ttname"><a href="MVSourceLocation_8h.html">MVSourceLocation.h</a></div></div>
<div class="ttc" id="aCDAG_8h_html"><div class="ttname"><a href="CDAG_8h.html">CDAG.h</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9a645c9aecd19b98433fda961b28abae6d"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a645c9aecd19b98433fda961b28abae6d">macveth::SIMDBackEnd::VFUNC</a></div><div class="ttdeci">@ VFUNC</div><div class="ttdoc">Custom function.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00047">SIMDBackEnd.h:47</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ae46d33f328379249234847a48d0ee3f3"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ae46d33f328379249234847a48d0ee3f3">macveth::SIMDBackEnd::vset</a></div><div class="ttdeci">virtual SIMDInstListType vset(VectorIR::VOperand V)=0</div><div class="ttdoc">Generate set instrucctions. Set is meant for literal values.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_afa57b87639b29428b7b4a434b6196926"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#afa57b87639b29428b7b4a434b6196926">macveth::SIMDBackEnd::VEC_PREFIX</a></div><div class="ttdeci">static const std::string VEC_PREFIX</div><div class="ttdoc">Prefix of the.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00362">SIMDBackEnd.h:362</a></div></div>
<div class="ttc" id="astructmacveth_1_1VectorIR_1_1VectorOP_html"><div class="ttname"><a href="structmacveth_1_1VectorIR_1_1VectorOP.html">macveth::VectorIR::VectorOP</a></div><div class="ttdoc">Main component of the VectorIR which wraps the selected DAGs based on the placement and/or free sched...</div><div class="ttdef"><b>Definition:</b> <a href="VectorIR_8h_source.html#l00240">VectorIR.h:240</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a97aeabd68d932ca3b670cb9a57569dce"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a97aeabd68d932ca3b670cb9a57569dce">macveth::SIMDBackEnd::vseq</a></div><div class="ttdeci">virtual SIMDInstListType vseq(VectorIR::VectorOP V)=0</div><div class="ttdoc">If operation is not binary, pararel or reduce, then we just emit a sequential operation.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_af7b4b59b6909faf1278efeef6acf8c16"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#af7b4b59b6909faf1278efeef6acf8c16">macveth::SIMDBackEnd::getSIMDfromVectorOP</a></div><div class="ttdeci">SIMDInstListType getSIMDfromVectorOP(VectorIR::VectorOP V)</div><div class="ttdoc">Entry point: this method basically redirects to any of the operations supported.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9ab1f18e4d352c2105969517833c1e51c6"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab1f18e4d352c2105969517833c1e51c6">macveth::SIMDBackEnd::VOPT</a></div><div class="ttdeci">@ VOPT</div><div class="ttdoc">If the SIMD instruction is the result of an optimization (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00078">SIMDBackEnd.h:78</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a961551d199add4aa115c7a37db46951e"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a961551d199add4aa115c7a37db46951e">macveth::SIMDBackEnd::getNArch</a></div><div class="ttdeci">virtual std::string getNArch()=0</div><div class="ttdoc">Get name of the concrete architecture.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a392eb52ae662f98983a390a545595f2f"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a392eb52ae662f98983a390a545595f2f">macveth::SIMDBackEnd::clearMappings</a></div><div class="ttdeci">static void clearMappings()</div><div class="ttdoc">Clean the list of registers declared.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_aabd2f3a323ac3ed4a3b6e1af86b05e57"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#aabd2f3a323ac3ed4a3b6e1af86b05e57">macveth::SIMDBackEnd::vmod</a></div><div class="ttdeci">virtual SIMDInstListType vmod(VectorIR::VectorOP V)=0</div><div class="ttdoc">Generate modulo operations.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ac93a3e84d7f33ae8b0a69d1bafcfa8b4"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ac93a3e84d7f33ae8b0a69d1bafcfa8b4">macveth::SIMDBackEnd::getNextAuxRegister</a></div><div class="ttdeci">static std::string getNextAuxRegister(std::string V)</div><div class="ttdoc">Get the name of the auxiliar register for a operand and increment.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00399">SIMDBackEnd.h:399</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9ab60682ac8247fce60baa7b922b31e60c"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab60682ac8247fce60baa7b922b31e60c">macveth::SIMDBackEnd::VDIV</a></div><div class="ttdeci">@ VDIV</div><div class="ttdoc">Division.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00067">SIMDBackEnd.h:67</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9a52a6fa3fbd92bbb7bb285ad416397a55"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a52a6fa3fbd92bbb7bb285ad416397a55">macveth::SIMDBackEnd::VPERM</a></div><div class="ttdeci">@ VPERM</div><div class="ttdoc">Permutation or shuffle.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00071">SIMDBackEnd.h:71</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ae1c7db9eb72655ecd528e9b483ff2e86"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ae1c7db9eb72655ecd528e9b483ff2e86">macveth::SIMDBackEnd::AuxArrayReg</a></div><div class="ttdeci">static int AuxArrayReg</div><div class="ttdoc">Auxiliary array numbering for auxiliary operations such as reduce.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00420">SIMDBackEnd.h:420</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9adcd024f9b348545b347411524e6dfcf6"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9adcd024f9b348545b347411524e6dfcf6">macveth::SIMDBackEnd::VBCAST</a></div><div class="ttdeci">@ VBCAST</div><div class="ttdoc">Broadcast values.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00051">SIMDBackEnd.h:51</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ab63d53175a6d7e49d9a58681b6940f81"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ab63d53175a6d7e49d9a58681b6940f81">macveth::SIMDBackEnd::AuxRegId</a></div><div class="ttdeci">static int AuxRegId</div><div class="ttdoc">Auxiliar register unique ID.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00393">SIMDBackEnd.h:393</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9a3b1211cb7c7c338386d37bb40cf43e6f"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a3b1211cb7c7c338386d37bb40cf43e6f">macveth::SIMDBackEnd::VSCATTER</a></div><div class="ttdeci">@ VSCATTER</div><div class="ttdoc">Store values in a scattered fashion.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00059">SIMDBackEnd.h:59</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a81cbf5be501699d6df5ac1370a8cb9b4"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a81cbf5be501699d6df5ac1370a8cb9b4">macveth::SIMDBackEnd::InitReg</a></div><div class="ttdeci">static SIMDInstListType InitReg</div><div class="ttdoc">List of SIMD instructions which represent the initialization of some registers.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00355">SIMDBackEnd.h:355</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a76c1fe6c59525d6ab35bb3bcea2b18aa"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a76c1fe6c59525d6ab35bb3bcea2b18aa">macveth::SIMDBackEnd::SIMDInst::MVOP</a></div><div class="ttdeci">MVOp MVOP</div><div class="ttdoc">Type of operation.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00113">SIMDBackEnd.h:113</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a2a738911dbb539e16d32a9dc5c99f17a"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a2a738911dbb539e16d32a9dc5c99f17a">macveth::SIMDBackEnd::getOpName</a></div><div class="ttdeci">std::string getOpName(VectorIR::VOperand V, bool Ptr, bool RegVal, int Position=0, int Offset=0)</div><div class="ttdoc">Auxiliary function to retrieve properly the operands.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a8200a498e756fcf7bd16e8d75e432fdd"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a8200a498e756fcf7bd16e8d75e432fdd">macveth::SIMDBackEnd::ARR_PREFIX</a></div><div class="ttdeci">static const std::string ARR_PREFIX</div><div class="ttdoc">Prefix of the auxiliary arrays.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00360">SIMDBackEnd.h:360</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_afc2ed7a8c323b74473f624cf60285558"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#afc2ed7a8c323b74473f624cf60285558">macveth::SIMDBackEnd::getCDAG</a></div><div class="ttdeci">CDAG * getCDAG()</div><div class="ttdoc">Getting CDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00317">SIMDBackEnd.h:317</a></div></div>
<div class="ttc" id="aclassmacveth_1_1MVCPUInfo_html_a5ee798c76b334ed37df0d1e75ef77f53"><div class="ttname"><a href="classmacveth_1_1MVCPUInfo.html#a5ee798c76b334ed37df0d1e75ef77f53">macveth::MVCPUInfo::MVISA</a></div><div class="ttdeci">MVISA</div><div class="ttdoc">Supported ISA.</div><div class="ttdef"><b>Definition:</b> <a href="CPUID_8h_source.html#l00074">CPUID.h:74</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_ae33b9e18198c8d00b135a28d8af98c21"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae33b9e18198c8d00b135a28d8af98c21">macveth::SIMDBackEnd::SIMDInst::Args</a></div><div class="ttdeci">std::list&lt; std::string &gt; Args</div><div class="ttdoc">List of sorted arguments of the function.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00117">SIMDBackEnd.h:117</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9a2c577dd2be79398eebb69510b56e4086"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a2c577dd2be79398eebb69510b56e4086">macveth::SIMDBackEnd::VSEQ</a></div><div class="ttdeci">@ VSEQ</div><div class="ttdoc">Scalar or sequential operation.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00075">SIMDBackEnd.h:75</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a96b3e7c0c6dafcf219a6518d6ffb103f"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a96b3e7c0c6dafcf219a6518d6ffb103f">macveth::SIMDBackEnd::AUX_PREFIX</a></div><div class="ttdeci">static const std::string AUX_PREFIX</div><div class="ttdoc">Prefix of the auxiliary regsiters.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00358">SIMDBackEnd.h:358</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a5150f51bcea230924353bfee71471296"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a5150f51bcea230924353bfee71471296">macveth::SIMDBackEnd::SIMDInst::MVSL</a></div><div class="ttdeci">MVSourceLocation MVSL</div><div class="ttdoc">Source location according to our TACs.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00125">SIMDBackEnd.h:125</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_af68f73123e3bff02652c17015d7db355"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#af68f73123e3bff02652c17015d7db355">macveth::SIMDBackEnd::getHeadersNeeded</a></div><div class="ttdeci">virtual std::list&lt; std::string &gt; getHeadersNeeded()=0</div><div class="ttdoc">Get headers needed (include files)</div></div>
<div class="ttc" id="anamespacemacveth_html"><div class="ttname"><a href="namespacemacveth.html">macveth</a></div><div class="ttdef"><b>Definition:</b> <a href="CDAG_8h_source.html#l00034">CDAG.h:34</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_addefe5cc474362d5d1e90e96f82e23d1"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#addefe5cc474362d5d1e90e96f82e23d1">macveth::SIMDBackEnd::vmul</a></div><div class="ttdeci">virtual SIMDInstListType vmul(VectorIR::VectorOP V)=0</div><div class="ttdoc">Generate multiplication operations.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a104ea01253a8e63212de71173680a3d4"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a104ea01253a8e63212de71173680a3d4">macveth::SIMDBackEnd::getAccmReg</a></div><div class="ttdeci">static std::string getAccmReg(std::string V)</div><div class="ttdoc">Get the current accumulator register.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00385">SIMDBackEnd.h:385</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a1c78ee56f31022e0c98490b6c654ea5e"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a1c78ee56f31022e0c98490b6c654ea5e">macveth::SIMDBackEnd::SIMDInst::operator==</a></div><div class="ttdeci">bool operator==(const SIMDInst &amp;S) const</div><div class="ttdoc">Comparison operator.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00145">SIMDBackEnd.h:145</a></div></div>
<div class="ttc" id="astructmacveth_1_1MVOp_html"><div class="ttname"><a href="structmacveth_1_1MVOp.html">macveth::MVOp</a></div><div class="ttdoc">MVOp is meant to identify those operations that Clang lacks.</div><div class="ttdef"><b>Definition:</b> <a href="MVOps_8h_source.html#l00080">MVOps.h:80</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a254837740b9ee88493c54dda65028c3b"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a254837740b9ee88493c54dda65028c3b">macveth::SIMDBackEnd::SIMDInst::isReduction</a></div><div class="ttdeci">bool isReduction()</div><div class="ttdoc">Check if the vectorial type of the operation is a reduction.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00142">SIMDBackEnd.h:142</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a4927e81762fa90ead9b1e81a9d827be3"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a4927e81762fa90ead9b1e81a9d827be3">macveth::SIMDBackEnd::populateTable</a></div><div class="ttdeci">static void populateTable(MVCPUInfo::MVISA ISA)</div><div class="ttdoc">Populate the table only when creating the object, to avoid overloading the memory from the start.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ac00f5533b44a9450a2b91c0f60e1b6d6"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ac00f5533b44a9450a2b91c0f60e1b6d6">macveth::SIMDBackEnd::AccmReg</a></div><div class="ttdeci">static int AccmReg</div><div class="ttdoc">AccmReg numbering for auxiliary operations such as reduce.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00365">SIMDBackEnd.h:365</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9a8488077f1c06d76880a88230464ba941"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a8488077f1c06d76880a88230464ba941">macveth::SIMDBackEnd::VPACK</a></div><div class="ttdeci">@ VPACK</div><div class="ttdoc">Load, pack memory addresses.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00049">SIMDBackEnd.h:49</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a9430f84a0a936f6a897a1048512bd631"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a9430f84a0a936f6a897a1048512bd631">macveth::SIMDBackEnd::SIMDInst::MVFuncName</a></div><div class="ttdeci">std::string MVFuncName</div><div class="ttdoc">Signature of the function (macro approach)</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00119">SIMDBackEnd.h:119</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html">macveth::SIMDBackEnd</a></div><div class="ttdoc">Abstract class implemented by each architecture (AVX, AVX2, AVX512, etc.) to generate specific intrin...</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00042">SIMDBackEnd.h:42</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a6edcc8715952ba392989a3fa95f7b46e"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a6edcc8715952ba392989a3fa95f7b46e">macveth::SIMDBackEnd::addRegToDeclare</a></div><div class="ttdeci">static void addRegToDeclare(std::string Type, std::string Name, int InitVal=0)</div><div class="ttdoc">Add register to declare.</div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_ac6418ad41c0976261e0de244894c945e"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ac6418ad41c0976261e0de244894c945e">macveth::SIMDBackEnd::SIMDInst::VOPResult</a></div><div class="ttdeci">VectorIR::VOperand VOPResult</div><div class="ttdoc">VOperand result.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00105">SIMDBackEnd.h:105</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9ab8545f74ae3e986fc526dd1b4066dba2"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab8545f74ae3e986fc526dd1b4066dba2">macveth::SIMDBackEnd::VMUL</a></div><div class="ttdeci">@ VMUL</div><div class="ttdoc">Multiplication.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00061">SIMDBackEnd.h:61</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a84aa562464c71660d5c2994c13296c5e"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a84aa562464c71660d5c2994c13296c5e">macveth::SIMDBackEnd::getAuxReg</a></div><div class="ttdeci">static std::string getAuxReg(std::string V)</div><div class="ttdoc">Get the name of the auxiliar register for a operand.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00407">SIMDBackEnd.h:407</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a10e501d4fa768a946995990217258e61"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a10e501d4fa768a946995990217258e61">macveth::SIMDBackEnd::getMapWidth</a></div><div class="ttdeci">virtual std::string getMapWidth(MVDataType::VWidth V)=0</div><div class="ttdoc">Map of VectorIR widths to the concrete architecture.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_abcf78533caa1019de9e5adf1bc3e7b01"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#abcf78533caa1019de9e5adf1bc3e7b01">macveth::SIMDBackEnd::AccmDirty</a></div><div class="ttdeci">static std::map&lt; std::string, int &gt; AccmDirty</div><div class="ttdoc">Map of the operands mapped to the accumulator which are dirty.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00370">SIMDBackEnd.h:370</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a17437ceec615f94034d753752d5055f9"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a17437ceec615f94034d753752d5055f9">macveth::SIMDBackEnd::vreduce</a></div><div class="ttdeci">virtual SIMDInstListType vreduce(VectorIR::VectorOP V)=0</div><div class="ttdoc">Operations are reduce given a certain condicitons.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a56927dddaf81b7e75da43d254b5e582b"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a56927dddaf81b7e75da43d254b5e582b">macveth::SIMDBackEnd::getMaxWidth</a></div><div class="ttdeci">virtual int getMaxWidth()=0</div><div class="ttdoc">Get max width.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a6e29c9545a695dec366d19ec786e9eb5"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a6e29c9545a695dec366d19ec786e9eb5">macveth::SIMDBackEnd::replacePatterns</a></div><div class="ttdeci">static std::string replacePatterns(std::string Pattern, std::string W, std::string D, std::string P, std::string S)</div><div class="ttdoc">Auxiliary function for replacing patterns in a string.</div></div>
<div class="ttc" id="aclassmacveth_1_1MVDataType_html_a956e6c9efd23646e5ef067ff1064a2ec"><div class="ttname"><a href="classmacveth_1_1MVDataType.html#a956e6c9efd23646e5ef067ff1064a2ec">macveth::MVDataType::VDataType</a></div><div class="ttdeci">VDataType</div><div class="ttdoc">Vector data types: most of them are self explanatory.</div><div class="ttdef"><b>Definition:</b> <a href="MVDataType_8h_source.html#l00037">MVDataType.h:37</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a08d544f706aeec84453ae1755fc382da"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a08d544f706aeec84453ae1755fc382da">macveth::SIMDBackEnd::SIMDInst::getMVSourceLocation</a></div><div class="ttdeci">MVSourceLocation getMVSourceLocation()</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00136">SIMDBackEnd.h:136</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a42d0b078bee3968cd3ae28d4323c791e"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a42d0b078bee3968cd3ae28d4323c791e">macveth::SIMDBackEnd::getInitReg</a></div><div class="ttdeci">SIMDInstListType getInitReg()</div><div class="ttdoc">Get list of initializations.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00311">SIMDBackEnd.h:311</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ab2aec18bfa18191dbca559ae845c2647"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ab2aec18bfa18191dbca559ae845c2647">macveth::SIMDBackEnd::addNonSIMDInst</a></div><div class="ttdeci">SIMDBackEnd::SIMDInst addNonSIMDInst(VectorIR::VectorOP OP, SIMDBackEnd::SIMDType SType, MVSourceLocation MVSL, SIMDBackEnd::SIMDInstListType *IL)</div><div class="ttdoc">Empty constructor.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_aeb84db87de0d8c4b0d124e9186431511"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#aeb84db87de0d8c4b0d124e9186431511">macveth::SIMDBackEnd::markDirtyAccm</a></div><div class="ttdeci">static void markDirtyAccm(std::string V)</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00382">SIMDBackEnd.h:382</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9">macveth::SIMDBackEnd::SIMDType</a></div><div class="ttdeci">SIMDType</div><div class="ttdoc">Types of SIMD instructions.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00045">SIMDBackEnd.h:45</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a0fd1fc1408ecbee4b7f4a9169c360f68"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a0fd1fc1408ecbee4b7f4a9169c360f68">macveth::SIMDBackEnd::addRegToDeclareInitVal</a></div><div class="ttdeci">static void addRegToDeclareInitVal(std::string Type, std::string Name, std::vector&lt; std::string &gt; InitVal)</div><div class="ttdoc">Add register to declare.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_aaa16f01090cdd5310f116fe6f6f5d205"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#aaa16f01090cdd5310f116fe6f6f5d205">macveth::SIMDBackEnd::RegDeclared</a></div><div class="ttdeci">static RegistersMapT RegDeclared</div><div class="ttdoc">List of registers declared.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00351">SIMDBackEnd.h:351</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a90ee5f05d13ec57f8864196b00ca5c28"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a90ee5f05d13ec57f8864196b00ca5c28">macveth::SIMDBackEnd::vbcast</a></div><div class="ttdeci">virtual SIMDInstListType vbcast(VectorIR::VOperand V)=0</div><div class="ttdoc">Generate broadcast instructions.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_aa605c1187613342cee3baa28f8f537a7"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#aa605c1187613342cee3baa28f8f537a7">macveth::SIMDBackEnd::AccmToReg</a></div><div class="ttdeci">static std::map&lt; std::string, int &gt; AccmToReg</div><div class="ttdoc">Map of the operands mapped to the accumulator.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00368">SIMDBackEnd.h:368</a></div></div>
<div class="ttc" id="aclassmacveth_1_1MVDataType_html_a62f961fc8f54c4c9414894f138d0181c"><div class="ttname"><a href="classmacveth_1_1MVDataType.html#a62f961fc8f54c4c9414894f138d0181c">macveth::MVDataType::SizeOf</a></div><div class="ttdeci">static std::map&lt; std::string, int &gt; SizeOf</div><div class="ttdoc">Map data types to their size in bytes.</div><div class="ttdef"><b>Definition:</b> <a href="MVDataType_8h_source.html#l00103">MVDataType.h:103</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a10bbde58b8445d5677e579856e098e9d"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a10bbde58b8445d5677e579856e098e9d">macveth::SIMDBackEnd::vload</a></div><div class="ttdeci">virtual SIMDInstListType vload(VectorIR::VOperand V)=0</div><div class="ttdoc">Generate pack instructions, e.g. load/loadu.</div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a2587c061590de31ae1fad6c053bbc73b"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a2587c061590de31ae1fad6c053bbc73b">macveth::SIMDBackEnd::SIMDInst::render</a></div><div class="ttdeci">std::string render()</div><div class="ttdoc">Render instruction as a string.</div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a8c7ab0e12c1cb3dcf5d50f96bbfee3f7"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a8c7ab0e12c1cb3dcf5d50f96bbfee3f7">macveth::SIMDBackEnd::SIMDInst::isSequential</a></div><div class="ttdeci">bool isSequential()</div><div class="ttdoc">Check if the vectorial type of the operation is sequential.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00139">SIMDBackEnd.h:139</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a9daa59c102c4a56c41282634e4450197"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a9daa59c102c4a56c41282634e4450197">macveth::SIMDBackEnd::vadd</a></div><div class="ttdeci">virtual SIMDInstListType vadd(VectorIR::VectorOP V)=0</div><div class="ttdoc">Generate addition operations.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_afe329571d9c9b28efb0fd2d887e7c17f"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#afe329571d9c9b28efb0fd2d887e7c17f">macveth::SIMDBackEnd::SIMDBackEnd</a></div><div class="ttdeci">SIMDBackEnd()</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00319">SIMDBackEnd.h:319</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9a1bf0555e2287f29e6e92f6fc4a5f56a0"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a1bf0555e2287f29e6e92f6fc4a5f56a0">macveth::SIMDBackEnd::VADD</a></div><div class="ttdeci">@ VADD</div><div class="ttdoc">Addition.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00063">SIMDBackEnd.h:63</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_acdfa8b88697f5f0cbfa6a87984b459f5"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#acdfa8b88697f5f0cbfa6a87984b459f5">macveth::SIMDBackEnd::vdiv</a></div><div class="ttdeci">virtual SIMDInstListType vdiv(VectorIR::VectorOP V)=0</div><div class="ttdoc">Generate division operations.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ae50dcde55bf9f077fdb8b845b576eeac"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ae50dcde55bf9f077fdb8b845b576eeac">macveth::SIMDBackEnd::genGenericFunc</a></div><div class="ttdeci">std::string genGenericFunc(std::string F, std::vector&lt; std::string &gt; L)</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9aab511e544fbff87709ff027582f457e2"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9aab511e544fbff87709ff027582f457e2">macveth::SIMDBackEnd::VMOD</a></div><div class="ttdeci">@ VMOD</div><div class="ttdoc">Modulo.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00069">SIMDBackEnd.h:69</a></div></div>
<div class="ttc" id="aMVDataType_8h_html"><div class="ttname"><a href="MVDataType_8h.html">MVDataType.h</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9ac5a7a7736f44dd119cee92d2362522ce"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ac5a7a7736f44dd119cee92d2362522ce">macveth::SIMDBackEnd::VGATHER</a></div><div class="ttdeci">@ VGATHER</div><div class="ttdoc">Gather values from memory.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00053">SIMDBackEnd.h:53</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html">macveth::SIMDBackEnd::SIMDInst</a></div><div class="ttdoc">Wrap for representing the SIMDInst not just as single strings to print, but as a set of fields.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00085">SIMDBackEnd.h:85</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a8f947a60a0f59e81d216798b4f982cf7"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a8f947a60a0f59e81d216798b4f982cf7">macveth::SIMDBackEnd::renderSIMDasString</a></div><div class="ttdeci">std::list&lt; std::string &gt; renderSIMDasString(SIMDInstListType S)</div><div class="ttdoc">Render SIMD instructions as a list of strings, where each element represents a new line.</div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_ad3824f01a9dbb567148aaab5da9b7c89"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ad3824f01a9dbb567148aaab5da9b7c89">macveth::SIMDBackEnd::SIMDInst::UID</a></div><div class="ttdeci">static unsigned int UID</div><div class="ttdoc">Unique identifier generator.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00107">SIMDBackEnd.h:107</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a914fd5e64d6f246088138305e4efd527"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a914fd5e64d6f246088138305e4efd527">macveth::SIMDBackEnd::peepholeOptimizations</a></div><div class="ttdeci">virtual SIMDInstListType peepholeOptimizations(SIMDInstListType I)=0</div><div class="ttdoc">Perform some peephole optimizations after generating SIMD instructions.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a88c419563933842f039d6cda7f491e95"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a88c419563933842f039d6cda7f491e95">macveth::SIMDBackEnd::AuxReg</a></div><div class="ttdeci">static std::map&lt; std::string, int &gt; AuxReg</div><div class="ttdoc">Map of auxiliar registers.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00396">SIMDBackEnd.h:396</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a3cfebd5c2cd4a463c723113888c93056"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a3cfebd5c2cd4a463c723113888c93056">macveth::SIMDBackEnd::SIMDInst::SType</a></div><div class="ttdeci">SIMDType SType</div><div class="ttdoc">Type of the function.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00121">SIMDBackEnd.h:121</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a968974d0e39ad809638c7c2338081da3"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a968974d0e39ad809638c7c2338081da3">macveth::SIMDBackEnd::getNextArrRegister</a></div><div class="ttdeci">static std::string getNextArrRegister(std::string Type, int Size)</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00421">SIMDBackEnd.h:421</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ad1da16250a39987eb5ece8b045cf49bf"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ad1da16250a39987eb5ece8b045cf49bf">macveth::SIMDBackEnd::vsub</a></div><div class="ttdeci">virtual SIMDInstListType vsub(VectorIR::VectorOP V)=0</div><div class="ttdoc">Generate subtraction operations.</div></div>
<div class="ttc" id="aCostTable_8h_html"><div class="ttname"><a href="CostTable_8h.html">CostTable.h</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a176769bec1ca3f46512eb2df9da2b502"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a176769bec1ca3f46512eb2df9da2b502">macveth::SIMDBackEnd::getRegDeclared</a></div><div class="ttdeci">RegistersMapT getRegDeclared()</div><div class="ttdoc">Get list of registers declared.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00329">SIMDBackEnd.h:329</a></div></div>
<div class="ttc" id="aclassmacveth_1_1CDAG_html"><div class="ttname"><a href="classmacveth_1_1CDAG.html">macveth::CDAG</a></div><div class="ttdoc">Computation Directed Acyclic Graph (CDAG).</div><div class="ttdef"><b>Definition:</b> <a href="CDAG_8h_source.html#l00039">CDAG.h:39</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_ac5dc769de33c0888a5c56ae6bb99e364"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#ac5dc769de33c0888a5c56ae6bb99e364">macveth::SIMDBackEnd::hasAlreadyBeenMapped</a></div><div class="ttdeci">static bool hasAlreadyBeenMapped(std::string V)</div><div class="ttdoc">Check if value has been already been mapped for an accumulator.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00415">SIMDBackEnd.h:415</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9ab90d5c753c3c3a261385eb97271da759"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9ab90d5c753c3c3a261385eb97271da759">macveth::SIMDBackEnd::VSTORE</a></div><div class="ttdeci">@ VSTORE</div><div class="ttdoc">Store values in contiguous memory.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00057">SIMDBackEnd.h:57</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a8ec682b0ea126084abcbc17b8f8df124"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a8ec682b0ea126084abcbc17b8f8df124">macveth::SIMDBackEnd::SIMDInst::SIMDInst</a></div><div class="ttdeci">SIMDInst(std::string R, std::string FN, std::list&lt; std::string &gt; Args, std::string MVFunc, std::list&lt; std::string &gt; MVArgs, MVSourceLocation SL)</div><div class="ttdoc">Constructor.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00096">SIMDBackEnd.h:96</a></div></div>
<div class="ttc" id="aclassmacveth_1_1MVDataType_html_a86bbd8dd358ec9f358e7524a00ec5b34"><div class="ttname"><a href="classmacveth_1_1MVDataType.html#a86bbd8dd358ec9f358e7524a00ec5b34">macveth::MVDataType::VWidth</a></div><div class="ttdeci">VWidth</div><div class="ttdoc">Vector width possible types.</div><div class="ttdef"><b>Definition:</b> <a href="MVDataType_8h_source.html#l00131">MVDataType.h:131</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_a15512c5ebcffe8618c359abce81d5892"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#a15512c5ebcffe8618c359abce81d5892">macveth::SIMDBackEnd::SIMDInst::SIMDInst</a></div><div class="ttdeci">SIMDInst()</div><div class="ttdoc">Empty constructor.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00088">SIMDBackEnd.h:88</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9aeeefc3998bb82711f85bf4a1c3a35faf"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9aeeefc3998bb82711f85bf4a1c3a35faf">macveth::SIMDBackEnd::VREDUC</a></div><div class="ttdeci">@ VREDUC</div><div class="ttdoc">Reduce operation.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00073">SIMDBackEnd.h:73</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a4d7499105000901b9e0da11ff17b476b"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a4d7499105000901b9e0da11ff17b476b">macveth::SIMDBackEnd::setCDAG</a></div><div class="ttdeci">void setCDAG(CDAG *C)</div><div class="ttdoc">Setting CDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00314">SIMDBackEnd.h:314</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_aa0db3f45058ab2d88e225d78b1a76443"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aa0db3f45058ab2d88e225d78b1a76443">macveth::SIMDBackEnd::SIMDInst::DT</a></div><div class="ttdeci">MVDataType::VDataType DT</div><div class="ttdoc">Cost of the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00129">SIMDBackEnd.h:129</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_af484f4f86b381c4d95af1a00b54c978c"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#af484f4f86b381c4d95af1a00b54c978c">macveth::SIMDBackEnd::getMapType</a></div><div class="ttdeci">virtual std::string getMapType(MVDataType::VDataType D)=0</div><div class="ttdoc">Map of VectorIR types to the concrete architecture.</div></div>
<div class="ttc" id="amacveth_8cpp_html_aeb2065dd957770e057c9509bb59375c1"><div class="ttname"><a href="macveth_8cpp.html#aeb2065dd957770e057c9509bb59375c1">ISA</a></div><div class="ttdeci">static llvm::cl::opt&lt; MVCPUInfo::MVISA &gt; ISA(&quot;misa&quot;, llvm::cl::desc(&quot;Target ISA&quot;), llvm::cl::init(MVCPUInfo::MVISA::AUTODETECT), llvm::cl::cat(MacvethCategory), llvm::cl::values(clEnumValN(MVCPUInfo::MVISA::AUTODETECT, &quot;native&quot;, &quot;Detect ISA of the architecture&quot;), clEnumValN(MVCPUInfo::MVISA::SSE, &quot;sse&quot;, &quot;SSE ISA&quot;), clEnumValN(MVCPUInfo::MVISA::AVX, &quot;avx&quot;, &quot;AVX ISA&quot;), clEnumValN(MVCPUInfo::MVISA::AVX2, &quot;avx2&quot;, &quot;AVX2 ISA&quot;), clEnumValN(MVCPUInfo::MVISA::AVX512, &quot;avx512&quot;, &quot;AVX512 ISA&quot;)))</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a0aa9743717a0658ae54f746b550924f8"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a0aa9743717a0658ae54f746b550924f8">macveth::SIMDBackEnd::genSIMDInst</a></div><div class="ttdeci">virtual SIMDBackEnd::SIMDInst genSIMDInst(std::string Result, std::string Op, std::string PrefS, std::string SuffS, MVDataType::VWidth Width, MVDataType::VDataType Type, std::list&lt; std::string &gt; Args, SIMDBackEnd::SIMDType SType, MVSourceLocation SL, SIMDBackEnd::SIMDInstListType *IL, std::string NameOp=&quot;&quot;, std::string MVFunc=&quot;&quot;, std::list&lt; std::string &gt; MVArgs={}, MVOp MVOP=MVOp())=0</div><div class="ttdoc">Add SIMD instruction.</div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_ae06b336dbf78808f05bf829be4cb2c1e"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#ae06b336dbf78808f05bf829be4cb2c1e">macveth::SIMDBackEnd::SIMDInst::FuncName</a></div><div class="ttdeci">std::string FuncName</div><div class="ttdoc">Signature of the function.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00115">SIMDBackEnd.h:115</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9abaf400510fc19c1835382eb4e8d867b8"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9abaf400510fc19c1835382eb4e8d867b8">macveth::SIMDBackEnd::VSET</a></div><div class="ttdeci">@ VSET</div><div class="ttdoc">Set values.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00055">SIMDBackEnd.h:55</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a4c2e85cccb4967544fa66068865f6ecc"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a4c2e85cccb4967544fa66068865f6ecc">macveth::SIMDBackEnd::getNextAccmRegister</a></div><div class="ttdeci">static std::string getNextAccmRegister(std::string V)</div><div class="ttdoc">Get the next available accumulator register.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00373">SIMDBackEnd.h:373</a></div></div>
<div class="ttc" id="astructmacveth_1_1SIMDBackEnd_1_1SIMDInst_html_aaf2bf9f866ace07f56ef923391bf5f18"><div class="ttname"><a href="structmacveth_1_1SIMDBackEnd_1_1SIMDInst.html#aaf2bf9f866ace07f56ef923391bf5f18">macveth::SIMDBackEnd::SIMDInst::SIMD_UID</a></div><div class="ttdeci">unsigned int SIMD_UID</div><div class="ttdoc">Unique identifier.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00109">SIMDBackEnd.h:109</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a16ef75e6e15e6fab554923a03548ae35"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a16ef75e6e15e6fab554923a03548ae35">macveth::SIMDBackEnd::isAccmClean</a></div><div class="ttdeci">static bool isAccmClean(std::string V)</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00381">SIMDBackEnd.h:381</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a34b3a3fabbc7b4552dd1e8bc9fba491c"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a34b3a3fabbc7b4552dd1e8bc9fba491c">macveth::SIMDBackEnd::getRegisterType</a></div><div class="ttdeci">virtual std::string getRegisterType(MVDataType::VDataType DT, MVDataType::VWidth W)=0</div><div class="ttdoc">Get the type of register according to the VDataType and VWidth.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a62b7249f5a457752f4a210b262f55b82"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a62b7249f5a457752f4a210b262f55b82">macveth::SIMDBackEnd::getInitValues</a></div><div class="ttdeci">virtual std::vector&lt; std::string &gt; getInitValues(VectorIR::VectorOP V)=0</div><div class="ttdoc">Get initial values of a VectorOP. Must be implemented.</div></div>
<div class="ttc" id="anamespacemacveth_html_ab7efb3d437b1433bd692000c0ac76bf4a43e57bf2464fd3e0676d649fbe4a0143"><div class="ttname"><a href="namespacemacveth.html#ab7efb3d437b1433bd692000c0ac76bf4a43e57bf2464fd3e0676d649fbe4a0143">macveth::MVOP</a></div><div class="ttdeci">@ MVOP</div><div class="ttdoc">MVOP is the same as sequential.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDCostInfo_8h_source.html#l00052">SIMDCostInfo.h:52</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a2a5c198d48cf87eaff0a4f82ed197551"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a2a5c198d48cf87eaff0a4f82ed197551">macveth::SIMDBackEnd::vfunc</a></div><div class="ttdeci">virtual SIMDInstListType vfunc(VectorIR::VectorOP V)=0</div><div class="ttdoc">Generate custom functions.</div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9a172df892e9eb0098d2b920b9f8567889"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a172df892e9eb0098d2b920b9f8567889">macveth::SIMDBackEnd::INIT</a></div><div class="ttdeci">@ INIT</div><div class="ttdoc">Initializing some value, for instance, in reductions.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00080">SIMDBackEnd.h:80</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a51cd8c38330af7675ab261d7708f26e9a170b2030c4bcdf887cea04463f339a18"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a51cd8c38330af7675ab261d7708f26e9a170b2030c4bcdf887cea04463f339a18">macveth::SIMDBackEnd::VSUB</a></div><div class="ttdeci">@ VSUB</div><div class="ttdoc">Substraction.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00065">SIMDBackEnd.h:65</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a7fba85d6204da129aa172990419b1c98"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a7fba85d6204da129aa172990419b1c98">macveth::SIMDBackEnd::~SIMDBackEnd</a></div><div class="ttdeci">virtual ~SIMDBackEnd()</div><div class="ttdoc">Destructor.</div><div class="ttdef"><b>Definition:</b> <a href="SIMDBackEnd_8h_source.html#l00322">SIMDBackEnd.h:322</a></div></div>
<div class="ttc" id="astructmacveth_1_1VectorIR_1_1VOperand_html"><div class="ttname"><a href="structmacveth_1_1VectorIR_1_1VOperand.html">macveth::VectorIR::VOperand</a></div><div class="ttdoc">Vector operand basically is a wrap of VL (vector length) operands in the original Node.</div><div class="ttdef"><b>Definition:</b> <a href="VectorIR_8h_source.html#l00103">VectorIR.h:103</a></div></div>
<div class="ttc" id="aclassmacveth_1_1SIMDBackEnd_html_a11ad1cb646f764849e258f16ec6b291c"><div class="ttname"><a href="classmacveth_1_1SIMDBackEnd.html#a11ad1cb646f764849e258f16ec6b291c">macveth::SIMDBackEnd::vstore</a></div><div class="ttdeci">virtual SIMDInstListType vstore(VectorIR::VectorOP V)=0</div><div class="ttdoc">Generate store instructions to memory.</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_922df8d8d4742d9bad3f728e2d0e018e.html">Vectorization</a></li><li class="navelem"><a class="el" href="dir_f20c36435f81221ba9b25f83a87b22d0.html">SIMD</a></li><li class="navelem"><a class="el" href="SIMDBackEnd_8h.html">SIMDBackEnd.h</a></li>
    <li class="footer">Generated on Fri Apr 23 2021 18:07:49 for MACVETH by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
