strict digraph "" {
	node [label="\N"];
	"69:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbfca5ec150>",
		def_var="['tmp_rdata']",
		fillcolor=deepskyblue,
		label="69:AS
tmp_rdata = (l_cycle)? mem[{ l_raddr[ADDR-1:0] }] : { WIDTH{ 1'b1 } };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['l_cycle', 'mem', 'l_raddr', 'WIDTH']"];
}
