DPORT_PRO_BOOT_REMAP_CTRL_REG, remap mode for PRO_CPU, 0x3FF00000, R/W
DPORT_APP_BOOT_REMAP_CTRL_REG, remap mode for APP_CPU, 0x3FF00004, R/W
DPORT_CACHE_MUX_MODE_REG, the mode of the two caches sharing the memory, 0x3FF0007C, R/W
DPORT_CPU_PER_CONF_REG, Selects CPU clock, 0x3FF0003C, R/W
DPORT_CPU_INTR_FROM_CPU_0_REG, interrupt 0 in both CPUs, 0x3FF000DC, R/W
DPORT_CPU_INTR_FROM_CPU_1_REG, interrupt 1 in both CPUs, 0x3FF000E0, R/W
DPORT_CPU_INTR_FROM_CPU_2_REG, interrupt 2 in both CPUs, 0x3FF000E4, R/W
DPORT_CPU_INTR_FROM_CPU_3_REG, interrupt 3 in both CPUs, 0x3FF000E8, R/W
DPORT_PRO_INTR_STATUS_REG_0_REG, PRO_CPU interrupt status 0, 0x3FF000EC, RO
DPORT_PRO_INTR_STATUS_REG_1_REG, PRO_CPU interrupt status 1, 0x3FF000F0, RO
DPORT_PRO_INTR_STATUS_REG_2_REG, PRO_CPU interrupt status 2, 0x3FF000F4, RO
DPORT_APP_INTR_STATUS_REG_0_REG, APP_CPU interrupt status 0, 0x3FF000F8, RO
DPORT_APP_INTR_STATUS_REG_1_REG, APP_CPU interrupt status 1, 0x3FF000FC, RO
DPORT_APP_INTR_STATUS_REG_2_REG, APP_CPU interrupt status 2, 0x3FF00100, RO
DPORT_PRO_MAC_INTR_MAP_REG, interrupt map, 0x3FF00104, R/W
DPORT_PRO_MAC_NMI_MAP_REG, interrupt map, 0x3FF00108, R/W
DPORT_PRO_BB_INT_MAP_REG, interrupt map, 0x3FF0010C, R/W
DPORT_PRO_BT_MAC_INT_MAP_REG, interrupt map, 0x3FF00110, R/W
DPORT_PRO_BT_BB_INT_MAP_REG, interrupt map, 0x3FF00114, R/W
DPORT_PRO_BT_BB_NMI_MAP_REG, interrupt map, 0x3FF00118, R/W
DPORT_PRO_RWBT_IRQ_MAP_REG, interrupt map, 0x3FF0011C, R/W
DPORT_PRO_RWBLE_IRQ_MAP_REG, interrupt map, 0x3FF00120, R/W
DPORT_PRO_RWBT_NMI_MAP_REG, interrupt map, 0x3FF00124, R/W
DPORT_PRO_RWBLE_NMI_MAP_REG, interrupt map, 0x3FF00128, R/W
DPORT_PRO_SLC0_INTR_MAP_REG, interrupt map, 0x3FF0012C, R/W
DPORT_PRO_SLC1_INTR_MAP_REG, interrupt map, 0x3FF00130, R/W
DPORT_PRO_UHCI0_INTR_MAP_REG, interrupt map, 0x3FF00134, R/W
DPORT_PRO_UHCI1_INTR_MAP_REG, interrupt map, 0x3FF00138, R/W
DPORT_PRO_TG_T0_LEVEL_INT_MAP_REG, interrupt map, 0x3FF0013C, R/W
DPORT_PRO_TG_T1_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00140, R/W
DPORT_PRO_TG_WDT_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00144, R/W
DPORT_PRO_TG_LACT_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00148, R/W
DPORT_PRO_TG1_T0_LEVEL_INT_MAP_REG, interrupt map, 0x3FF0014C, R/W
DPORT_PRO_TG1_T1_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00150, R/W
DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00154, R/W
DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00158, R/W
DPORT_PRO_GPIO_INTERRUPT_MAP_REG, interrupt map, 0x3FF0015C, R/W
DPORT_PRO_GPIO_INTERRUPT_NMI_MAP_REG, interrupt map, 0x3FF00160, R/W
DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_REG, interrupt map, 0x3FF00164, R/W
DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_REG, interrupt map, 0x3FF00168, R/W
DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_REG, Interrupt map, 0x3FF0016C, R/W
DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_REG, interrupt map, 0x3FF00170, R/W
DPORT_PRO_SPI_INTR_0_MAP_REG, interrupt map, 0x3FF00174, R/W
DPORT_PRO_SPI_INTR_1_MAP_REG, interrupt map, 0x3FF00178, R/W
DPORT_PRO_SPI_INTR_2_MAP_REG, interrupt map, 0x3FF0017C, R/W
DPORT_PRO_SPI_INTR_3_MAP_REG, interrupt map, 0x3FF00180, R/W
DPORT_PRO_I2S0_INT_MAP_REG, interrupt map, 0x3FF00184, R/W
DPORT_PRO_I2S1_INT_MAP_REG, interrupt map, 0x3FF00188, R/W
DPORT_PRO_UART_INTR_MAP_REG, interrupt map, 0x3FF0018C, R/W
DPORT_PRO_UART1_INTR_MAP_REG, interrupt map, 0x3FF00190, R/W
DPORT_PRO_UART2_INTR_MAP_REG, interrupt map, 0x3FF00194, R/W
DPORT_PRO_SDIO_HOST_INTERRUPT_MAP_REG, interrupt map, 0x3FF00198, R/W
DPORT_PRO_EMAC_INT_MAP_REG, interrupt map, 0x3FF0019C, R/W
DPORT_PRO_PWM0_INTR_MAP_REG, interrupt map, 0x3FF001A0, R/W
DPORT_PRO_PWM1_INTR_MAP_REG, interrupt map, 0x3FF001A4, R/W
DPORT_PRO_LEDC_INT_MAP_REG, interrupt map, 0x3FF001B0, R/W
DPORT_PRO_EFUSE_INT_MAP_REG, interrupt map, 0x3FF001B4, R/W
DPORT_PRO_TWAI_INT_MAP_REG, interrupt map, 0x3FF001B8, R/W
DPORT_PRO_RTC_CORE_INTR_MAP_REG, interrupt map, 0x3FF001BC, R/W
DPORT_PRO_RMT_INTR_MAP_REG, interrupt map, 0x3FF001C0, R/W
DPORT_PRO_PCNT_INTR_MAP_REG, interrupt map, 0x3FF001C4, R/W
DPORT_PRO_I2C_EXT0_INTR_MAP_REG, interrupt map, 0x3FF001C8, R/W
DPORT_PRO_I2C_EXT1_INTR_MAP_REG, interrupt map, 0x3FF001CC, R/W
DPORT_PRO_RSA_INTR_MAP_REG, interrupt map, 0x3FF001D0, R/W
DPORT_PRO_SPI1_DMA_INT_MAP_REG, interrupt map, 0x3FF001D4, R/W
DPORT_PRO_SPI2_DMA_INT_MAP_REG, interrupt map, 0x3FF001D8, R/W
DPORT_PRO_SPI3_DMA_INT_MAP_REG, interrupt map, 0x3FF001DC, R/W
DPORT_PRO_WDG_INT_MAP_REG, interrupt map, 0x3FF001E0, R/W
DPORT_PRO_TIMER_INT1_MAP_REG, interrupt map, 0x3FF001E4, R/W
DPORT_PRO_TIMER_INT2_MAP_REG, interrupt map, 0x3FF001E8, R/W
DPORT_PRO_TG_T0_EDGE_INT_MAP_REG, interrupt map, 0x3FF001EC, R/W
DPORT_PRO_TG_T1_EDGE_INT_MAP_REG, interrupt map, 0x3FF001F0, R/W
DPORT_PRO_TG_WDT_EDGE_INT_MAP_REG, interrupt map, 0x3FF001F4, R/W
DPORT_PRO_TG_LACT_EDGE_INT_MAP_REG, interrupt map, 0x3FF001F8, R/W
DPORT_PRO_TG1_T0_EDGE_INT_MAP_REG, interrupt map, 0x3FF001FC, R/W
DPORT_PRO_TG1_T1_EDGE_INT_MAP_REG, interrupt map, 0x3FF00200, R/W
DPORT_PRO_TG1_WDT_EDGE_INT_MAP_REG, interrupt map, 0x3FF00204, R/W
DPORT_PRO_TG1_LACT_EDGE_INT_MAP_REG, interrupt map, 0x3FF00208, R/W
DPORT_PRO_MMU_IA_INT_MAP_REG, interrupt map, 0x3FF0020C, R/W
DPORT_PRO_MPU_IA_INT_MAP_REG, interrupt map, 0x3FF00210, R/W
DPORT_PRO_CACHE_IA_INT_MAP_REG, interrupt map, 0x3FF00214, R/W
DPORT_APP_MAC_INTR_MAP_REG, interrupt map, 0x3FF00218, R/W
DPORT_APP_MAC_NMI_MAP_REG, interrupt map, 0x3FF0021C, R/W
DPORT_APP_BB_INT_MAP_REG, interrupt map, 0x3FF00220, R/W
DPORT_APP_BT_MAC_INT_MAP_REG, interrupt map, 0x3FF00224, R/W
DPORT_APP_BT_BB_INT_MAP_REG, interrupt map, 0x3FF00228, R/W
DPORT_APP_BT_BB_NMI_MAP_REG, interrupt map, 0x3FF0022C, R/W
DPORT_APP_RWBT_IRQ_MAP_REG, interrupt map, 0x3FF00230, R/W
DPORT_APP_RWBLE_IRQ_MAP_REG, interrupt map, 0x3FF00234, R/W
DPORT_APP_RWBT_NMI_MAP_REG, interrupt map, 0x3FF00238, R/W
DPORT_APP_RWBLE_NMI_MAP_REG, interrupt map, 0x3FF0023C, R/W
DPORT_APP_SLC0_INTR_MAP_REG, interrupt map, 0x3FF00240, R/W
DPORT_APP_SLC1_INTR_MAP_REG, interrupt map, 0x3FF00244, R/W
DPORT_APP_UHCI0_INTR_MAP_REG, interrupt map, 0x3FF00248, R/W
DPORT_APP_UHCI1_INTR_MAP_REG, interrupt map, 0x3FF0024C, R/W
DPORT_APP_TG_T0_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00250, R/W
DPORT_APP_TG_T1_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00254, R/W
DPORT_APP_TG_WDT_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00258, R/W
DPORT_APP_TG_LACT_LEVEL_INT_MAP_REG, interrupt map, 0x3FF0025C, R/W
DPORT_APP_TG1_T0_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00260, R/W
DPORT_APP_TG1_T1_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00264, R/W
DPORT_APP_TG1_WDT_LEVEL_INT_MAP_REG, interrupt map, 0x3FF00268, R/W
DPORT_APP_TG1_LACT_LEVEL_INT_MAP_REG, interrupt map, 0x3FF0026C, R/W
DPORT_APP_GPIO_INTERRUPT_MAP_REG, interrupt map, 0x3FF00270, R/W
DPORT_APP_GPIO_INTERRUPT_NMI_MAP_REG, interrupt map, 0x3FF00274, R/W
DPORT_APP_CPU_INTR_FROM_CPU_0_MAP_REG, interrupt map, 0x3FF00278, R/W
DPORT_APP_CPU_INTR_FROM_CPU_1_MAP_REG, interrupt map, 0x3FF0027C, R/W
DPORT_APP_CPU_INTR_FROM_CPU_2_MAP_REG, interrupt map, 0x3FF00280, R/W
DPORT_APP_CPU_INTR_FROM_CPU_3_MAP_REG, interrupt map, 0x3FF00284, R/W
DPORT_APP_SPI_INTR_0_MAP_REG, interrupt map, 0x3FF00288, R/W
DPORT_APP_SPI_INTR_1_MAP_REG, interrupt map, 0x3FF0028C, R/W
DPORT_APP_SPI_INTR_2_MAP_REG, interrupt map, 0x3FF00290, R/W
DPORT_APP_SPI_INTR_3_MAP_REG, interrupt map, 0x3FF00294, R/W
DPORT_APP_I2S0_INT_MAP_REG, interrupt map, 0x3FF00298, R/W
DPORT_APP_I2S1_INT_MAP_REG, interrupt map, 0x3FF0029C, R/W
DPORT_APP_UART_INTR_MAP_REG, interrupt map, 0x3FF002A0, R/W
DPORT_APP_UART1_INTR_MAP_REG, interrupt map, 0x3FF002A4, R/W
DPORT_APP_UART2_INTR_MAP_REG, interrupt map, 0x3FF002A8, R/W
DPORT_APP_SDIO_HOST_INTERRUPT_MAP_REG, interrupt map, 0x3FF002AC, R/W
DPORT_APP_EMAC_INT_MAP_REG, interrupt map, 0x3FF002B0, R/W
DPORT_APP_PWM0_INTR_MAP_REG, interrupt map, 0x3FF002B4, R/W
DPORT_APP_PWM1_INTR_MAP_REG, interrupt map, 0x3FF002B8, R/W
DPORT_APP_LEDC_INT_MAP_REG, interrupt map, 0x3FF002C4, R/W
DPORT_APP_EFUSE_INT_MAP_REG, interrupt map, 0x3FF002C8, R/W
DPORT_APP_TWAI_INT_MAP_REG, interrupt map, 0x3FF002CC, R/W
DPORT_APP_RTC_CORE_INTR_MAP_REG, interrupt map, 0x3FF002D0, R/W
DPORT_APP_RMT_INTR_MAP_REG, interrupt map, 0x3FF002D4, R/W
DPORT_APP_PCNT_INTR_MAP_REG, interrupt map, 0x3FF002D8, R/W
DPORT_APP_I2C_EXT0_INTR_MAP_REG, interrupt map, 0x3FF002DC, R/W
DPORT_APP_I2C_EXT1_INTR_MAP_REG, interrupt map, 0x3FF002E0, R/W
DPORT_APP_RSA_INTR_MAP_REG, interrupt map, 0x3FF002E4, R/W
DPORT_APP_SPI1_DMA_INT_MAP_REG, interrupt map, 0x3FF002E8, R/W
DPORT_APP_SPI2_DMA_INT_MAP_REG, interrupt map, 0x3FF002EC, R/W
DPORT_APP_SPI3_DMA_INT_MAP_REG, interrupt map, 0x3FF002F0, R/W
DPORT_APP_WDG_INT_MAP_REG, interrupt map, 0x3FF002F4, R/W
DPORT_APP_TIMER_INT1_MAP_REG, interrupt map, 0x3FF002F8, R/W
DPORT_APP_TIMER_INT2_MAP_REG, interrupt map, 0x3FF002FC, R/W
DPORT_APP_TG_T0_EDGE_INT_MAP_REG, interrupt map, 0x3FF00300, R/W
DPORT_APP_TG_T1_EDGE_INT_MAP_REG, interrupt map, 0x3FF00304, R/W
DPORT_APP_TG_WDT_EDGE_INT_MAP_REG, interrupt map, 0x3FF00308, R/W
DPORT_APP_TG_LACT_EDGE_INT_MAP_REG, interrupt map, 0x3FF0030C, R/W
DPORT_APP_TG1_T0_EDGE_INT_MAP_REG, interrupt map, 0x3FF00310, R/W
DPORT_APP_TG1_T1_EDGE_INT_MAP_REG, interrupt map, 0x3FF00314, R/W
DPORT_APP_TG1_WDT_EDGE_INT_MAP_REG, interrupt map, 0x3FF00318, R/W
DPORT_APP_TG1_LACT_EDGE_INT_MAP_REG, interrupt map, 0x3FF0031C, R/W
DPORT_APP_MMU_IA_INT_MAP_REG, interrupt map, 0x3FF00320, R/W
DPORT_APP_MPU_IA_INT_MAP_REG, interrupt map, 0x3FF00324, R/W
DPORT_APP_CACHE_IA_INT_MAP_REG, interrupt map, 0x3FF00328, R/W
DPORT_SPI_DMA_CHAN_SEL_REG, selects DMA channel for SPI1 and SPI2 and SPI3, 0x3FF005A8, R/W
DPORT_PRO_CACHE_CTRL_REG, determines the virtual address mode of the external SRAM, 0x3FF00040, R/W
DPORT_PRO_CACHE_CTRL1_REG, PRO cache MMU configuration, 0x3FF00044, R/W
DPORT_APP_CACHE_CTRL_REG, determines the virtual address mode of the external SRAM, 0x3FF00058, R/W
DPORT_APP_CACHE_CTRL1_REG, APP cache MMU configuration, 0x3FF0005C, R/W
DPORT_IMMU_PAGE_MODE_REG, page size in the MMU for the internal SRAM 0, 0x3FF00080, R/W
DPORT_DMMU_PAGE_MODE_REG, page size in the MMU for the internal SRAM 2, 0x3FF00084, R/W
DPORT_AHB_MPU_TABLE_0_REG, MPU for configuring DMA, 0x3FF000B4, R/W
DPORT_AHB_MPU_TABLE_1_REG, MPU for configuring DMA, 0x3FF000B8, R/W
DPORT_AHBLITE_MPU_TABLE_UART_REG, MPU for peripherals, 0x3FF0032C, R/W
DPORT_AHBLITE_MPU_TABLE_SPI1_REG, MPU for peripherals, 0x3FF00330, R/W
DPORT_AHBLITE_MPU_TABLE_SPI0_REG, MPU for peripherals, 0x3FF00334, R/W
DPORT_AHBLITE_MPU_TABLE_GPIO_REG, MPU for peripherals, 0x3FF00338, R/W
DPORT_AHBLITE_MPU_TABLE_RTC_REG, MPU for peripherals, 0x3FF00348, R/W
DPORT_AHBLITE_MPU_TABLE_IO_MUX_REG, MPU for peripherals, 0x3FF0034C, R/W
DPORT_AHBLITE_MPU_TABLE_HINF_REG, MPU for peripherals, 0x3FF00354, R/W
DPORT_AHBLITE_MPU_TABLE_UHCI1_REG, MPU for peripherals, 0x3FF00358, R/W
DPORT_AHBLITE_MPU_TABLE_I2S0_REG, MPU for peripherals, 0x3FF00364, R/W
DPORT_AHBLITE_MPU_TABLE_UART1_REG, MPU for peripherals, 0x3FF00368, R/W
DPORT_AHBLITE_MPU_TABLE_I2C_EXT0_REG, MPU for peripherals, 0x3FF00374, R/W
DPORT_AHBLITE_MPU_TABLE_UHCI0_REG, MPU for peripherals, 0x3FF00378, R/W
DPORT_AHBLITE_MPU_TABLE_SLCHOST_REG, MPU for peripherals, 0x3FF0037C, R/W
DPORT_AHBLITE_MPU_TABLE_RMT_REG, MPU for peripherals, 0x3FF00380, R/W
DPORT_AHBLITE_MPU_TABLE_PCNT_REG, MPU for peripherals, 0x3FF00384, R/W
DPORT_AHBLITE_MPU_TABLE_SLC_REG, MPU for peripherals, 0x3FF00388, R/W
DPORT_AHBLITE_MPU_TABLE_LEDC_REG, MPU for peripherals, 0x3FF0038C, R/W
DPORT_AHBLITE_MPU_TABLE_EFUSE_REG, MPU for peripherals, 0x3FF00390, R/W
DPORT_AHBLITE_MPU_TABLE_SPI_ENCRYPT_REG, MPU for peripherals, 0x3FF00394, R/W
DPORT_AHBLITE_MPU_TABLE_PWM0_REG, MPU for peripherals, 0x3FF0039C, R/W
DPORT_AHBLITE_MPU_TABLE_TIMERGROUP_REG, MPU for peripherals, 0x3FF003A0, R/W
DPORT_AHBLITE_MPU_TABLE_TIMERGROUP1_REG, MPU for peripherals, 0x3FF003A4, R/W
DPORT_AHBLITE_MPU_TABLE_SPI2_REG, MPU for peripherals, 0x3FF003A8, R/W
DPORT_AHBLITE_MPU_TABLE_SPI3_REG, MPU for peripherals, 0x3FF003AC, R/W
DPORT_AHBLITE_MPU_TABLE_APB_CTRL_REG, MPU for peripherals, 0x3FF003B0, R/W
DPORT_AHBLITE_MPU_TABLE_I2C_EXT1_REG, MPU for peripherals, 0x3FF003B4, R/W
DPORT_AHBLITE_MPU_TABLE_SDIO_HOST_REG, MPU for peripherals, 0x3FF003B8, R/W
DPORT_AHBLITE_MPU_TABLE_EMAC_REG, MPU for peripherals, 0x3FF003BC, R/W
DPORT_AHBLITE_MPU_TABLE_PWM1_REG, MPU for peripherals, 0x3FF003C4, R/W
DPORT_AHBLITE_MPU_TABLE_I2S1_REG, MPU for peripherals, 0x3FF003C8, R/W
DPORT_AHBLITE_MPU_TABLE_UART2_REG, MPU for peripherals, 0x3FF003CC, R/W
DPORT_AHBLITE_MPU_TABLE_PWR_REG, MPU for peripherals, 0x3FF003E4, R/W
DPORT_IMMU_TABLE0_REG, MMU register 1 for internal SRAM 0, 0x3FF00504, R/W
DPORT_IMMU_TABLE1_REG, MMU register 1 for internal SRAM 0, 0x3FF00508, R/W
DPORT_IMMU_TABLE2_REG, MMU register 1 for internal SRAM 0, 0x3FF0050C, R/W
DPORT_IMMU_TABLE3_REG, MMU register 1 for internal SRAM 0, 0x3FF00510, R/W
DPORT_IMMU_TABLE4_REG, MMU register 1 for internal SRAM 0, 0x3FF00514, R/W
DPORT_IMMU_TABLE5_REG, MMU register 1 for internal SRAM 0, 0x3FF00518, R/W
DPORT_IMMU_TABLE6_REG, MMU register 1 for internal SRAM 0, 0x3FF0051C, R/W
DPORT_IMMU_TABLE7_REG, MMU register 1 for internal SRAM 0, 0x3FF00520, R/W
DPORT_IMMU_TABLE8_REG, MMU register 1 for internal SRAM 0, 0x3FF00524, R/W
DPORT_IMMU_TABLE9_REG, MMU register 1 for internal SRAM 0, 0x3FF00528, R/W
DPORT_IMMU_TABLE10_REG, MMU register 1 for internal SRAM 0, 0x3FF0052C, R/W
DPORT_IMMU_TABLE11_REG, MMU register 1 for internal SRAM 0, 0x3FF00530, R/W
DPORT_IMMU_TABLE12_REG, MMU register 1 for internal SRAM 0, 0x3FF00534, R/W
DPORT_IMMU_TABLE13_REG, MMU register 1 for internal SRAM 0, 0x3FF00538, R/W
DPORT_IMMU_TABLE14_REG, MMU register 1 for internal SRAM 0, 0x3FF0053C, R/W
DPORT_IMMU_TABLE15_REG, MMU register 1 for internal SRAM 0, 0x3FF00540, R/W
DPORT_DMMU_TABLE0_REG, MMU register 1 for internal SRAM 2, 0x3FF00544, R/W
DPORT_DMMU_TABLE1_REG, MMU register 1 for internal SRAM 2, 0x3FF00548, R/W
DPORT_DMMU_TABLE2_REG, MMU register 1 for internal SRAM 2, 0x3FF0054C, R/W
DPORT_DMMU_TABLE3_REG, MMU register 1 for internal SRAM 2, 0x3FF00550, R/W
DPORT_DMMU_TABLE4_REG, MMU register 1 for internal SRAM 2, 0x3FF00554, R/W
DPORT_DMMU_TABLE5_REG, MMU register 1 for internal SRAM 2, 0x3FF00558, R/W
DPORT_DMMU_TABLE6_REG, MMU register 1 for internal SRAM 2, 0x3FF0055C, R/W
DPORT_DMMU_TABLE7_REG, MMU register 1 for internal SRAM 2, 0x3FF00560, R/W
DPORT_DMMU_TABLE8_REG, MMU register 1 for internal SRAM 2, 0x3FF00564, R/W
DPORT_DMMU_TABLE9_REG, MMU register 1 for internal SRAM 2, 0x3FF00568, R/W
DPORT_DMMU_TABLE10_REG, MMU register 1 for internal SRAM 2, 0x3FF0056C, R/W
DPORT_DMMU_TABLE11_REG, MMU register 1 for internal SRAM 2, 0x3FF00570, R/W
DPORT_DMMU_TABLE12_REG, MMU register 1 for internal SRAM 2, 0x3FF00574, R/W
DPORT_DMMU_TABLE13_REG, MMU register 1 for internal SRAM 2, 0x3FF00578, R/W
DPORT_DMMU_TABLE14_REG, MMU register 1 for internal SRAM 2, 0x3FF0057C, R/W
DPORT_DMMU_TABLE15_REG, MMU register 1 for internal SRAM 2, 0x3FF00580, R/W
DPORT_APPCPU_CTRL_REG_A_REG, reset for APP_CPU, 0x3FF0002C, R/W
DPORT_APPCPU_CTRL_REG_B_REG, clock gate for APP_CPU, 0x3FF00030, R/W
DPORT_APPCPU_CTRL_REG_C_REG, stall for APP_CPU, 0x3FF00034, R/W
DPORT_APPCPU_CTRL_REG_D_REG, boot address for APP_CPU, 0x3FF00038, R/W
DPORT_PERI_CLK_EN_REG, clock gate for peripherals, 0x3FF0001C, R/W
DPORT_PERI_RST_EN_REG, reset for peripherals, 0x3FF00020, R/W
DPORT_PERIP_CLK_EN_REG, clock gate for peripherals, 0x3FF000C0, R/W
DPORT_PERIP_RST_EN_REG, reset for peripherals, 0x3FF000C4, R/W
DPORT_WIFI_CLK_EN_REG, clock gate for Wi-Fi, 0x3FF000CC, R/W
DPORT_WIFI_RST_EN_REG, reset for Wi-Fi, 0x3FF000D0, R/W