// Seed: 2113676614
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_4;
  logic id_5;
  ;
endmodule
module module_1 (
    inout supply1 id_0,
    input tri1 id_1
);
  wire id_3;
  wire id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  parameter id_8 = 1;
  always $signed(42);
  ;
  id_9 :
  assert property (@(negedge 1 or posedge id_1) id_7)
  else;
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1,
    output logic id_2
);
  logic [-1 : ""] id_4;
  ;
  always id_2 = -1;
  parameter id_5 = 1;
  logic [1 'h0 : -1 'b0] id_6;
  always_latch id_4 <= -1'b0;
  wire id_7;
  ;
  wire id_8 = id_7;
  initial id_2 = id_0;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
