Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 17 05:50:27 2023
| Host         : DESKTOP-5JN5J4V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Debounce_Project_Top_control_sets_placed.rpt
| Design       : Debounce_Project_Top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |            5 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------+----------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+----------------------------+----------------------+------------------+----------------+
|  Debounce_Inst/r_State |                            |                      |                1 |              2 |
|  i_Clk_IBUF_BUFG       | Debounce_Inst/r_State1_out |                      |                1 |              2 |
|  i_Clk_IBUF_BUFG       |                            | Debounce_Inst/p_0_in |                5 |             36 |
+------------------------+----------------------------+----------------------+------------------+----------------+


