// Seed: 2280658200
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout supply1 id_4;
  output wire id_3;
  output wand id_2;
  inout supply1 id_1;
  assign id_1 = 1'd0 / id_1.id_4 - id_5;
  wire id_6;
  assign id_2 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri id_4
);
  wire id_6;
  supply1 id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6
  );
  assign modCall_1.id_1 = 0;
  logic [7:0] id_10, id_11;
  wire id_12;
  assign id_11[1] = id_7++;
  wire id_13;
endmodule
