module partsel_00969(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [27:4] x4;
  wire signed [28:6] x5;
  wire [28:3] x6;
  wire signed [7:31] x7;
  wire signed [7:29] x8;
  wire [27:4] x9;
  wire signed [31:2] x10;
  wire signed [29:6] x11;
  wire signed [24:3] x12;
  wire [26:5] x13;
  wire [31:4] x14;
  wire signed [26:6] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [5:29] p0 = 78354178;
  localparam signed [6:25] p1 = 917691316;
  localparam [0:27] p2 = 420356456;
  localparam [6:28] p3 = 520943787;
  assign x4 = p1[28 + s2 +: 4];
  assign x5 = x2[8 + s2];
  assign x6 = p3[24 + s1 -: 1];
  assign x7 = (x5[17 + s0 +: 1] ^ x3);
  assign x8 = p0[17 + s2 +: 7];
  assign x9 = x0;
  assign x10 = p3;
  assign x11 = p1;
  assign x12 = p1[18];
  assign x13 = ((x4 + p2) ^ p2[19 + s2 -: 6]);
  assign x14 = x0;
  assign x15 = {x5[16], ((ctrl[0] || !ctrl[0] && ctrl[1] ? {2{(x13[5 + s3] & x0)}} : (ctrl[3] || !ctrl[0] && ctrl[2] ? p1 : (x8 & p3))) & p2[17 + s3 -: 3])};
  assign y0 = {2{{2{x9}}}};
  assign y1 = ({x8[22 + s1 -: 4], p0[21 + s0 -: 3]} - (ctrl[3] && !ctrl[0] && ctrl[0] ? ((((p2[16] | p0[9 +: 3]) + p3[10 + s1 -: 8]) ^ x7[30 + s2 +: 3]) - x5[5 + s0]) : p3));
  assign y2 = (p1[6 + s3 +: 4] ^ (({p0, ((x9[15 -: 1] | p0[12 + s1]) + x9)} & {2{{2{(p1 - p2[10])}}}}) + (x10 | x11[15 +: 4])));
  assign y3 = x11;
endmodule
