<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス X86System</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス X86System</h1><!-- doxytag: class="X86System" --><!-- doxytag: inherits="System" -->
<p><code>#include &lt;<a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a>&gt;</code></p>
<div class="dynheader">
X86Systemに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classX86System.gif" usemap="#X86System_map" alt=""/>
  <map id="X86System_map" name="X86System_map">
<area href="classSystem.html" alt="System" shape="rect" coords="115,224,220,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="115,168,220,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="115,112,220,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="115,56,220,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,105,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="115,0,220,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="230,0,335,24"/>
<area href="classLinuxX86System.html" alt="LinuxX86System" shape="rect" coords="115,336,220,360"/>
</map>
 </div>
</div>

<p><a href="classX86System-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System_1_1LinuxX86System.html">LinuxX86System</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System_1_1X86System.html">X86System</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef X86SystemParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#a4f3142e3ba81ac1e14e960636ad3202b">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#aa4f02fc2926ae35d549b6b5381b7656f">X86System</a> (<a class="el" href="classX86System.html#a4f3142e3ba81ac1e14e960636ad3202b">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#a0f8dc8b16330d4a51897190c3969e675">~X86System</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#a3c34ea9b29f410748d4435a667484924">initState</a> ()</td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#aedc3044b917a61fa913215abf8d2840a">writeOutSMBiosTable</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> header, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;headerSize, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;tableSize, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> table=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#ac86acd47948194bfedd9cf4f63400d2a">writeOutMPTable</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> fp, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;fpSize, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;tableSize, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> table=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classX86System.html#a4f3142e3ba81ac1e14e960636ad3202b">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#aff94f650c5eef23b8dc350ea755bdef4">fixFuncEventAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classX86ISA_1_1SMBios_1_1SMBiosTable.html">X86ISA::SMBios::SMBiosTable</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#a5c04c44b233a4eb2f0b5257fbf325a16">smbiosTable</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html">X86ISA::IntelMP::FloatingPointer</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#ae6f1d27ec00245a1760fbadd3c288f27">mpFloatingPointer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html">X86ISA::IntelMP::ConfigTable</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#a9330926e79494dca3485ba60e2fe27d4">mpConfigTable</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classX86ISA_1_1ACPI_1_1RSDP.html">X86ISA::ACPI::RSDP</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86System.html#a267601a08962af9107c6f7c533d4461d">rsdp</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a4f3142e3ba81ac1e14e960636ad3202b"></a><!-- doxytag: member="X86System::Params" ref="a4f3142e3ba81ac1e14e960636ad3202b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef X86SystemParams <a class="el" href="classX86System.html#a4f3142e3ba81ac1e14e960636ad3202b">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSystem.html#a5f461be6222ce76bffcb70f27d820c56">System</a>を再定義しています。</p>

<p><a class="el" href="classLinuxX86System.html#a9a9d4fd080ddd5d649f7db5e47cfae8b">LinuxX86System</a>で再定義されています。</p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="aa4f02fc2926ae35d549b6b5381b7656f"></a><!-- doxytag: member="X86System::X86System" ref="aa4f02fc2926ae35d549b6b5381b7656f" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86System_1_1X86System.html">X86System</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classX86System.html#a4f3142e3ba81ac1e14e960636ad3202b">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00058"></a>00058                               :
<a name="l00059"></a>00059     <a class="code" href="classSystem.html#a0b8704078300e9b3cd65559df0ac79ab">System</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>), <a class="code" href="classX86System.html#a5c04c44b233a4eb2f0b5257fbf325a16">smbiosTable</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;smbios_table),
<a name="l00060"></a>00060     <a class="code" href="classX86System.html#ae6f1d27ec00245a1760fbadd3c288f27">mpFloatingPointer</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;intel_mp_pointer),
<a name="l00061"></a>00061     <a class="code" href="classX86System.html#a9330926e79494dca3485ba60e2fe27d4">mpConfigTable</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;intel_mp_table),
<a name="l00062"></a>00062     <a class="code" href="classX86System.html#a267601a08962af9107c6f7c533d4461d">rsdp</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;acpi_description_table_pointer)
<a name="l00063"></a>00063 {
<a name="l00064"></a>00064 }

</pre></div></p>

</div>
</div>
<a class="anchor" id="a0f8dc8b16330d4a51897190c3969e675"></a><!-- doxytag: member="X86System::~X86System" ref="a0f8dc8b16330d4a51897190c3969e675" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">~<a class="el" href="classX86System_1_1X86System.html">X86System</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keyword">delete</span> <a class="code" href="classX86System.html#a5c04c44b233a4eb2f0b5257fbf325a16">smbiosTable</a>;
<a name="l00389"></a>00389 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="aff94f650c5eef23b8dc350ea755bdef4"></a><!-- doxytag: member="X86System::fixFuncEventAddr" ref="aff94f650c5eef23b8dc350ea755bdef4" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> fixFuncEventAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fix up an address used to match PCs for hooking simulator events on to target function executions. See comment in system.cc for details. </p>

<p><a class="el" href="classSystem.html#aff94f650c5eef23b8dc350ea755bdef4">System</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00096"></a>00096     {
<a name="l00097"></a>00097         <span class="comment">//XXX This may eventually have to do something useful.</span>
<a name="l00098"></a>00098         <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>;
<a name="l00099"></a>00099     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3c34ea9b29f410748d4435a667484924"></a><!-- doxytag: member="X86System::initState" ref="a3c34ea9b29f410748d4435a667484924" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void initState </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Serialization stuff </p>

<p><a class="el" href="classSystem.html#a3c34ea9b29f410748d4435a667484924">System</a>を再定義しています。</p>

<p><a class="el" href="classLinuxX86System.html#a3c34ea9b29f410748d4435a667484924">LinuxX86System</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00114"></a>00114 {
<a name="l00115"></a>00115     <a class="code" href="classSimObject.html#a3c34ea9b29f410748d4435a667484924">System::initState</a>();
<a name="l00116"></a>00116 
<a name="l00117"></a>00117     <span class="keywordflow">if</span> (!<a class="code" href="classSystem.html#ab5c2cc90b7ed9b57e9d9c6ce42a5200b">kernel</a>)
<a name="l00118"></a>00118         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;No kernel to load.\n&quot;</span>);
<a name="l00119"></a>00119 
<a name="l00120"></a>00120     <span class="keywordflow">if</span> (<a class="code" href="classSystem.html#ab5c2cc90b7ed9b57e9d9c6ce42a5200b">kernel</a>-&gt;<a class="code" href="classObjectFile.html#ad7fc69cf1a5c5cab25428f0c85c869bf">getArch</a>() == <a class="code" href="classObjectFile.html#a0ac03ab06a859320a9072002bdf3aa0fa58813c68444eccd5ab9839ad2a99846c">ObjectFile::I386</a>)
<a name="l00121"></a>00121         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Loading a 32 bit x86 kernel is not supported.\n&quot;</span>);
<a name="l00122"></a>00122 
<a name="l00123"></a>00123     <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a> = <a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>[0];
<a name="l00124"></a>00124     <span class="comment">// This is the boot strap processor (BSP). Initialize it to look like</span>
<a name="l00125"></a>00125     <span class="comment">// the boot loader has just turned control over to the 64 bit OS. We</span>
<a name="l00126"></a>00126     <span class="comment">// won&apos;t actually set up real mode or legacy protected mode descriptor</span>
<a name="l00127"></a>00127     <span class="comment">// tables because we aren&apos;t executing any code that would require</span>
<a name="l00128"></a>00128     <span class="comment">// them. We do, however toggle the control bits in the correct order</span>
<a name="l00129"></a>00129     <span class="comment">// while allowing consistency checks and the underlying mechansims</span>
<a name="l00130"></a>00130     <span class="comment">// just to be safe.</span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132     <span class="keyword">const</span> <span class="keywordtype">int</span> NumPDTs = 4;
<a name="l00133"></a>00133 
<a name="l00134"></a>00134     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> PageMapLevel4 = 0x70000;
<a name="l00135"></a>00135     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> PageDirPtrTable = 0x71000;
<a name="l00136"></a>00136     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> PageDirTable[NumPDTs] =
<a name="l00137"></a>00137         {0x72000, 0x73000, 0x74000, 0x75000};
<a name="l00138"></a>00138     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> GDTBase = 0x76000;
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     <span class="keyword">const</span> <span class="keywordtype">int</span> PML4Bits = 9;
<a name="l00141"></a>00141     <span class="keyword">const</span> <span class="keywordtype">int</span> PDPTBits = 9;
<a name="l00142"></a>00142     <span class="keyword">const</span> <span class="keywordtype">int</span> PDTBits = 9;
<a name="l00143"></a>00143 
<a name="l00144"></a>00144     <span class="comment">/*</span>
<a name="l00145"></a>00145 <span class="comment">     * Set up the gdt.</span>
<a name="l00146"></a>00146 <span class="comment">     */</span>
<a name="l00147"></a>00147     uint8_t numGDTEntries = 0;
<a name="l00148"></a>00148     <span class="comment">// Place holder at selector 0</span>
<a name="l00149"></a>00149     uint64_t nullDescriptor = 0;
<a name="l00150"></a>00150     <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(GDTBase + numGDTEntries * 8,
<a name="l00151"></a>00151                         (uint8_t *)(&amp;nullDescriptor), 8);
<a name="l00152"></a>00152     numGDTEntries++;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     <span class="comment">//64 bit code segment</span>
<a name="l00155"></a>00155     SegDescriptor csDesc = 0;
<a name="l00156"></a>00156     csDesc.type.codeOrData = 1;
<a name="l00157"></a>00157     csDesc.type.c = 0; <span class="comment">// Not conforming</span>
<a name="l00158"></a>00158     csDesc.type.r = 1; <span class="comment">// Readable</span>
<a name="l00159"></a>00159     csDesc.dpl = 0; <span class="comment">// Privelege level 0</span>
<a name="l00160"></a>00160     csDesc.p = 1; <span class="comment">// Present</span>
<a name="l00161"></a>00161     csDesc.l = 1; <span class="comment">// 64 bit</span>
<a name="l00162"></a>00162     csDesc.d = 0; <span class="comment">// default operand size</span>
<a name="l00163"></a>00163     csDesc.g = 1; <span class="comment">// Page granularity</span>
<a name="l00164"></a>00164     csDesc.s = 1; <span class="comment">// Not a system segment</span>
<a name="l00165"></a>00165     csDesc.limitHigh = 0xF;
<a name="l00166"></a>00166     csDesc.limitLow = 0xFFFF;
<a name="l00167"></a>00167     <span class="comment">//Because we&apos;re dealing with a pointer and I don&apos;t think it&apos;s</span>
<a name="l00168"></a>00168     <span class="comment">//guaranteed that there isn&apos;t anything in a nonvirtual class between</span>
<a name="l00169"></a>00169     <span class="comment">//it&apos;s beginning in memory and it&apos;s actual data, we&apos;ll use an</span>
<a name="l00170"></a>00170     <span class="comment">//intermediary.</span>
<a name="l00171"></a>00171     uint64_t csDescVal = csDesc;
<a name="l00172"></a>00172     <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(GDTBase + numGDTEntries * 8,
<a name="l00173"></a>00173                         (uint8_t *)(&amp;csDescVal), 8);
<a name="l00174"></a>00174 
<a name="l00175"></a>00175     numGDTEntries++;
<a name="l00176"></a>00176 
<a name="l00177"></a>00177     SegSelector cs = 0;
<a name="l00178"></a>00178     cs.si = numGDTEntries - 1;
<a name="l00179"></a>00179 
<a name="l00180"></a>00180     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67acb7d2629eff9685c63de92064284d0f7">MISCREG_CS</a>, (<a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>)cs);
<a name="l00181"></a>00181 
<a name="l00182"></a>00182     <span class="comment">//32 bit data segment</span>
<a name="l00183"></a>00183     SegDescriptor dsDesc = 0;
<a name="l00184"></a>00184     dsDesc.type.codeOrData = 0;
<a name="l00185"></a>00185     dsDesc.type.e = 0; <span class="comment">// Not expand down</span>
<a name="l00186"></a>00186     dsDesc.type.w = 1; <span class="comment">// Writable</span>
<a name="l00187"></a>00187     dsDesc.dpl = 0; <span class="comment">// Privelege level 0</span>
<a name="l00188"></a>00188     dsDesc.p = 1; <span class="comment">// Present</span>
<a name="l00189"></a>00189     dsDesc.d = 1; <span class="comment">// default operand size</span>
<a name="l00190"></a>00190     dsDesc.g = 1; <span class="comment">// Page granularity</span>
<a name="l00191"></a>00191     dsDesc.s = 1; <span class="comment">// Not a system segment</span>
<a name="l00192"></a>00192     dsDesc.limitHigh = 0xF;
<a name="l00193"></a>00193     dsDesc.limitLow = 0xFFFF;
<a name="l00194"></a>00194     uint64_t dsDescVal = dsDesc;
<a name="l00195"></a>00195     <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(GDTBase + numGDTEntries * 8,
<a name="l00196"></a>00196                         (uint8_t *)(&amp;dsDescVal), 8);
<a name="l00197"></a>00197 
<a name="l00198"></a>00198     numGDTEntries++;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200     SegSelector <a class="code" href="namespaceMipsISA.html#af99c5bc05a6ca7d714ff7db9402c9cca">ds</a> = 0;
<a name="l00201"></a>00201     ds.si = numGDTEntries - 1;
<a name="l00202"></a>00202 
<a name="l00203"></a>00203     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad224da287eca97d2937cefcff44618b3">MISCREG_DS</a>, (<a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>)ds);
<a name="l00204"></a>00204     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a1933582308f6db8df9bece9696edd237">MISCREG_ES</a>, (<a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>)ds);
<a name="l00205"></a>00205     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67af2f77faa0df9059606bfa3a6a2405a4c">MISCREG_FS</a>, (<a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>)ds);
<a name="l00206"></a>00206     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a12903e4dd2ac30fe09d276a3b9d2694f">MISCREG_GS</a>, (<a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>)ds);
<a name="l00207"></a>00207     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ad55ce5d1ed7eef4b01b7d4c929637434">MISCREG_SS</a>, (<a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>)ds);
<a name="l00208"></a>00208 
<a name="l00209"></a>00209     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a1a1bffbabb8ec2d7995f8460c64258eb">MISCREG_TSL</a>, 0);
<a name="l00210"></a>00210     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a411f7eea5f660aefd04e9ddb9af59992">MISCREG_TSG_BASE</a>, GDTBase);
<a name="l00211"></a>00211     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ab33f3d1c95709ab3c0d2e80ff478a62f">MISCREG_TSG_LIMIT</a>, 8 * numGDTEntries - 1);
<a name="l00212"></a>00212 
<a name="l00213"></a>00213     SegDescriptor tssDesc = 0;
<a name="l00214"></a>00214     tssDesc.type = 0xB;
<a name="l00215"></a>00215     tssDesc.dpl = 0; <span class="comment">// Privelege level 0</span>
<a name="l00216"></a>00216     tssDesc.p = 1; <span class="comment">// Present</span>
<a name="l00217"></a>00217     tssDesc.d = 1; <span class="comment">// default operand size</span>
<a name="l00218"></a>00218     tssDesc.g = 1; <span class="comment">// Page granularity</span>
<a name="l00219"></a>00219     tssDesc.s = 0;
<a name="l00220"></a>00220     tssDesc.limitHigh = 0xF;
<a name="l00221"></a>00221     tssDesc.limitLow = 0xFFFF;
<a name="l00222"></a>00222     uint64_t tssDescVal = tssDesc;
<a name="l00223"></a>00223     <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(GDTBase + numGDTEntries * 8,
<a name="l00224"></a>00224                         (uint8_t *)(&amp;tssDescVal), 8);
<a name="l00225"></a>00225 
<a name="l00226"></a>00226     numGDTEntries++;
<a name="l00227"></a>00227 
<a name="l00228"></a>00228     SegSelector tss = 0;
<a name="l00229"></a>00229     tss.si = numGDTEntries - 1;
<a name="l00230"></a>00230 
<a name="l00231"></a>00231     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a8dfb825b70214a0eb8725483884f9c2c">MISCREG_TR</a>, (<a class="code" href="namespaceAlphaISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>)tss);
<a name="l00232"></a>00232     <a class="code" href="arch_2x86_2system_8cc.html#aec099bd6f3e3fbde886cc7122b44deda">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795a7d4a3605dd03bb44b86bffc884f7acf9">SYS_SEGMENT_REG_TR</a>, tssDesc, <span class="keyword">true</span>);
<a name="l00233"></a>00233 
<a name="l00234"></a>00234     <span class="comment">/*</span>
<a name="l00235"></a>00235 <span class="comment">     * Identity map the first 4GB of memory. In order to map this region</span>
<a name="l00236"></a>00236 <span class="comment">     * of memory in long mode, there needs to be one actual page map level</span>
<a name="l00237"></a>00237 <span class="comment">     * 4 entry which points to one page directory pointer table which</span>
<a name="l00238"></a>00238 <span class="comment">     * points to 4 different page directory tables which are full of two</span>
<a name="l00239"></a>00239 <span class="comment">     * megabyte pages. All of the other entries in valid tables are set</span>
<a name="l00240"></a>00240 <span class="comment">     * to indicate that they don&apos;t pertain to anything valid and will</span>
<a name="l00241"></a>00241 <span class="comment">     * cause a fault if used.</span>
<a name="l00242"></a>00242 <span class="comment">     */</span>
<a name="l00243"></a>00243 
<a name="l00244"></a>00244     <span class="comment">// Put valid values in all of the various table entries which indicate</span>
<a name="l00245"></a>00245     <span class="comment">// that those entries don&apos;t point to further tables or pages. Then</span>
<a name="l00246"></a>00246     <span class="comment">// set the values of those entries which are needed.</span>
<a name="l00247"></a>00247 
<a name="l00248"></a>00248     <span class="comment">// Page Map Level 4</span>
<a name="l00249"></a>00249 
<a name="l00250"></a>00250     <span class="comment">// read/write, user, not present</span>
<a name="l00251"></a>00251     uint64_t pml4e = <a class="code" href="namespaceBigEndianGuest.html#a10c3370b6af5a1216a2a64c0d379f788">X86ISA::htog</a>(0x6);
<a name="l00252"></a>00252     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a87b7a740701cddafb930a9460e9f4eba">offset</a> = 0; <a class="code" href="namespaceArmISA.html#a87b7a740701cddafb930a9460e9f4eba">offset</a> &lt; (1 &lt;&lt; PML4Bits) * 8; <a class="code" href="namespaceArmISA.html#a87b7a740701cddafb930a9460e9f4eba">offset</a> += 8) {
<a name="l00253"></a>00253         <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(PageMapLevel4 + offset, (uint8_t *)(&amp;pml4e), 8);
<a name="l00254"></a>00254     }
<a name="l00255"></a>00255     <span class="comment">// Point to the only PDPT</span>
<a name="l00256"></a>00256     pml4e = <a class="code" href="namespaceBigEndianGuest.html#a10c3370b6af5a1216a2a64c0d379f788">X86ISA::htog</a>(0x7 | PageDirPtrTable);
<a name="l00257"></a>00257     <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(PageMapLevel4, (uint8_t *)(&amp;pml4e), 8);
<a name="l00258"></a>00258 
<a name="l00259"></a>00259     <span class="comment">// Page Directory Pointer Table</span>
<a name="l00260"></a>00260 
<a name="l00261"></a>00261     <span class="comment">// read/write, user, not present</span>
<a name="l00262"></a>00262     uint64_t pdpe = <a class="code" href="namespaceBigEndianGuest.html#a10c3370b6af5a1216a2a64c0d379f788">X86ISA::htog</a>(0x6);
<a name="l00263"></a>00263     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> offset = 0; offset &lt; (1 &lt;&lt; PDPTBits) * 8; offset += 8) {
<a name="l00264"></a>00264         <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(PageDirPtrTable + offset,
<a name="l00265"></a>00265                             (uint8_t *)(&amp;pdpe), 8);
<a name="l00266"></a>00266     }
<a name="l00267"></a>00267     <span class="comment">// Point to the PDTs</span>
<a name="l00268"></a>00268     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> table = 0; table &lt; NumPDTs; table++) {
<a name="l00269"></a>00269         pdpe = <a class="code" href="namespaceBigEndianGuest.html#a10c3370b6af5a1216a2a64c0d379f788">X86ISA::htog</a>(0x7 | PageDirTable[table]);
<a name="l00270"></a>00270         <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(PageDirPtrTable + table * 8,
<a name="l00271"></a>00271                             (uint8_t *)(&amp;pdpe), 8);
<a name="l00272"></a>00272     }
<a name="l00273"></a>00273 
<a name="l00274"></a>00274     <span class="comment">// Page Directory Tables</span>
<a name="l00275"></a>00275 
<a name="l00276"></a>00276     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a> = 0;
<a name="l00277"></a>00277     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pageSize = 2 &lt;&lt; 20;
<a name="l00278"></a>00278     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> table = 0; table &lt; NumPDTs; table++) {
<a name="l00279"></a>00279         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> offset = 0; offset &lt; (1 &lt;&lt; PDTBits) * 8; offset += 8) {
<a name="l00280"></a>00280             <span class="comment">// read/write, user, present, 4MB</span>
<a name="l00281"></a>00281             uint64_t pdte = <a class="code" href="namespaceBigEndianGuest.html#a10c3370b6af5a1216a2a64c0d379f788">X86ISA::htog</a>(0x87 | base);
<a name="l00282"></a>00282             <a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>.<a class="code" href="classPortProxy.html#af68c0d93cdb9ff9c4df789c4c9029709">writeBlob</a>(PageDirTable[table] + offset,
<a name="l00283"></a>00283                                 (uint8_t *)(&amp;pdte), 8);
<a name="l00284"></a>00284             base += pageSize;
<a name="l00285"></a>00285         }
<a name="l00286"></a>00286     }
<a name="l00287"></a>00287 
<a name="l00288"></a>00288     <span class="comment">/*</span>
<a name="l00289"></a>00289 <span class="comment">     * Transition from real mode all the way up to Long mode</span>
<a name="l00290"></a>00290 <span class="comment">     */</span>
<a name="l00291"></a>00291     CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>);
<a name="l00292"></a>00292     <span class="comment">//Turn off paging.</span>
<a name="l00293"></a>00293     cr0.pg = 0;
<a name="l00294"></a>00294     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>, cr0);
<a name="l00295"></a>00295     <span class="comment">//Turn on protected mode.</span>
<a name="l00296"></a>00296     cr0.pe = 1;
<a name="l00297"></a>00297     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>, cr0);
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     CR4 cr4 = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a2e36ea3a504f795d0672d9448bfb9edc">MISCREG_CR4</a>);
<a name="l00300"></a>00300     <span class="comment">//Turn on pae.</span>
<a name="l00301"></a>00301     cr4.pae = 1;
<a name="l00302"></a>00302     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a2e36ea3a504f795d0672d9448bfb9edc">MISCREG_CR4</a>, cr4);
<a name="l00303"></a>00303 
<a name="l00304"></a>00304     <span class="comment">//Point to the page tables.</span>
<a name="l00305"></a>00305     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a99d06669b1c1a63a84a60330ab29d01d">MISCREG_CR3</a>, PageMapLevel4);
<a name="l00306"></a>00306 
<a name="l00307"></a>00307     Efer efer = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>);
<a name="l00308"></a>00308     <span class="comment">//Enable long mode.</span>
<a name="l00309"></a>00309     efer.lme = 1;
<a name="l00310"></a>00310     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ac2bc7bba381e618f344c3047d968f5a7">MISCREG_EFER</a>, efer);
<a name="l00311"></a>00311 
<a name="l00312"></a>00312     <span class="comment">//Start using longmode segments.</span>
<a name="l00313"></a>00313     <a class="code" href="arch_2x86_2system_8cc.html#aec099bd6f3e3fbde886cc7122b44deda">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795a58c26669e3b5728e193101f2a63ffc18">SEGMENT_REG_CS</a>, csDesc, <span class="keyword">true</span>);
<a name="l00314"></a>00314     <a class="code" href="arch_2x86_2system_8cc.html#aec099bd6f3e3fbde886cc7122b44deda">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795a970af2f7bb70e46baa6ea6f84680dc68">SEGMENT_REG_DS</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00315"></a>00315     <a class="code" href="arch_2x86_2system_8cc.html#aec099bd6f3e3fbde886cc7122b44deda">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795ad24d586eb77e26eb5161e8fbd7316ecb">SEGMENT_REG_ES</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00316"></a>00316     <a class="code" href="arch_2x86_2system_8cc.html#aec099bd6f3e3fbde886cc7122b44deda">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795aa9482a7e438a7909e9bfe6c4e07fc957">SEGMENT_REG_FS</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00317"></a>00317     <a class="code" href="arch_2x86_2system_8cc.html#aec099bd6f3e3fbde886cc7122b44deda">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795addcc5aece7637ba09543ff92ac82df7a">SEGMENT_REG_GS</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00318"></a>00318     <a class="code" href="arch_2x86_2system_8cc.html#aec099bd6f3e3fbde886cc7122b44deda">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#acea32b07c2303d31296b1c07a16c4795aeeeafdcd5c36f63e75f11705bc26103d">SEGMENT_REG_SS</a>, dsDesc, <span class="keyword">true</span>);
<a name="l00319"></a>00319 
<a name="l00320"></a>00320     <span class="comment">//Activate long mode.</span>
<a name="l00321"></a>00321     cr0.pg = 1;
<a name="l00322"></a>00322     tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67ada26b29c24bab13bc6d77060ba44fb33">MISCREG_CR0</a>, cr0);
<a name="l00323"></a>00323 
<a name="l00324"></a>00324     tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>(tc-&gt;<a class="code" href="classThreadContext.html#a4585cb7174e215741001b70fafe6662e">getSystemPtr</a>()-&gt;kernelEntry);
<a name="l00325"></a>00325 
<a name="l00326"></a>00326     <span class="comment">// We should now be in long mode. Yay!</span>
<a name="l00327"></a>00327 
<a name="l00328"></a>00328     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ebdaPos = 0xF0000;
<a name="l00329"></a>00329     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> fixed, table;
<a name="l00330"></a>00330 
<a name="l00331"></a>00331     <span class="comment">//Write out the SMBios/DMI table</span>
<a name="l00332"></a>00332     <a class="code" href="classX86System.html#aedc3044b917a61fa913215abf8d2840a">writeOutSMBiosTable</a>(ebdaPos, fixed, table);
<a name="l00333"></a>00333     ebdaPos += (fixed + table);
<a name="l00334"></a>00334     ebdaPos = <a class="code" href="intmath_8hh.html#a4d254a89b294890f6ce3a474f4e8c6c7">roundUp</a>(ebdaPos, 16);
<a name="l00335"></a>00335 
<a name="l00336"></a>00336     <span class="comment">//Write out the Intel MP Specification configuration table</span>
<a name="l00337"></a>00337     <a class="code" href="classX86System.html#ac86acd47948194bfedd9cf4f63400d2a">writeOutMPTable</a>(ebdaPos, fixed, table);
<a name="l00338"></a>00338     ebdaPos += (fixed + table);
<a name="l00339"></a>00339 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acd3c3feb78ae7a8f88fe0f110a718dff"></a><!-- doxytag: member="X86System::params" ref="acd3c3feb78ae7a8f88fe0f110a718dff" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classX86System.html#a4f3142e3ba81ac1e14e960636ad3202b">Params</a>* params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSystem.html#acd3c3feb78ae7a8f88fe0f110a718dff">System</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00093"></a>00093 { <span class="keywordflow">return</span> (<span class="keyword">const</span> <a class="code" href="classX86System.html#a4f3142e3ba81ac1e14e960636ad3202b">Params</a> *)<a class="code" href="classSystem.html#afb9ae78c3e2cd51a280162491c99366c">_params</a>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac86acd47948194bfedd9cf4f63400d2a"></a><!-- doxytag: member="X86System::writeOutMPTable" ref="ac86acd47948194bfedd9cf4f63400d2a" args="(Addr fp, Addr &amp;fpSize, Addr &amp;tableSize, Addr table=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void writeOutMPTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>fp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>fpSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>tableSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>table</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00362"></a>00362 {
<a name="l00363"></a>00363     <span class="comment">// If the table location isn&apos;t specified and it exists, just put</span>
<a name="l00364"></a>00364     <span class="comment">// it after the floating pointer. The fp size as of the 1.4 Intel MP</span>
<a name="l00365"></a>00365     <span class="comment">// specification is 0x10 bytes.</span>
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (<a class="code" href="classX86System.html#a9330926e79494dca3485ba60e2fe27d4">mpConfigTable</a>) {
<a name="l00367"></a>00367         <span class="keywordflow">if</span> (!table)
<a name="l00368"></a>00368             table = <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a> + 0x10;
<a name="l00369"></a>00369         <a class="code" href="classX86System.html#ae6f1d27ec00245a1760fbadd3c288f27">mpFloatingPointer</a>-&gt;<a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#aeaa306e0b92006f1478facf62f5d93d9">setTableAddr</a>(table);
<a name="l00370"></a>00370     }
<a name="l00371"></a>00371 
<a name="l00372"></a>00372     fpSize = <a class="code" href="classX86System.html#ae6f1d27ec00245a1760fbadd3c288f27">mpFloatingPointer</a>-&gt;<a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#ad41fd44625bfa1495c2d729037dbf863">writeOut</a>(<a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>, <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a>);
<a name="l00373"></a>00373     <span class="keywordflow">if</span> (<a class="code" href="classX86System.html#a9330926e79494dca3485ba60e2fe27d4">mpConfigTable</a>)
<a name="l00374"></a>00374         tableSize = <a class="code" href="classX86System.html#a9330926e79494dca3485ba60e2fe27d4">mpConfigTable</a>-&gt;<a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#ad41fd44625bfa1495c2d729037dbf863">writeOut</a>(<a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>, table);
<a name="l00375"></a>00375     <span class="keywordflow">else</span>
<a name="l00376"></a>00376         tableSize = 0;
<a name="l00377"></a>00377 
<a name="l00378"></a>00378     <span class="comment">// Do some bounds checking to make sure we at least didn&apos;t step on</span>
<a name="l00379"></a>00379     <span class="comment">// ourselves and the fp structure was the size we thought it was.</span>
<a name="l00380"></a>00380     assert(<a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a> &gt; table || <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a> + fpSize &lt;= table);
<a name="l00381"></a>00381     assert(table &gt; <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a> || table + tableSize &lt;= <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a>);
<a name="l00382"></a>00382     assert(fpSize == 0x10);
<a name="l00383"></a>00383 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aedc3044b917a61fa913215abf8d2840a"></a><!-- doxytag: member="X86System::writeOutSMBiosTable" ref="aedc3044b917a61fa913215abf8d2840a" args="(Addr header, Addr &amp;headerSize, Addr &amp;tableSize, Addr table=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void writeOutSMBiosTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>headerSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>tableSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>table</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00344"></a>00344 {
<a name="l00345"></a>00345     <span class="comment">// If the table location isn&apos;t specified, just put it after the header.</span>
<a name="l00346"></a>00346     <span class="comment">// The header size as of the 2.5 SMBios specification is 0x1F bytes</span>
<a name="l00347"></a>00347     <span class="keywordflow">if</span> (!table)
<a name="l00348"></a>00348         table = header + 0x1F;
<a name="l00349"></a>00349     <a class="code" href="classX86System.html#a5c04c44b233a4eb2f0b5257fbf325a16">smbiosTable</a>-&gt;<a class="code" href="classX86ISA_1_1SMBios_1_1SMBiosTable.html#aeaa306e0b92006f1478facf62f5d93d9">setTableAddr</a>(table);
<a name="l00350"></a>00350 
<a name="l00351"></a>00351     <a class="code" href="classX86System.html#a5c04c44b233a4eb2f0b5257fbf325a16">smbiosTable</a>-&gt;<a class="code" href="classX86ISA_1_1SMBios_1_1SMBiosTable.html#ac061b4f51e0ec5b55cdadd9c58d96da9">writeOut</a>(<a class="code" href="classSystem.html#a6219b40ecb92ec67602ae32c1ae2c0d6">physProxy</a>, header, headerSize, structSize);
<a name="l00352"></a>00352 
<a name="l00353"></a>00353     <span class="comment">// Do some bounds checking to make sure we at least didn&apos;t step on</span>
<a name="l00354"></a>00354     <span class="comment">// ourselves.</span>
<a name="l00355"></a>00355     assert(header &gt; table || header + headerSize &lt;= table);
<a name="l00356"></a>00356     assert(table &gt; header || table + structSize &lt;= header);
<a name="l00357"></a>00357 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a9330926e79494dca3485ba60e2fe27d4"></a><!-- doxytag: member="X86System::mpConfigTable" ref="a9330926e79494dca3485ba60e2fe27d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html">X86ISA::IntelMP::ConfigTable</a>* <a class="el" href="classX86System.html#a9330926e79494dca3485ba60e2fe27d4">mpConfigTable</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6f1d27ec00245a1760fbadd3c288f27"></a><!-- doxytag: member="X86System::mpFloatingPointer" ref="ae6f1d27ec00245a1760fbadd3c288f27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html">X86ISA::IntelMP::FloatingPointer</a>* <a class="el" href="classX86System.html#ae6f1d27ec00245a1760fbadd3c288f27">mpFloatingPointer</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a267601a08962af9107c6f7c533d4461d"></a><!-- doxytag: member="X86System::rsdp" ref="a267601a08962af9107c6f7c533d4461d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1ACPI_1_1RSDP.html">X86ISA::ACPI::RSDP</a>* <a class="el" href="classX86System.html#a267601a08962af9107c6f7c533d4461d">rsdp</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c04c44b233a4eb2f0b5257fbf325a16"></a><!-- doxytag: member="X86System::smbiosTable" ref="a5c04c44b233a4eb2f0b5257fbf325a16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1SMBios_1_1SMBiosTable.html">X86ISA::SMBios::SMBiosTable</a>* <a class="el" href="classX86System.html#a5c04c44b233a4eb2f0b5257fbf325a16">smbiosTable</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/x86/<a class="el" href="arch_2x86_2system_8hh_source.html">system.hh</a></li>
<li>arch/x86/<a class="el" href="arch_2x86_2system_8cc.html">system.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
