# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/starfive/starfive,jh7110-dc8200.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: StarFive display controller

description:
  The StarFive SoC uses the display controller based on Verisilicon IP
  to transfer the image data from a video memory buffer to an external
  LCD interface.

maintainers:
  - Keith Zhao <keith.zhao@starfivetech.com>

properties:
  compatible:
    const: starfive,jh7110-dc8200

  reg:
    minItems: 1
    items:
      - description:
          host interface
      - description:
          display physical base address and length.

  interrupts:
    items:
      - description: The interrupt will be generated when DC finish one frame

  clocks:
    items:
      - description: Pixel clock for display channel 0.
      - description: Pixel clock for display channel 1.
      - description: Pixel clock from hdmi.
      - description: Pixel clock for soc .
  clock-names:
    items:
      - const: channel0
      - const: channel1
      - const: hdmi_tx
      - const: dc_parent
  ports:
    $ref: /schemas/graph.yaml#/properties/ports

    properties:
      port@0:
        $ref: /schemas/graph.yaml#/properties/port
        description:
          channel 0 output

      port@1:
        $ref: /schemas/graph.yaml#/properties/port
        description:
          channel 1 output

    required:
      - port@0
      - port@1

required:
  - compatible
  - reg
  - interrupts
  - clocks
  - clock-names
  - ports

additionalProperties: false

examples:
  - |
    dc8200: lcd-controller@29400000 {
        compatible = "starfive,jh7110-dc8200";
        reg = <0x29400000 0x100>, <0x29400800 0x2000>;
        interrupts = <95>;
        clocks = <&voutcrg 7>,
               <&voutcrg 8>,
               <&voutcrg 9>,
               <&voutcrg 10>;
        clock-names = "channel0", "channel1","hdmi_tx", "dc_parent";

        crtc_out: ports {
            #address-cells = <1>;
            #size-cells = <0>;

            dc_out0: port@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <0>;

                dc_out_dpi0: endpoint@0 {
                    reg = <0>;
                    remote-endpoint = <&hdmi_in_dc>;
                };

            };

            dc_out1: port@1 {
                reg = <1>;
                #address-cells = <1>;
                #size-cells = <0>;

                dc_out_dpi1: endpoint@1 {
                    reg = <1>;
                    remote-endpoint = <&dsi_input0>;
                };

            };
          };
    };
