# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../Mandelbrot_pipeline_V3.srcs/sources_1/new/mandelbrot_calculator.vhd" \

vhdl xil_defaultlib  \
"../../../../Mandelbrot_pipeline_V3.srcs/sim_2/imports/sources/mandelbrot_calculator_tb.vhd" \

# Do not sort compile order
nosort
