<!doctype html>
<html lang="pt-br">

	<head>
		<meta charset="utf-8">

		<title>FPGA from Blinker to Game of Life, through RISC-V also</title>

		<meta name="description" content="An introductory course to FPGAs">
		<meta name="author" content="Ricardo Menotti">

		<meta name="apple-mobile-web-app-capable" content="yes">
		<meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">

		<meta name="viewport" content="width=device-width, initial-scale=1.0">

		<link rel="stylesheet" href="dist/reset.css">
		<link rel="stylesheet" href="dist/reveal.css">
		<link rel="stylesheet" href="dist/theme/beige.css" id="theme">

		<!-- Theme used for syntax highlighting of code -->
		<link rel="stylesheet" href="plugin/highlight/gruvbox-light-medium.css">
		<base target="_blank">
	</head>

	<body>
		<div class="reveal">
			<!-- Any section element inside of this container is displayed as a slide -->
			<div class="slides">
				<section data-state="eventbeige">
					<a href="https://site.dc.ufscar.br">
							<img src="../img/DC.png" alt="DC logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="dc-logo" align="left">
					</a>
					<a href="https://intel.com/fpga">
						<img src="../img/intel.jpeg" alt="Intel logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="intel-logo">
					</a>
					<a href="https://ufscar.br">
							<img src="../img/ufscar.png" alt="UFSCar logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="ufscar-logo" align="right">
					</a>
					<h1 class="r-fit-text">FPGA from Blinker to Game of Life,<br> through RISC-V also</h1>
					<p>
						<small><a href="mailto:menotti@ufscar.br">Prof. Ricardo Menotti</a>, <a href="mailto:thiago.martins@estudante.ufscar.br">Thiago Martins</a> and <a href="mailto:gbarreto@estudante.ufscar.br" class="href">Gustavo M. Barreto</a></small>
					</p>
				</section>

				<section>
					<section data-state="eventbeige">
						<h2>Practical Approach</h2>
						<p>
							This course will follow a very practical approach, so let's get to the code... ðŸ‘‰
						</p>
						<h2>But take it easy</h2>
						<p>
							We need at least a bit of context...ðŸ‘‡
						</p>
					</section>
					<section data-state="eventwhite">
						<h2>The two ways of computing [<a href="#refs">1</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/gap2EN.png">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2>The third way... [<a href="#refs">1</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/gapEN.png">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2 class="r-fit-text">Field-Programmable Gate Array (FPGA) [<a href="#refs">1</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/fpgaEN.png" style="height: 50vh;">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2>What an incredible circuit! [<a href="#refs">1</a>]</h2>
						<div class="r-stack">
							<img class="fragment fade-out" data-fragment-index="0" class=".r-stretch" src="../img/mux.png" style="height: 50vh;">
							<img class="fragment" class=".r-stretch" src="../img/lut01.png" style="height: 50vh;">
							<img class="fragment" class=".r-stretch" src="../img/lut.png" style="height: 50vh;">
							<img class="fragment" class=".r-stretch" src="../img/lut3.png" style="height: 50vh;">
						  </div>
					</section>
					<section data-state="eventwhite">
						<h2 class="r-fit-text">IntelÂ® StratixÂ® 10 FPGA and SoC ALM Block Diagram [<a href="#refs">2</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/ALM.png" style="height: 50vh;">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2 class="r-fit-text">IntelÂ® Hyperflexâ„¢ Core Architecture [<a href="#refs">2</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/Stratix10.png" style="height: 50vh;">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2 class="r-fit-text">IntelÂ® StratixÂ® 10 FPGA and SoC Architecture Block Diagram [<a href="#refs">2</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/Stratix10Block.png" style="height: 50vh;">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2 class="r-fit-text">Economic and performance tradeoffs [<a href="#refs">3</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/marketEN.png">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2>Flexibility <i>vs</i> performance [<a href="#refs">4</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/FlexDesempEN.png">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2>Recover or Crack? [<a href="#refs">5</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/Pico_WPA_final_500.jpg">
						</p>
					</section>
					<section data-state="eventwhite">
						<h2>Mandelbrot set [<a href="#refs">6</a>]</h2>
						<small><table class="tg">
							<tbody><tr>
							  <th class="tg-cxkv"></th>
							  <th class="tg-hpj3">Clock Speed</th>
							  <th class="tg-hpj3">Render Time</th>
							  <th class="tg-hpj3">Cycles Used</th>
							</tr>
							<tr>
							  <td class="tg-xdyu">VHDL-based generator </td>
							  <td class="tg-031e">25MHz</td>
							  <td class="tg-031e">0.2 seconds</td>
							  <td class="tg-031e">5,000,000</td>
							</tr>
							<tr>
							  <td class="tg-xdyu">Nios II (hardware floats)</td>
							  <td class="tg-031e">100MHz</td>
							  <td class="tg-031e">23.8 seconds</td>
							  <td class="tg-031e">2,380,000,000</td>
							</tr>
							<tr>
							  <td class="tg-xdyu">Visual C++ test program</td>
							  <td class="tg-031e">2GHz</td>
							  <td class="tg-031e">3.3 seconds</td>
							  <td class="tg-031e">6,600,000,000</td>
							</tr>
							<tr>
							  <td class="tg-xdyu">Nios II (software floats)</td>
							  <td class="tg-031e">100MHz</td>
							  <td class="tg-031e">54 minutes, 30 seconds</td>
							  <td class="tg-031e">327,000,000,000</td>
							</tr>
						  </tbody></table></small>			
					</section>					
					<section data-state="eventwhite">
						<h2>And how do I use it? [<a href="#refs">1</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/fpgaflowEN.png">
						</p>
					</section>
					<section data-state="eventbeige">
						<h3>That's enough context</h3>
						<h2>Let's go!</h2>
					</section>
				</section>

				<section>
					<h2>Before the labs, let's clarify some concepts</h2>
					<p>
						<a href="https://github.com/menotti/fpga/">click here to open a hardware simulator (a.k.a. Github)</a>
					</p>
					<ul>
						<li>Press . to edit with VS Code ðŸ¥š</li>
						<li>Install the following extensions:</li>
						<ul>
							<li>Verilog Highlight</li>
							<li>DigitalJS</li>
						</ul>
					</ul>
				</section>

				<section data-auto-animate data-state="eventbeige">
					<h2>Our first Blinker</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="|2-3|5|7-8|10-11|"><script type="text/template">
						module top (
							input CLOCK_50,     // 50MHz
							output [9:0] LEDR); // How many LEDs do we have?
							
							integer count = 0;  // FPGAs rocks! 
						
							always@(posedge CLOCK_50)
								count <= count + 1;
						
							// What's The Frequency, Kenneth?
							assign LEDR = {10{count[25]}}; 
						endmodule
					</script></code></pre>
				</section>

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #1)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>

				<section data-auto-animate data-state="eventbeige">
					<h2>Our first Blinker</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module top (
							input CLOCK_50,     // 50MHz
							output [9:0] LEDR); // How many LEDs do we have?
							
							integer count = 0;  // FPGAs rocks! 
						
							always@(posedge CLOCK_50)
								count <= count + 1;
						
							// What's The Frequency, Kenneth?
							assign LEDR = {10{count[25]}}; 
						endmodule
					</script></code></pre>
				</section>

				<section data-auto-animate data-state="eventbeige">
					<h2>Our first Counter</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module top (
							input CLOCK_50,     // 50MHz
							output [9:0] LEDR); // How many LEDs do we have?
							
							integer count = 0;  // FPGAs rocks! 
						
							always@(posedge CLOCK_50)
								count <= count + 1;
						
							// What's The Frequency, Kenneth?
							assign LEDR = count[31:22]; 
						endmodule
					</script></code></pre>					
				</section>
				
				<section>
					<h2>Our first Counter</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="1|2|3|5|9|17|19-31"><script type="text/template">
						00000000000000000000000000000000
						00000000000000000000000000000001
						00000000000000000000000000000010
						00000000000000000000000000000011
						00000000000000000000000000000100
						00000000000000000000000000000101
						00000000000000000000000000000110
						00000000000000000000000000000111
						00000000000000000000000000001000
						00000000000000000000000000001001
						00000000000000000000000000001010
						00000000000000000000000000001011
						00000000000000000000000000001100
						00000000000000000000000000001101
						00000000000000000000000000001110
						00000000000000000000000000001111
						00000000000000000000000000010000
						                             ...
						11111111111111111111111111111111 = 2^32 = 4.294.967.296
						00000000000000000000000000000000
						â†“â†“â†“â†“â†“â†“â†“â†“â†“â†“
						â†“â†“â†“â†“â†“â†“â†“â†“â†“LEDR[0]
						â†“â†“â†“â†“â†“â†“â†“â†“LEDR[1]
						â†“â†“â†“â†“â†“â†“â†“LEDR[2]
						â†“â†“â†“â†“â†“â†“LEDR[3]
						â†“â†“â†“â†“â†“LEDR[4]
						â†“â†“â†“â†“LEDR[5]
						â†“â†“â†“LEDR[6]
						â†“â†“LEDR[7]
						â†“LEDR[8]
						LEDR[9]
					</script></code></pre>					
				</section>

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #1)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>

				<section>
					<h2>A sequential problem</h2>
					\[\small F_0 = 0, F_1 = 1, F_n = F_{n-1} + F_{n-2}\]
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="|2-3|5|7-11|13|"><script type="text/template">
					module fibonacci(
					  input clk,
					  output [31:0] fibo);
					  
					  integer a = 0, b = 1;
					  	
					  always@(posedge clk)
					  begin
					    a <= b;
					    b <= a + b;
					  end
					  
					  assign fibo = a;
					endmodule
					</script></code></pre>					
					<a href="https://github.dev/menotti/fpga/labs/lab2/rtl/fibonacci.v">Simulate it here!</a>
				</section>

				<section data-auto-animate data-state="eventbeige">
					<h2>Seven segments decoder</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module dec7seg (
							input  [3:0] hex,
							output reg [6:0] segs);
							always @(hex)        // gfedcba
							  case (hex)         // 6543210
									4'b0000 : segs = 7'b1000000; // 0
									4'b0001 : segs = 7'b1111001; // 1
									4'b0010 : segs = 7'b0100100; // 2
									4'b0011 : segs = 7'b0110000; // 3
									4'b0100 : segs = 7'b0011001; // 4
									4'b0101 : segs = 7'b0010010; // 5
									4'b0110 : segs = 7'b0000010; // 6
									4'b0111 : segs = 7'b1111000; // 7
									4'b1000 : segs = 7'b0000000; // 8
									4'b1001 : segs = 7'b0010000; // 9
									4'b1010 : segs = 7'b0001000; // A
									4'b1011 : segs = 7'b0000011; // b
									4'b1100 : segs = 7'b1000110; // C
									4'b1101 : segs = 7'b0100001; // d
									4'b1110 : segs = 7'b0000110; // E
									4'b1111 : segs = 7'b0001110; // F
							  endcase
						endmodule
					</script></code></pre>
				</section>

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #2)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>

				<section>
					<h2>A parallelizable problem</h2>
					\[\small gray = (R \times 0.299) + (G \times 0.587) + (B \times 0.114)\]
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
					module gray(
					  input  [23:0] i_rgb,
					  output [23:0] o_rgb);
					  wire [9:0] rgb;
					  assign rgb = (i_rgb[23:16] + (i_rgb[15:8]<<1) + i_rgb[7:0])>>2;
					  assign o_rgb = {3{rgb[7:0]}};
					endmodule
					</script></code></pre>					
				</section>

				<section>
					<h2>VGA signal generation</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="1|2-4|6-8|10-12|16-19|21-25|27-29|32-35"><script type="text/template">
						module vga #(          // 640 x 480 @ 25 MHz (negative)
							parameter VGA_BITS = 8, WIDTH = 640, HEIGHT = 480,
							HFRONT = 16, HSYNC = 96, HBACK = 48, HPULSEN = 1,
							VFRONT = 10, VSYNC =  2, VBACK = 33, VPULSEN = 1
						  ) (
							input clk,
							output [8:0] vaddr,
							output reg vga_HS, vga_VS, vga_DA);
						  
							reg [9:0] CounterX, CounterY;
							wire CounterXmaxed = (CounterX == (WIDTH + HFRONT + HSYNC + HBACK));
							wire CounterYmaxed = (CounterY == (HEIGHT + VFRONT + VSYNC + VBACK));
							
							always @(posedge clk)
							begin
								if (CounterXmaxed)
									CounterX <= 10'b0;
								else
									CounterX <= CounterX + 1'b1;
									
								if (CounterXmaxed)
									if(CounterYmaxed)
										CounterY <= 10'b0;
									else
										CounterY <= CounterY + 1'b1;
									
								vga_HS <= HPULSEN[0] ^ (CounterX > ( WIDTH + HFRONT) && (CounterX < ( WIDTH + HFRONT + HSYNC)));
								vga_VS <= VPULSEN[0] ^ (CounterY > (HEIGHT + VFRONT) && (CounterY < (HEIGHT + VFRONT + VSYNC)));
								vga_DA <= (CounterX < WIDTH) && (CounterY < HEIGHT);
							end
							
							wire [5:0] row, col;        // downsampling:
							assign row = (CounterY>>5); // 32 pixels x
							assign col = (CounterX>>5); // 32 pixels 
							assign vaddr = col + (row<<4) + (row<<2); // addr = col + row x 20
						endmodule
					</script></code></pre>					
				</section>				

				<section>
					<h2 class="r-fit-text">ROM memory (with contents)</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module rom(
							input clock,
							input [8:0] vaddr,
							output reg [7:0] vdata);
						  
							reg [7:0] ROM [0:511];
							
							initial
								$readmemb("mario8.bin", ROM);
							   
							always @(posedge clock)
								vdata <= ROM[vaddr];
						endmodule
					</script></code></pre>
				</section>

				<section>
					<h2 class="r-fit-text">Linear-Feedback Shift Register (LFSR)</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module random (
							input clk,
							output reg [30:0] lfsr);
						  
							always @(posedge clk)
								lfsr = {lfsr[29:0], lfsr[16] ^~ lfsr[14] ^~ lfsr[13] ^~ lfsr[11]};
						endmodule
					</script></code></pre>					
				</section>

				<section>
					<h2>Putting all together</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="1-7|9-10|12-15|17-18|20-22|24-26|28-30|32-33"><script type="text/template">
						module top #(parameter VGA_BITS = 4) (
							input CLOCK_50, // 50MHz
							input [3:0] SW,
							output [VGA_BITS-1:0] VGA_R, VGA_G, VGA_B,
							output VGA_HS, VGA_VS,
							output reg VGA_CLK, 
							output VGA_BLANK_N, VGA_SYNC_N);
							
							always@(posedge CLOCK_50)
								VGA_CLK = ~VGA_CLK; // 25MHz
							  
							wire [7:0] vdata;
							wire [8:0] vaddr;
							wire [23:0] color, gray, image, fill, zero, rand;
							assign zero = 24'b0;
							
							random lfsr(VGA_CLK, rand);
							assign fill = SW[1] ? rand : zero;
						  
							wire vga_DA; 	 
							vga #(VGA_BITS) video(VGA_CLK, vaddr, VGA_HS, VGA_VS, vga_DA);
							rom mario(VGA_CLK, vaddr, vdata);
							
							assign color = {vdata[5:4], fill[17:12], vdata[3:2], fill[11:6], vdata[1:0], fill[5:0]};
							gray c2g(color, gray);
							assign image = SW[0] ? color : gray;
							
							assign VGA_R = vga_DA ? image[23:23-VGA_BITS+1] : {VGA_BITS{1'b0}};
							assign VGA_G = vga_DA ? image[15:15-VGA_BITS+1] : {VGA_BITS{1'b0}};
							assign VGA_B = vga_DA ? image[07:07-VGA_BITS+1] : {VGA_BITS{1'b0}};
							
							assign VGA_BLANK_N = 1'b1;
							assign VGA_SYNC_N  = 1'b0;
						endmodule
					</script></code></pre>					
				</section>

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #3)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>

				<section>
					<p>
						<h2>Duc in altum!</h2>
						<a href="https://commons.wikimedia.org/wiki/File:Gospers_glider_gun.gif#/media/File:Gospers_glider_gun.gif"><img class="r-stretch" src="https://upload.wikimedia.org/wikipedia/commons/e/e5/Gospers_glider_gun.gif" alt="Gospers glider gun.gif"></a><br>
						<a href="//commons.wikimedia.org/wiki/User:LucasVB" title="User:LucasVB">Lucas Vieira</a>, <a href="http://creativecommons.org/licenses/by-sa/3.0/" title="Creative Commons Attribution-Share Alike 3.0">CC BY-SA 3.0</a>, <a href="https://commons.wikimedia.org/w/index.php?curid=101736">Link</a>
					</p>
				</section>

				<section>
					<p>
						<h2>Conway's Game of Life</h2>
						<ol><li>Any live cell with fewer than two live neighbours dies, as if by underpopulation;</li>
							<li>Any live cell with two or three live neighbours lives on to the next generation;</li>
							<li>Any live cell with more than three live neighbours dies, as if by overpopulation;</li>
							<li>Any dead cell with exactly three live neighbours becomes a live cell, as if by reproduction.</li>
						</ol>
					</p>
				</section>

				<section>
					<h2>Hardware design [<a href="#refs">7</a>]</h2>
					<a href="https://github.com/hrvach/Life_MiSTer">
						<img src="https://raw.githubusercontent.com/hrvach/Life_MiSTer/master/img/diagram.png" width="100%"> 
					</a>
				</section>

				<section data-auto-animate>
					<h2 class="r-fit-text" data-id="code-title">Conway's Game of Life</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="2-3|5-6|8|10-13|15-20|22-24|26-36"><script type="text/template">
						module gol (
							input clk, rst, ena,
							output reg pixel);
						  
							parameter rowsize = 640-2-1;
							parameter fifosize = 640*480-640-2-1;
						  
							random lfsr(clk, random_data);
						  
							reg newgen, r1c1, r1c2, r2c1, r2c2, r3c1, r3c2;
							reg [fifosize:0] fifo;
							reg [rowsize:0] row1;
							reg [rowsize:0] row2;
						  
							wire [30:0] random_data;
							wire head_row1, head_row2, head_fifo;
							wire [3:0] neighbor_count = 
								(r1c1 + r1c2 + head_row1) +
								(r2c1 +        head_row2) +
								(r3c1 + r3c2 + head_fifo);
						  
							assign head_row1 = row1[rowsize];
							assign head_row2 = rst ? random_data[0] : row2[rowsize];
							assign head_fifo = fifo[fifosize];
						  
							always @(posedge clk)
								if (ena)
								begin
								   row1 <= {row1[ rowsize-1:0], r2c1};
								   row2 <= {row2[ rowsize-1:0], r3c1};
								   fifo <= {fifo[fifosize-1:0], newgen};
								   r1c1 <= r1c2; r1c2 <= head_row1;
								   r2c1 <= r2c2; r2c2 <= head_row2;
								   r3c1 <= r3c2; r3c2 <= head_fifo;
								   pixel <= newgen; newgen <= (neighbor_count | r2c2) == 4'd3;
								end
						  endmodule
					</script></code></pre>
				</section>			

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #4)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>

				<section>
					<h3>RISC-V is an open standard Instruction Set Architecture (ISA) enabling a new era of processor innovation through open collaboration</h3>
					<em>RISC-V enables the community to share technical investment, contribute to the strategic future, create more rapidly, enjoy unprecedented design freedom, and substantially reduce the cost of innovation</em>
				</section>

				<section>
					<h2>title</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
					module ...
					</script></code></pre>					
				</section>

				<section>
					<h2>title</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
					module ...
					</script></code></pre>					
				</section>

				<section>
					<h2>title</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
					module ...
					</script></code></pre>					
				</section>

				<section>
					<h2>title</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
					module ...
					</script></code></pre>					
				</section>

				<section>
					<a href="https://site.dc.ufscar.br">
						<img src="../img/DC.png" alt="DC logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="dc-logo" align="left">
					</a>
					<a href="https://intel.com/fpga">
						<img src="../img/intel.jpeg" alt="Intel logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="intel-logo">
					</a>
					<a href="https://ufscar.br">
						<img src="../img/ufscar.png" alt="UFSCar logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="ufscar-logo" align="right">
					</a>
					<h1>Thank you!</h1>
					<h2 class="r-fit-text">FPGA from Blinker to Game of Life,<br> through RISC-V also</h2>
					<p>
						<small><a href="mailto:menotti@ufscar.br">Prof. Ricardo Menotti</a> and <a href="mailto:thiago.martins@estudante.ufscar.br">Thiago Martins</a></small>
					</p>
				</section>

				<section data-markdown id="refs" data-state="eventbeige" class="r-fit-text">
					<script type="text/template" class="r-fit-text">
						## References
						1. [MENOTTI, R. LALP: uma linguagem para exploraÃ§Ã£o do paralelismo de loops em computaÃ§Ã£o reconfigurÃ¡vel. 2010.](https://www.teses.usp.br/teses/disponiveis/55/55134/tde-17082010-151100/pt-br.php)
						1. [INTEL, IntelÂ® StratixÂ® 10 GX/SX Device Overview, 2023](https://www.intel.com/content/www/us/en/docs/programmable/683729/current/gx-sx-device-overview.html)
						1. [J. O. HAMBLEN; M. D. FURMAN, Rapid Prototyping of Digital Systems: A Tutorial Approach, 2nd Edition, Kluwer, 2001](https://www.amazon.com/Rapid-Prototyping-Digital-Systems-Tutorial/dp/0792374398/)
						1. [BOBDA, C, Introduction to Reconfigurable Computing:	Architectures, Algorithms, and Applications, Springer, 2007](https://link.springer.com/book/10.1007/978-1-4020-6100-4)
						1. [KATALOV, V., Accelerating Password Recovery: the Addition of FPGA, 2012](https://blog.elcomsoft.com/2012/07/accelerating-password-recovery-the-addition-of-fpga/)
						1. [BOWERS, M.; ULLMANN, A.; JONES, B., Mandelbrot Explorer v1 for the Xilinx Spartan-3E, 2009](https://www.markbowers.org/fpga-mandelbrot)
						1. [ÄŒAVRAK, H., Conway's Game of Life in FPGA, 2020](https://github.com/hrvach/Life_MiSTer)
						1. [LEVY, B., From Blinker to RISC-V, 2023](https://github.com/BrunoLevy/learn-fpga/tree/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV)
					</script>
				</section>
				<section data-markdown data-state="eventbeige" class="r-fit-text">
					<script type="text/template" class="r-fit-text">
						## Additional readings 
						1. [MENOTTI, R.; FERREIRA, R. S., IntroduÃ§Ã£o Ã  LÃ³gica Digital com Verilog, 2023.](https://a.co/d/538cw3X)  
						1. [MENOTTI, R. Digital Logic Course., 2023.](https://github.dev/menotti/ld/digitaljs/)					
						1. [ANDREW, M.; RON, W. FPGA for Dummies. 2017.](https://www.intel.com/content/dam/support/us/en/programmable/support-resources/bulk-container/pdfs/literature/misc/fpgas-for-dummies-ebook.pdf)
						1. [WONG, H., HDLBits, 2017.](https://hdlbits.01xz.net/)
					</script>
				</section>
			</div>
		</div>
		<script src="dist/reveal.js"></script>
		<script src="plugin/zoom/zoom.js"></script>
		<script src="plugin/math/math.js"></script>
		<script src="plugin/notes/notes.js"></script>
		<script src="plugin/search/search.js"></script>
		<script src="plugin/markdown/markdown.js"></script>
		<script src="plugin/highlight/highlight.js"></script>
		<script>
			// Also available as an ES module, see:
			// https://revealjs.com/initialization/
			Reveal.initialize({
				controls: true,
				progress: true,
				center: true,
				hash: true,
				transition: 'convex', // none/fade/slide/convex/concave/zoom
				// Learn about plugins: https://revealjs.com/plugins/
				plugins: [ RevealZoom, RevealNotes, RevealSearch, RevealMarkdown, RevealHighlight, RevealMath.KaTeX ]
			});
			Reveal.on( 'eventwhite', function() {
				document.getElementById('theme').setAttribute('href','dist/theme/white.css'); 
			} );
			Reveal.on( 'eventbeige', function() {
				document.getElementById('theme').setAttribute('href','dist/theme/beige.css'); 
			} );
		</script>
	</body>
</html>


<section>
	<h2>title</h2>
	<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
	module ...
	</script></code></pre>					
</section>