<stg><name>xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %max = alloca i32 1

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %max_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %src_buf_temp_med_apply = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_buf_temp_med_apply"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %max_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %src_buf_temp_med_apply_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_buf_temp_med_apply_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %max_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_r, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_erode_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %cmp_i_i142_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i142_i

]]></Node>
<StgValue><ssdm name="cmp_i_i142_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:13 %trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %trunc_ln265_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln265_1

]]></Node>
<StgValue><ssdm name="trunc_ln265_1_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %trunc_ln265_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln265_2

]]></Node>
<StgValue><ssdm name="trunc_ln265_2_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i8 255, i8 %max_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i8 255, i8 %src_buf_temp_med_apply_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i8 255, i8 %max_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i8 255, i8 %src_buf_temp_med_apply

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i8 255, i8 %max_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i8 255, i8 %max

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i13 0, i13 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:24 %br_ln0 = br void %for.body26.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body26.i:0 %col_1 = load i13 %col

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="13">
<![CDATA[
for.body26.i:4 %zext_ln123 = zext i13 %col_1

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body26.i:5 %icmp_ln123 = icmp_ugt  i16 %zext_ln123, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body26.i:6 %col_2 = add i13 %col_1, i13 1

]]></Node>
<StgValue><ssdm name="col_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body26.i:7 %br_ln123 = br i1 %icmp_ln123, void %for.body26.i.split, void %for.inc89.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body26.i.split:3 %icmp_ln132 = icmp_ult  i16 %zext_ln123, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body26.i.split:5 %br_ln132 = br i1 %icmp_ln132, void %for.body8.i.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:0 %br_ln133 = br i1 %cmp_i_i142_i_read, void %if.else.i, void %if.then31.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx447.i270.exit:0 %br_ln0 = br void %if.then58.i.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx379.i277.exit:0 %br_ln136 = br void %if.then58.i.2

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body192.i.2:6 %store_ln123 = store i13 %col_2, i13 %col

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body26.i.split:0 %specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_84

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body26.i.split:1 %speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 801, i64 401

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln127"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body26.i.split:2 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="13">
<![CDATA[
for.body26.i.split:4 %conv_i99_i = zext i13 %col_1

]]></Node>
<StgValue><ssdm name="conv_i99_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else.i:0 %buf_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else.i:1 %buf_1_addr_1 = getelementptr i8 %buf_1, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_1_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else.i:2 %buf_2_addr_1 = getelementptr i8 %buf_2, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_2_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.else.i:3 %switch_ln138 = switch i2 %trunc_ln_read, void %arrayidx447.i270.case.2, i2 0, void %arrayidx447.i270.case.0, i2 1, void %arrayidx447.i270.case.1

]]></Node>
<StgValue><ssdm name="switch_ln138"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx447.i270.case.1:0 %store_ln138 = store i8 255, i10 %buf_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx447.i270.case.1:1 %br_ln138 = br void %arrayidx447.i270.exit

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx447.i270.case.0:0 %store_ln138 = store i8 255, i10 %buf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx447.i270.case.0:1 %br_ln138 = br void %arrayidx447.i270.exit

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
<literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx447.i270.case.2:0 %store_ln138 = store i8 255, i10 %buf_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="0"/>
<literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx447.i270.case.2:1 %br_ln138 = br void %arrayidx447.i270.exit

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then31.i:0 %img_disp8u_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_disp8u_data

]]></Node>
<StgValue><ssdm name="img_disp8u_data_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then31.i:1 %buf_addr = getelementptr i8 %buf_r, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then31.i:2 %buf_1_addr = getelementptr i8 %buf_1, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then31.i:3 %buf_2_addr = getelementptr i8 %buf_2, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then31.i:4 %switch_ln134 = switch i2 %trunc_ln_read, void %arrayidx379.i277.case.2, i2 0, void %arrayidx379.i277.case.0, i2 1, void %arrayidx379.i277.case.1

]]></Node>
<StgValue><ssdm name="switch_ln134"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx379.i277.case.1:0 %store_ln134 = store i8 %img_disp8u_data_read, i10 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx379.i277.case.1:1 %br_ln134 = br void %arrayidx379.i277.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx379.i277.case.0:0 %store_ln134 = store i8 %img_disp8u_data_read, i10 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx379.i277.case.0:1 %br_ln134 = br void %arrayidx379.i277.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
<literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx379.i277.case.2:0 %store_ln134 = store i8 %img_disp8u_data_read, i10 %buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="cmp_i_i142_i_read" val="1"/>
<literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx379.i277.case.2:1 %br_ln134 = br void %arrayidx379.i277.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body8.i.i:25 %icmp_ln216 = icmp_eq  i13 %col_1, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i.i:26 %br_ln216 = br i1 %icmp_ln216, void %if.then181.i, void %for.body192.i.2

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then58.i.2:0 %buf_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then58.i.2:1 %buf_1_addr_2 = getelementptr i8 %buf_1, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_1_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then58.i.2:2 %buf_2_addr_2 = getelementptr i8 %buf_2, i64 0, i64 %conv_i99_i

]]></Node>
<StgValue><ssdm name="buf_2_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_1_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_2_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then58.i.2:3 %buf_load = load i10 %buf_addr_2

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_1_read" val="!0"/>
<literal name="trunc_ln265_1_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_2_read" val="!0"/>
<literal name="trunc_ln265_2_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then58.i.2:4 %buf_1_load = load i10 %buf_1_addr_2

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_1_read" val="!0"/>
<literal name="trunc_ln265_1_read" val="!1"/>
<literal name="trunc_ln265_1_read" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_2_read" val="!0"/>
<literal name="trunc_ln265_2_read" val="!1"/>
<literal name="trunc_ln265_2_read" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then58.i.2:5 %buf_2_load = load i10 %buf_2_addr_2

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_1_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_2_read" val="0"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then58.i.2:3 %buf_load = load i10 %buf_addr_2

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_1_read" val="!0"/>
<literal name="trunc_ln265_1_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_2_read" val="!0"/>
<literal name="trunc_ln265_2_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then58.i.2:4 %buf_1_load = load i10 %buf_1_addr_2

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_1_read" val="!0"/>
<literal name="trunc_ln265_1_read" val="!1"/>
<literal name="trunc_ln265_1_read" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln265_2_read" val="!0"/>
<literal name="trunc_ln265_2_read" val="!1"/>
<literal name="trunc_ln265_2_read" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
<literal name="trunc_ln_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then58.i.2:5 %buf_2_load = load i10 %buf_2_addr_2

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
if.then58.i.2:6 %buf_cop = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %trunc_ln265_2_read

]]></Node>
<StgValue><ssdm name="buf_cop"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
if.then58.i.2:7 %buf_cop_1 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %trunc_ln265_1_read

]]></Node>
<StgValue><ssdm name="buf_cop_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
if.then58.i.2:8 %buf_cop_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="buf_cop_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then58.i.2:9 %br_ln148 = br void %for.body8.i.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body26.i:1 %src_buf_temp_med_apply_8 = load i8 %max_2

]]></Node>
<StgValue><ssdm name="src_buf_temp_med_apply_8"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body8.i.i:2 %buf_cop_3 = phi i8 %buf_cop, void %if.then58.i.2, i8 255, void %for.body26.i.split

]]></Node>
<StgValue><ssdm name="buf_cop_3"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.i.i:3 %max_load = load i8 %max

]]></Node>
<StgValue><ssdm name="max_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:6 %src_buf_temp_copy_extract_0 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_3

]]></Node>
<StgValue><ssdm name="src_buf_temp_copy_extract_0"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:9 %icmp_ln56 = icmp_ult  i8 %src_buf_temp_med_apply_8, i8 %max_load

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i.i:10 %max_11 = select i1 %icmp_ln56, i8 %src_buf_temp_med_apply_8, i8 %max_load

]]></Node>
<StgValue><ssdm name="max_11"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:11 %icmp_ln56_1 = icmp_ult  i8 %src_buf_temp_copy_extract_0, i8 %max_11

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i.i:12 %max_13 = select i1 %icmp_ln56_1, i8 %src_buf_temp_copy_extract_0, i8 %max_11

]]></Node>
<StgValue><ssdm name="max_13"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body192.i.2:2 %store_ln123 = store i8 %src_buf_temp_copy_extract_0, i8 %max_2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body192.i.2:5 %store_ln123 = store i8 %src_buf_temp_med_apply_8, i8 %max

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body26.i:2 %src_buf_temp_med_apply_4 = load i8 %src_buf_temp_med_apply_1

]]></Node>
<StgValue><ssdm name="src_buf_temp_med_apply_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body8.i.i:1 %buf_cop_4 = phi i8 %buf_cop_1, void %if.then58.i.2, i8 255, void %for.body26.i.split

]]></Node>
<StgValue><ssdm name="buf_cop_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.i.i:4 %max_1_load = load i8 %max_1

]]></Node>
<StgValue><ssdm name="max_1_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:7 %src_buf_temp_copy_extract_0_3 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_4

]]></Node>
<StgValue><ssdm name="src_buf_temp_copy_extract_0_3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:13 %icmp_ln56_2 = icmp_ult  i8 %max_1_load, i8 %max_13

]]></Node>
<StgValue><ssdm name="icmp_ln56_2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i.i:14 %max_14 = select i1 %icmp_ln56_2, i8 %max_1_load, i8 %max_13

]]></Node>
<StgValue><ssdm name="max_14"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:15 %icmp_ln56_3 = icmp_ult  i8 %src_buf_temp_med_apply_4, i8 %max_14

]]></Node>
<StgValue><ssdm name="icmp_ln56_3"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i.i:16 %max_15 = select i1 %icmp_ln56_3, i8 %src_buf_temp_med_apply_4, i8 %max_14

]]></Node>
<StgValue><ssdm name="max_15"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body192.i.2:1 %store_ln123 = store i8 %src_buf_temp_copy_extract_0_3, i8 %src_buf_temp_med_apply_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body192.i.2:4 %store_ln123 = store i8 %src_buf_temp_med_apply_4, i8 %max_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body26.i:3 %src_buf_temp_med_apply_9 = load i8 %max_5

]]></Node>
<StgValue><ssdm name="src_buf_temp_med_apply_9"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body8.i.i:0 %buf_cop_5 = phi i8 %buf_cop_2, void %if.then58.i.2, i8 255, void %for.body26.i.split

]]></Node>
<StgValue><ssdm name="buf_cop_5"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.i.i:5 %src_buf_temp_med_apply_load = load i8 %src_buf_temp_med_apply

]]></Node>
<StgValue><ssdm name="src_buf_temp_med_apply_load"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:8 %src_buf_temp_copy_extract_0_4 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_5

]]></Node>
<StgValue><ssdm name="src_buf_temp_copy_extract_0_4"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:17 %icmp_ln56_4 = icmp_ult  i8 %src_buf_temp_copy_extract_0_3, i8 %max_15

]]></Node>
<StgValue><ssdm name="icmp_ln56_4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i.i:18 %max_17 = select i1 %icmp_ln56_4, i8 %src_buf_temp_copy_extract_0_3, i8 %max_15

]]></Node>
<StgValue><ssdm name="max_17"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:19 %icmp_ln56_5 = icmp_ult  i8 %src_buf_temp_med_apply_load, i8 %max_17

]]></Node>
<StgValue><ssdm name="icmp_ln56_5"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i.i:20 %max_18 = select i1 %icmp_ln56_5, i8 %src_buf_temp_med_apply_load, i8 %max_17

]]></Node>
<StgValue><ssdm name="max_18"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body192.i.2:0 %store_ln123 = store i8 %src_buf_temp_copy_extract_0_4, i8 %max_5

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body192.i.2:3 %store_ln123 = store i8 %src_buf_temp_med_apply_9, i8 %src_buf_temp_med_apply

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
for.body192.i.2:7 %br_ln123 = br void %for.body26.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="119" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:21 %icmp_ln56_6 = icmp_ult  i8 %src_buf_temp_med_apply_9, i8 %max_18

]]></Node>
<StgValue><ssdm name="icmp_ln56_6"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i.i:22 %max_20 = select i1 %icmp_ln56_6, i8 %src_buf_temp_med_apply_9, i8 %max_18

]]></Node>
<StgValue><ssdm name="max_20"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i.i:23 %icmp_ln56_7 = icmp_ult  i8 %src_buf_temp_copy_extract_0_4, i8 %max_20

]]></Node>
<StgValue><ssdm name="icmp_ln56_7"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body8.i.i:24 %max_22 = select i1 %icmp_ln56_7, i8 %src_buf_temp_copy_extract_0_4, i8 %max_20

]]></Node>
<StgValue><ssdm name="max_22"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
for.inc89.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="123" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then181.i:0 %write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %img_disp8u_erode_data, i8 %max_22

]]></Node>
<StgValue><ssdm name="write_ln553"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
if.then181.i:1 %br_ln219 = br void %for.body192.i.2

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
