Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Jan 13 14:03:54 2017
| Host             : UX303L running 64-bit major release  (build 9200)
| Command          : report_power -file TrafficLight_power_routed.rpt -pb TrafficLight_power_summary_routed.pb -rpx TrafficLight_power_routed.rpx
| Design           : TrafficLight
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.260 |
| Dynamic (W)              | 0.188 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.7  |
| Junction Temperature (C) | 26.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        5 |       --- |             --- |
| Slice Logic    |     0.031 |    10866 |       --- |             --- |
|   LUT as Logic |     0.031 |     8422 |     20800 |           40.49 |
|   F7/F8 Muxes  |    <0.001 |     1181 |     32600 |            3.62 |
|   CARRY4       |    <0.001 |       25 |      8150 |            0.31 |
|   Register     |    <0.001 |      147 |     41600 |            0.35 |
|   Others       |     0.000 |       92 |       --- |             --- |
| Signals        |     0.033 |     8343 |       --- |             --- |
| MMCM           |     0.116 |        1 |         5 |           20.00 |
| DSPs           |    <0.001 |        3 |        90 |            3.33 |
| I/O            |     0.007 |       33 |       106 |           31.13 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.260 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.075 |       0.065 |      0.010 |
| Vccaux    |       1.800 |     0.077 |       0.065 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------+-----------------+
| Clock              | Domain                      | Constraint (ns) |
+--------------------+-----------------------------+-----------------+
| clk                | clk                         |            10.0 |
| clk_out1_clk_wiz_0 | ck0/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | ck0/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| TrafficLight        |     0.188 |
|   ck0               |     0.116 |
|     inst            |     0.116 |
|   nolabel_line45    |    <0.001 |
|   nolabel_line46    |    <0.001 |
|   nolabel_line47    |    <0.001 |
|   nolabel_line48    |    <0.001 |
|   nolabel_line59    |    <0.001 |
|     dff0            |    <0.001 |
|     dff1            |    <0.001 |
|     dff10           |    <0.001 |
|     dff11           |    <0.001 |
|     dff12           |    <0.001 |
|     dff13           |    <0.001 |
|     dff14           |    <0.001 |
|     dff15           |    <0.001 |
|     dff16           |    <0.001 |
|     dff17           |    <0.001 |
|     dff18           |    <0.001 |
|     dff19           |    <0.001 |
|     dff2            |    <0.001 |
|     dff25           |    <0.001 |
|     dff26           |    <0.001 |
|     dff27           |    <0.001 |
|     dff28           |    <0.001 |
|     dff3            |    <0.001 |
|     dff4            |    <0.001 |
|     dff5            |    <0.001 |
|     dff6            |    <0.001 |
|     dff7            |    <0.001 |
|     dff8            |    <0.001 |
|     dff9            |    <0.001 |
|     dff_p           |    <0.001 |
|     dff_q           |    <0.001 |
|     dff_r           |    <0.001 |
|     nolabel_line163 |    <0.001 |
|     nolabel_line164 |    <0.001 |
|     nolabel_line165 |    <0.001 |
|     nolabel_line166 |    <0.001 |
|     nolabel_line167 |    <0.001 |
|     nolabel_line168 |    <0.001 |
|     nolabel_line169 |    <0.001 |
|     nolabel_line170 |    <0.001 |
|     nolabel_line171 |    <0.001 |
|     nolabel_line172 |    <0.001 |
|     nolabel_line173 |    <0.001 |
|     nolabel_line174 |    <0.001 |
|     nolabel_line175 |    <0.001 |
|     nolabel_line176 |    <0.001 |
|     nolabel_line177 |    <0.001 |
|     nolabel_line178 |    <0.001 |
|     nolabel_line179 |    <0.001 |
|     nolabel_line180 |    <0.001 |
|     nolabel_line181 |    <0.001 |
|     nolabel_line182 |    <0.001 |
|     nolabel_line183 |    <0.001 |
|     nolabel_line184 |    <0.001 |
|     nolabel_line185 |    <0.001 |
|     nolabel_line186 |    <0.001 |
|     nolabel_line187 |    <0.001 |
|   nolabel_line65    |    <0.001 |
|     nolabel_line47  |    <0.001 |
|       ssdp1         |    <0.001 |
|     nolabel_line60  |    <0.001 |
|     nolabel_line61  |    <0.001 |
|     nolabel_line62  |    <0.001 |
|     nolabel_line63  |    <0.001 |
|     nolabel_line64  |    <0.001 |
|     nolabel_line65  |    <0.001 |
|     nolabel_line66  |    <0.001 |
|     nolabel_line67  |    <0.001 |
|     nolabel_line68  |    <0.001 |
|     nolabel_line69  |    <0.001 |
|     nolabel_line70  |    <0.001 |
|     nolabel_line71  |    <0.001 |
|     nolabel_line72  |    <0.001 |
|     nolabel_line73  |    <0.001 |
|     nolabel_line74  |    <0.001 |
|     nolabel_line75  |    <0.001 |
|     nolabel_line76  |    <0.001 |
|     nolabel_line77  |    <0.001 |
|     nolabel_line78  |    <0.001 |
|     nolabel_line79  |    <0.001 |
|     nolabel_line80  |    <0.001 |
|     nolabel_line81  |    <0.001 |
|     nolabel_line83  |    <0.001 |
|     nolabel_line84  |    <0.001 |
|     nolabel_line85  |    <0.001 |
|     nolabel_line86  |    <0.001 |
|   nolabel_line69    |     0.064 |
+---------------------+-----------+


