INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:15:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.557ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 2.145ns (31.080%)  route 4.757ns (68.920%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2070, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y116        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=55, routed)          0.451     1.175    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X21Y117        LUT5 (Prop_lut5_I0_O)        0.043     1.218 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.218    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X21Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.475 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.475    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X21Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.524 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.524    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X21Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.573 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.573    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X21Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.622 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.622    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X21Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.726 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[0]
                         net (fo=9, routed)           0.325     2.051    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_7
    SLICE_X22Y120        LUT3 (Prop_lut3_I0_O)        0.120     2.171 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.436     2.607    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8_n_0
    SLICE_X22Y124        LUT6 (Prop_lut6_I2_O)        0.043     2.650 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2/O
                         net (fo=2, routed)           0.516     3.167    lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_2_n_0
    SLICE_X37Y123        LUT6 (Prop_lut6_I2_O)        0.043     3.210 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=8, routed)           0.299     3.509    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X36Y122        LUT4 (Prop_lut4_I1_O)        0.043     3.552 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=10, routed)          0.507     4.059    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X36Y117        LUT6 (Prop_lut6_I0_O)        0.043     4.102 r  lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3/O
                         net (fo=50, routed)          0.435     4.537    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X37Y123        LUT6 (Prop_lut6_I2_O)        0.043     4.580 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.563     5.142    addf0/operator/ltOp_carry__2_0[0]
    SLICE_X23Y123        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.404 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.404    addf0/operator/ltOp_carry__1_n_0
    SLICE_X23Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.453 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.007     5.460    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y125        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.587 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.312     5.900    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X23Y126        LUT2 (Prop_lut2_I0_O)        0.139     6.039 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.039    addf0/operator/p_1_in[3]
    SLICE_X23Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.158     6.197 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.197    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X23Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.342 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.509     6.851    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X23Y130        LUT5 (Prop_lut5_I2_O)        0.120     6.971 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.110     7.081    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X23Y130        LUT3 (Prop_lut3_I1_O)        0.043     7.124 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.286     7.410    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X21Y130        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2070, unset)         0.483     4.183    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y130        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X21Y130        FDRE (Setup_fdre_C_R)       -0.295     3.852    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 -3.557    




