<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>interrupt.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_8fa5bb9d2f95926b04f2d59881b2c467.html">m4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">m4/interrupt.h File Reference<div class="ingroups"><a class="el" href="group___c_s_l___a_r_c_h.html">CSL ARCH Module</a> &raquo; <a class="el" href="group___c_s_l___a_r_c_h___m4.html">M4</a> &raquo; <a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html">Interrupt</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the API prototypes for configuring INTC for ARM Cortex-M4.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__types_8h.html">ti/csl/hw_types.h</a>&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga26f20fcaeb458029d9c2633b20775457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga26f20fcaeb458029d9c2633b20775457">EXCEPTION_M4_RESET_NUM_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga26f20fcaeb458029d9c2633b20775457"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of Exceptions in M4. These exceptions are interrupts from 1 to 15 in Vector table.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga26f20fcaeb458029d9c2633b20775457">More...</a><br /></td></tr>
<tr class="separator:ga26f20fcaeb458029d9c2633b20775457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadead90c594593ac335d6f302c563611"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadead90c594593ac335d6f302c563611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gaadead90c594593ac335d6f302c563611">EXCEPTION_M4_NMI_NUM_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gaadead90c594593ac335d6f302c563611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for External NMI inputs. <br /></td></tr>
<tr class="separator:gaadead90c594593ac335d6f302c563611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c03bdd2f7a8250d1576f1d477048fd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c03bdd2f7a8250d1576f1d477048fd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga4c03bdd2f7a8250d1576f1d477048fd5">EXCEPTION_M4_HARD_FAULT_NUM_3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:ga4c03bdd2f7a8250d1576f1d477048fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for All fault conditions, if the fault handle is not enabled. <br /></td></tr>
<tr class="separator:ga4c03bdd2f7a8250d1576f1d477048fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd3e964ba6d3d8c1aafcc4542cc5b48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdd3e964ba6d3d8c1aafcc4542cc5b48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gafdd3e964ba6d3d8c1aafcc4542cc5b48">EXCEPTION_M4_MEM_MANAGE_NUM_4</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:gafdd3e964ba6d3d8c1aafcc4542cc5b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for Memory management fault; access to illegal locations. <br /></td></tr>
<tr class="separator:gafdd3e964ba6d3d8c1aafcc4542cc5b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6914a4b4f4f9eee488a9fa16427561e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6914a4b4f4f9eee488a9fa16427561e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga6914a4b4f4f9eee488a9fa16427561e6">EXCEPTION_M4_BUS_FAULT_NUM_5</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:ga6914a4b4f4f9eee488a9fa16427561e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for Bus error. <br /></td></tr>
<tr class="separator:ga6914a4b4f4f9eee488a9fa16427561e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48a7954e335fbd5e3cbf3bcae8b55e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf48a7954e335fbd5e3cbf3bcae8b55e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gaf48a7954e335fbd5e3cbf3bcae8b55e8">EXCEPTION_M4_USUAGE_FAULT_NUM_6</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:gaf48a7954e335fbd5e3cbf3bcae8b55e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for Program error. <br /></td></tr>
<tr class="separator:gaf48a7954e335fbd5e3cbf3bcae8b55e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8087f70d39aa7a8314e7c0b003c97a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8087f70d39aa7a8314e7c0b003c97a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gae8087f70d39aa7a8314e7c0b003c97a4">EXCEPTION_M4_RESERVED_NUM_7</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:gae8087f70d39aa7a8314e7c0b003c97a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:gae8087f70d39aa7a8314e7c0b003c97a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9521020895d6941cd19f6bd68625ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd9521020895d6941cd19f6bd68625ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gafd9521020895d6941cd19f6bd68625ff">EXCEPTION_M4_RESERVED_NUM_8</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:gafd9521020895d6941cd19f6bd68625ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:gafd9521020895d6941cd19f6bd68625ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf510ef1ac2fd71d7b6dd3a20f824e059"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf510ef1ac2fd71d7b6dd3a20f824e059"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gaf510ef1ac2fd71d7b6dd3a20f824e059">EXCEPTION_M4_RESERVED_NUM_9</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memdesc:gaf510ef1ac2fd71d7b6dd3a20f824e059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:gaf510ef1ac2fd71d7b6dd3a20f824e059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac6b0626cddbb34aa1d1bcbde7bc86f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ac6b0626cddbb34aa1d1bcbde7bc86f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga5ac6b0626cddbb34aa1d1bcbde7bc86f">EXCEPTION_M4_RESERVED_NUM_10</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:ga5ac6b0626cddbb34aa1d1bcbde7bc86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:ga5ac6b0626cddbb34aa1d1bcbde7bc86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8eca36ab41035750b09f57da03457d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8eca36ab41035750b09f57da03457d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gad8eca36ab41035750b09f57da03457d7">EXCEPTION_M4_SVCALL_NUM_11</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:gad8eca36ab41035750b09f57da03457d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for Service system Call. <br /></td></tr>
<tr class="separator:gad8eca36ab41035750b09f57da03457d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab396af06c369bb53a1ee3e25f3a022a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab396af06c369bb53a1ee3e25f3a022a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gab396af06c369bb53a1ee3e25f3a022a1">EXCEPTION_M4_DEBUG_MONITOR_NUM_12</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memdesc:gab396af06c369bb53a1ee3e25f3a022a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for BP,WP or external debug req. <br /></td></tr>
<tr class="separator:gab396af06c369bb53a1ee3e25f3a022a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53aa4beb636f1c03606c649eca81c79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae53aa4beb636f1c03606c649eca81c79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gae53aa4beb636f1c03606c649eca81c79">EXCEPTION_M4_RESERVED_NUM_13</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memdesc:gae53aa4beb636f1c03606c649eca81c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved. <br /></td></tr>
<tr class="separator:gae53aa4beb636f1c03606c649eca81c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cf117955528ab655e72100305ac7f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56cf117955528ab655e72100305ac7f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga56cf117955528ab655e72100305ac7f7">EXCEPTION_M4_PENDSV_NUM_14</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memdesc:ga56cf117955528ab655e72100305ac7f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for Pendable request for system device. <br /></td></tr>
<tr class="separator:ga56cf117955528ab655e72100305ac7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c17a1a62de0b21c4c30980fe2e65f87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c17a1a62de0b21c4c30980fe2e65f87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga2c17a1a62de0b21c4c30980fe2e65f87">EXCEPTION_M4_SYSTICK_NUM_15</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memdesc:ga2c17a1a62de0b21c4c30980fe2e65f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exception for System Tick Timer. <br /></td></tr>
<tr class="separator:ga2c17a1a62de0b21c4c30980fe2e65f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad14d4462aeeeaefcc22533c1ccfe0cc7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gad14d4462aeeeaefcc22533c1ccfe0cc7">Intc_Init</a> (void)</td></tr>
<tr class="memdesc:gad14d4462aeeeaefcc22533c1ccfe0cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to initialize the interrupt controller. This API shall be called before using the interrupt controller. This API will reset the Vector table to defualt value and unregister all registered interrupt.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gad14d4462aeeeaefcc22533c1ccfe0cc7">More...</a><br /></td></tr>
<tr class="separator:gad14d4462aeeeaefcc22533c1ccfe0cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf14fc8f1fb9ad3edd5a37c1feb5a1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gadbf14fc8f1fb9ad3edd5a37c1feb5a1c">Intc_IntRegister</a> (uint16_t intrNum, IntrFuncPtr fptr, void *fun_arg)</td></tr>
<tr class="memdesc:gadbf14fc8f1fb9ad3edd5a37c1feb5a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers an interrupt Handler in the interrupt vector table for system interrupts.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gadbf14fc8f1fb9ad3edd5a37c1feb5a1c">More...</a><br /></td></tr>
<tr class="separator:gadbf14fc8f1fb9ad3edd5a37c1feb5a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0d7290cd712e7bcfea80c900dd6da2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gaca0d7290cd712e7bcfea80c900dd6da2">Intc_IntUnregister</a> (uint16_t intrNum)</td></tr>
<tr class="memdesc:gaca0d7290cd712e7bcfea80c900dd6da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unregisters an interrupt.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gaca0d7290cd712e7bcfea80c900dd6da2">More...</a><br /></td></tr>
<tr class="separator:gaca0d7290cd712e7bcfea80c900dd6da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86093c96128baa5af1603e601d3ee496"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga86093c96128baa5af1603e601d3ee496">Intc_IntPrioritySet</a> (uint16_t intrNum, uint16_t priority, uint8_t hostIntRoute)</td></tr>
<tr class="memdesc:ga86093c96128baa5af1603e601d3ee496"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API assigns a priority to an interrupt and routes it to either IRQ or to FIQ. Priority 0 is the highest priority level Among the host interrupts, FIQ has more priority than IRQ.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga86093c96128baa5af1603e601d3ee496">More...</a><br /></td></tr>
<tr class="separator:ga86093c96128baa5af1603e601d3ee496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5d4094844e6b53e70d5dadda16ab3a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga0d5d4094844e6b53e70d5dadda16ab3a">Intc_SystemEnable</a> (uint16_t intrNum)</td></tr>
<tr class="memdesc:ga0d5d4094844e6b53e70d5dadda16ab3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables the system interrupt in INTC. However, for the interrupt generation, make sure that the interrupt is enabled at the peripheral level also.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga0d5d4094844e6b53e70d5dadda16ab3a">More...</a><br /></td></tr>
<tr class="separator:ga0d5d4094844e6b53e70d5dadda16ab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c41dd88a707773ee5c2054b63acb54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga67c41dd88a707773ee5c2054b63acb54">Intc_SystemDisable</a> (uint16_t intrNum)</td></tr>
<tr class="memdesc:ga67c41dd88a707773ee5c2054b63acb54"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API disables the system interrupt in INTC.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga67c41dd88a707773ee5c2054b63acb54">More...</a><br /></td></tr>
<tr class="separator:ga67c41dd88a707773ee5c2054b63acb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5bb917cceb9f3524c228ffc5d8fe469"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gaf5bb917cceb9f3524c228ffc5d8fe469">Intc_IntDisable</a> (void)</td></tr>
<tr class="memdesc:gaf5bb917cceb9f3524c228ffc5d8fe469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read and save the stasus and Disables the processor IRQ . Prevents the processor to respond to IRQs.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gaf5bb917cceb9f3524c228ffc5d8fe469">More...</a><br /></td></tr>
<tr class="separator:gaf5bb917cceb9f3524c228ffc5d8fe469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba4ea4abc9456bfce232e7afc9ece74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga2ba4ea4abc9456bfce232e7afc9ece74">Intc_IntEnable</a> (uint32_t status)</td></tr>
<tr class="memdesc:ga2ba4ea4abc9456bfce232e7afc9ece74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore the processor IRQ only status. This does not affect the set of interrupts enabled/disabled in the AINTC.  <a href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#ga2ba4ea4abc9456bfce232e7afc9ece74">More...</a><br /></td></tr>
<tr class="separator:ga2ba4ea4abc9456bfce232e7afc9ece74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae055f23b9c811b05a6328be820e33a41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae055f23b9c811b05a6328be820e33a41"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___m4___i_n_t_e_r_r_u_p_t.html#gae055f23b9c811b05a6328be820e33a41">Intc_IntClrPend</a> (uint16_t intrNum)</td></tr>
<tr class="memdesc:gae055f23b9c811b05a6328be820e33a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API clears the pending system interrupt in INTC. <br /></td></tr>
<tr class="separator:gae055f23b9c811b05a6328be820e33a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the API prototypes for configuring INTC for ARM Cortex-M4. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
