<root><simulation><result_generated_time />2023-05-16 18:35:36<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />20/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2520</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [896, 1, 1], 'I': [128, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 4), ('K', 7)], [('C', 32)]], [], []]<I />[[[('K', 7)], []], [[('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('K', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('OY', 5)], [('K', 13), ('C', 2), ('K', 6), ('C', 2)], []]<I />[[('OX', 5), ('OY', 5), ('K', 13), ('C', 2), ('K', 6)], [('C', 2)], []]<O />[[('OX', 5)], [('OY', 5), ('K', 13), ('C', 2), ('K', 6), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [7.0, 78.0, 1.0, 1.0], 'O': [128.0, 1, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2236416, 2236416], 'I': [400, 102400, 102400], 'O': [40, 109200, 109200], 'O_partial': [40, 109200, 0], 'O_final': [0, 0, 109200]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.78, 0.0, 0.0], 'O': [0.08, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.07, 0.0], 'I': [0.78, 0.07, 0.0], 'O': [0.08, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 172032, 2236416], 'I': [400, 51200, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<total_unit_count />{'W': [896, 896, 1, 1], 'I': [896, 128, 1, 1], 'O': [896, 7, 1, 1]}<unique_unit_count />{'W': [896, 896, 1, 1], 'I': [128, 128, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [7.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[279552, 279552], [279552, 279552], [279552, 0]]<I />[[998400, 12800], [12800, 12800], [12800, 0]]<O />[[(40950, 54600), (54600, 40950)], [(40950, 54600), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(40950, 54600), (54600, 40950)], [(40950, 54600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[34944, 34944], [4368, 4368], [1092, 0]]<I />[[124800, 1600], [200, 200], [50, 0]]<O />[[(5119, 6825), (6825, 5119)], [(640, 853), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([5119, 6825], [6825, 5119]), ([640, 853], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />998400</mac_count></basic_info><energy><total_energy />15330178.6<mem_energy_breakdown><W />[24.5, 865.7, 1454.4]<I />[42.5, 39.6, 66.6]<O />[8.4, 169.1, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />49920.0<total />15327436.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5512<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.6299<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />12382<latency_cycle_without_data_loading />7800<ideal_computing_cycle />7800<data_loading><load_cycle_total />4582<load_cycle_individual />{'W': [14, 4368, 0], 'I': [100, 200, 0]}<load_cycle_combined />{'W': 4368, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-7799], [-7775, -3421], [-7800, -7800]], 'I': [[-7799], [-644, -550], [-7800, -7800]], 'O': [[-7800], [-6240, -6240], [-7587, -7747]]}<mem_stall_cycle_shared />{'W': [[-7799], [-7775, 0], [0, 0]], 'I': [[-7799], [-644, 0], [0, 0]], 'O': [[-7800], [-6240, -6240], [-7587, -7747]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2236416, 2236416], 'I': [400, 102400, 102400], 'O': [40, 109200, 109200], 'O_partial': [40, 109200, 0], 'O_final': [0, 0, 109200]}<data_size_each_level_total />{'W': [7168, 2236416, 2236416], 'I': [51200, 102400, 102400], 'O': [280, 109200, 109200]}<loop_cycles_each_level />{'W': [25, 7800, 7800], 'I': [3900, 7800, 7800], 'O': [5, 7800, 7800]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [6, 1, 1], 'O': [1, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [286.7, 286.7], [286.7, 286.7]], 'I': [[8.0, 0.1], [13.1, 13.1], [13.1, 13.1]], 'O': [[8.0, 8.0], [56.0, 14.0], [14.0, 14.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [7168.0, 286.7], [286.7, 286.7]], 'I': [[8.0, 0.6], [78.8, 13.1], [13.1, 13.1]], 'O': [[8.0, 8.0], [56.0, 28.0], [28.0, 14.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [286.7, 286.7], [286.7, 0]], 'I': [[8.0, 0.6], [78.8, 13.1], [13.1, 0]], 'O': [[8.0, 8.0], [56.0, 14.0], [14.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [435.5, 355.8], [299.8, 14.0]], 'I': [[8.0, 0.6], [435.5, 355.8], [299.8, 14.0]], 'O': [[8.0, 8.0], [435.5, 355.8], [299.8, 14.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7800], [25, 25, 312], [7800, 7800, 1]], 'I': [[1, 1, 7800], [650, 3900, 2], [7800, 7800, 1]], 'O': [[1, 1, 7800], [5, 5, 1560], [7800, 7800, 1]]}<trans_time_real />{'W': [[0, 1, 7800], [[0, 25, 312], [14, 25, 312]], [[4368, 7800, 1], [1092, 7800, 1]]], 'I': [[0, 1, 7800], [[6, 3900, 2], [100, 3900, 2]], [[200, 7800, 1], [50, 7800, 1]]], 'O': [[0, 1, 7800], [[1, 5, 1560], [1, 5, 1560]], [[213, 7800, 1], [53, 7800, 1]]]}<single_stall_cycle />{'W': [[-1], [-25, -11], [-3432, -6708]], 'I': [[-1], [-644, -550], [-7600, -7750]], 'O': [[-1], [-4, -4], [-7587, -7747]]}<single_stall_count />{'W': [7799, 311, 0], 'I': [7799, 1, 0], 'O': [7800, 1560, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [213, 0]}, 1: {'W': [4354, 0], 'I': [100, 0], 'O': [1560, 213]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-7800, -7800], [-7587, -7800]], 1: [[-1786, -7800], [-6240, -7587]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>