INFO: [HLS 200-10] Running '/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'minsikky' on host 'i1z.eecs.umich.edu' (Linux_x86_64 version 3.10.0-1160.102.1.el7.x86_64) on Fri Aug 16 17:26:41 EDT 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/n/higgins/z/minsikky/PDES-FPGA-VITIS'
Sourcing Tcl script '/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project pdes_fpga_vitis 
INFO: [HLS 200-10] Opening project '/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis'.
INFO: [HLS 200-1510] Running: set_top simulation_top 
INFO: [HLS 200-1510] Running: add_files cpp/CancellationUnit.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/CancellationUnit.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/CancellationUnit.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/CancellationUnit.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventProcessor.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventProcessor.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventProcessor.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventProcessor.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventQueue.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventQueue.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventQueue.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventQueue.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/GlobalControl.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/GlobalControl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/GlobalControl.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/GlobalControl.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LFSR_PRNG.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/LFSR_PRNG.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LFSR_PRNG.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/LFSR_PRNG.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPCore.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPCore.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPCore.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPCore.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPCoreControl.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPCoreControl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPCoreControl.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPCoreControl.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPMapping.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPMapping.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPMapping.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPMapping.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/RollbackControl.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/RollbackControl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/RollbackControl.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/RollbackControl.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/StateBuffer.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/StateBuffer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/StateBuffer.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/StateBuffer.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/TimeWarpSimulation.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/TimeWarpSimulation.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/TimeWarpSimulation.hpp -cflags -I../../../../../../../usr/include -csimflags -I../../../../../../../usr/include 
INFO: [HLS 200-10] Adding design file 'cpp/TimeWarpSimulation.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/VirtualLP.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/VirtualLP.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/VirtualLP.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/VirtualLP.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/constants.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/constants.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/sys_defs.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/sys_defs.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cpp/main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cpp/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/GlobalControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.91 seconds. CPU system time: 7.43 seconds. Elapsed time: 57.64 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (cpp/GlobalControl.cpp:84:22) in function 'commit_control_top' completely with a factor of 2 (cpp/GlobalControl.cpp:75:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (cpp/GlobalControl.cpp:53:22) in function 'gvt_tracker_top' completely with a factor of 2 (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_12_1' (cpp/GlobalControl.cpp:12:22) in function 'event_router_top' completely with a factor of 2 (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_core_id(int)' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*)' (cpp/GlobalControl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'update_min(ap_int<32>*)' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&)' (cpp/GlobalControl.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.243.249.257.263.271.277.285.291.299.305.313.319.327.333.341.347.355.361.369.2103.2120.2169.2186.2235.2252.2301.2318.2367.2384.2433.2450.2499.2516.2565.2582.2631.2648.2697)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:60:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.613.619.625.3230.3258.3268.3296)' into 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3220.3227.3255.3265.3293)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:34:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.3.6.58.91.169.250.392)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:28:29)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:27:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_lvt_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:24:22)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:21:20)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:28:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:28:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:27:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:27:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:26:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_0' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:24:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_lvt_stream_1' with compact=bit mode in 48-bits (cpp/TimeWarpSimulation.cpp:24:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:23:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:22:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:21:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:21:20)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:18:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'event_router_top(hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*, hls::stream<TimeWarpEvent, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'gvt_tracker_top(hls::stream<LVT, 0>*, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'commit_control_top(hls::stream<ap_int<32>, 0>&, hls::stream<bool, 0>*, hls::stream<ap_int<32>, 0>*) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.LVTs' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.LVTs.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4811.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<LVT, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LVTs.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.77 seconds. CPU system time: 1.78 seconds. Elapsed time: 23.38 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.47 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'simulation_top' (cpp/TimeWarpSimulation.cpp:16) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.133 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (cpp/GlobalControl.cpp:34) in function 'gvt_tracker_top' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_commit_time_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_cancellation_unit_output_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_output_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'gvt_stream' (cpp/TimeWarpSimulation.cpp:25) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_lvt_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_enqueue_event_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_anti_message_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'lpcore_event_queue_full_stream_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'KPN.1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_task.h:25:43), detected/extracted 5 process function(s): 
	 'event_router_top'
	 'gvt_tracker_top'
	 'commit_control_top'
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'simulation_top' (cpp/TimeWarpSimulation.cpp:16:1), detected/extracted 1 process function(s): 
	 'KPN.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.22 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.9 seconds; current allocated memory: 1.414 GB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'lvt_arr.V' (cpp/GlobalControl.cpp:59:32)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V.1' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel lpcore_output_event_stream_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_output_event_stream_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_cancellation_unit_output_stream_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_cancellation_unit_output_stream_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_lvt_stream_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_lvt_stream_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_event_queue_full_stream_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel lpcore_event_queue_full_stream_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_kernel<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_kernel<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.95 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.47 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulation_top' ...
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<0>' to 'lpcore_control_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.1' to 'lpcore_rollback_control_1'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.2' to 'lpcore_commit_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<1>' to 'lpcore_control_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'KPN.1' to 'KPN_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_router_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.937ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'event_router_top' consists of the following:	fifo read operation ('lpcore_output_event_stream_0_read', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'lpcore_output_event_stream_0' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [20]  (1.83 ns)
	fifo write operation ('lpcore_enqueue_event_stream_1_write_ln174', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'lpcore_enqueue_event_stream_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [27]  (1.83 ns)
	blocking operation 0.287 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gvt_tracker_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.937ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'commit_control_top' consists of the following:	'load' operation ('gvt_load') on static variable 'gvt' [19]  (0 ns)
	fifo write operation ('lpcore_commit_time_stream_1_write_ln174', /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'lpcore_commit_time_stream_1' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [37]  (1.83 ns)
	blocking operation 2.11 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KPN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_router_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_router_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gvt_tracker_top_Pipeline_VITIS_LOOP_34_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gvt_tracker_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gvt_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gvt_tracker_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gvt' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_24' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUhbi' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KPN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for KPN.1
WARNING: [RTGEN 206-101] Setting dangling out port 'KPN_1/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KPN_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simulation_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for simulation_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulation_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.977 GB.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_gvt_tracker_top_lvt_arr_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(simulation_top_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(simulation_top_fifo_w80_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(simulation_top_fifo_w209_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(simulation_top_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(simulation_top_fifo_w129_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(simulation_top_fifo_w80_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(simulation_top_fifo_w209_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(simulation_top_fifo_w129_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_output_event_stream_0_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_output_event_stream_1_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_cancellation_unit_output_stream_0_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_cancellation_unit_output_stream_1_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_enqueue_event_stream_0_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_enqueue_event_stream_1_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_anti_message_stream_0_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_anti_message_stream_1_U(simulation_top_fifo_w129_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_lvt_stream_0_U(simulation_top_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_lvt_stream_1_U(simulation_top_fifo_w48_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gvt_stream_U(simulation_top_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_event_queue_full_stream_0_U(simulation_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_event_queue_full_stream_1_U(simulation_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_commit_time_stream_0_U(simulation_top_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lpcore_commit_time_stream_1_U(simulation_top_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.61 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.99 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.040 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for simulation_top.
INFO: [VLOG 209-307] Generating Verilog RTL for simulation_top.
INFO: [HLS 200-789] **** Estimated Fmax: 254.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 102.7 seconds. CPU system time: 10.67 seconds. Elapsed time: 123.41 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-112] Total CPU user time: 107.54 seconds. Total CPU system time: 11.93 seconds. Total elapsed time: 128.52 seconds; peak allocated memory: 2.040 GB.
