Line number: 
[227, 258]
Comment: 
This block of Verilog code manages system control and status registers with synchronous reset capability. The block updates three stages of write control (WCtrlData_q1, WCtrlData_q2, WCtrlData_q3), read status (RStat_q1, RStat_q2, RStat_q3), and scan status (ScanStat_q1, ScanStat_q2) flip-flops, and an additional synchronous status (SyncStatMdcEn) flip-flop on every rising edge of the clock. Upon a reset, it initializes these registers to zero. When not in reset, it updates these registers with new data, implementing a form of a pipeline. The MdcEn signal enables the feeding of the ScanStat_q2 status to the SyncStatMdcEn register.