<stg><name>insertion_sort</name>


<trans_list>

<trans id="1436" from="1" to="2">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="2" to="3">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="3" to="4">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="4" to="5">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="5" to="6">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="6" to="7">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="7" to="8">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="8" to="9">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="9" to="10">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="10" to="11">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="11" to="12">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="12" to="13">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="13" to="14">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="14" to="15">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="15" to="16">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="16" to="17">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="17" to="18">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="18" to="19">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="19" to="20">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="20" to="21">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="21" to="22">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="22" to="23">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="23" to="24">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="24" to="25">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="25" to="26">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="26" to="27">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="27" to="28">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="28" to="29">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="29" to="30">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="30" to="31">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="31" to="32">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="32" to="33">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="33" to="34">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="34" to="35">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="35" to="36">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="36" to="37">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="37" to="38">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="38" to="39">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="39" to="40">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="40" to="41">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="41" to="42">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="42" to="43">
<condition id="506">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="42" to="42">
<condition id="508">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="43" to="44">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="44" to="45">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="45" to="46">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="46" to="47">
<condition id="515">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp><and_exp><literal name="tmp_5_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="46" to="45">
<condition id="517">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
<literal name="tmp_5_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="47" to="48">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="48" to="49">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="49" to="50">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="50" to="51">
<condition id="524">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="50" to="49">
<condition id="526">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
<literal name="tmp_5_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="51" to="52">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="52" to="53">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="53" to="54">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="54" to="55">
<condition id="533">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp><and_exp><literal name="tmp_5_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="54" to="53">
<condition id="535">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
<literal name="tmp_5_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="55" to="56">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="56" to="57">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="57" to="58">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="58" to="59">
<condition id="542">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp><and_exp><literal name="tmp_5_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="58" to="57">
<condition id="544">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
<literal name="tmp_5_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="59" to="60">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="60" to="61">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="61" to="62">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="62" to="63">
<condition id="551">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp><and_exp><literal name="tmp_5_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="62" to="61">
<condition id="553">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
<literal name="tmp_5_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="63" to="64">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="64" to="65">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="65" to="66">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="66" to="67">
<condition id="560">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp><and_exp><literal name="tmp_5_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="66" to="65">
<condition id="562">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
<literal name="tmp_5_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="67" to="68">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="68" to="69">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="69" to="70">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="70" to="71">
<condition id="569">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="70" to="69">
<condition id="571">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
<literal name="tmp_5_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="71" to="72">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="72" to="73">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="73" to="74">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="74" to="75">
<condition id="578">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp><and_exp><literal name="tmp_5_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="74" to="73">
<condition id="580">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
<literal name="tmp_5_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="75" to="76">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="76" to="77">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="77" to="78">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="78" to="79">
<condition id="587">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp><and_exp><literal name="tmp_5_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="78" to="77">
<condition id="589">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
<literal name="tmp_5_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="79" to="80">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="80" to="81">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="81" to="82">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="82" to="83">
<condition id="596">
<or_exp><and_exp><literal name="tmp_3_s" val="1"/>
</and_exp><and_exp><literal name="tmp_5_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="82" to="81">
<condition id="598">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
<literal name="tmp_5_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="83" to="84">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="84" to="85">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="85" to="86">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="86" to="87">
<condition id="605">
<or_exp><and_exp><literal name="tmp_3_10" val="1"/>
</and_exp><and_exp><literal name="tmp_5_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="86" to="85">
<condition id="607">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
<literal name="tmp_5_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="87" to="88">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="88" to="89">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="89" to="90">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="90" to="91">
<condition id="614">
<or_exp><and_exp><literal name="tmp_3_11" val="1"/>
</and_exp><and_exp><literal name="tmp_5_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="90" to="89">
<condition id="616">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
<literal name="tmp_5_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="91" to="92">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="92" to="93">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="93" to="94">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="94" to="95">
<condition id="623">
<or_exp><and_exp><literal name="tmp_3_12" val="1"/>
</and_exp><and_exp><literal name="tmp_5_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="94" to="93">
<condition id="625">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
<literal name="tmp_5_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="95" to="96">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="96" to="97">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="97" to="98">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="98" to="99">
<condition id="632">
<or_exp><and_exp><literal name="tmp_3_13" val="1"/>
</and_exp><and_exp><literal name="tmp_5_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="98" to="97">
<condition id="634">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
<literal name="tmp_5_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="99" to="100">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="100" to="101">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="101" to="102">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="102" to="103">
<condition id="641">
<or_exp><and_exp><literal name="tmp_3_14" val="1"/>
</and_exp><and_exp><literal name="tmp_5_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="102" to="101">
<condition id="643">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
<literal name="tmp_5_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="103" to="104">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="104" to="105">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="105" to="106">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="106" to="107">
<condition id="650">
<or_exp><and_exp><literal name="tmp_3_15" val="1"/>
</and_exp><and_exp><literal name="tmp_5_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="106" to="105">
<condition id="652">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
<literal name="tmp_5_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="107" to="108">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="108" to="109">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="109" to="110">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="110" to="111">
<condition id="659">
<or_exp><and_exp><literal name="tmp_3_16" val="1"/>
</and_exp><and_exp><literal name="tmp_5_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="110" to="109">
<condition id="661">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
<literal name="tmp_5_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="111" to="112">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="112" to="113">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="113" to="114">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="114" to="115">
<condition id="668">
<or_exp><and_exp><literal name="tmp_3_17" val="1"/>
</and_exp><and_exp><literal name="tmp_5_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="114" to="113">
<condition id="670">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
<literal name="tmp_5_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="115" to="116">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="116" to="117">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="117" to="118">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="118" to="119">
<condition id="677">
<or_exp><and_exp><literal name="tmp_3_18" val="1"/>
</and_exp><and_exp><literal name="tmp_5_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="118" to="117">
<condition id="679">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
<literal name="tmp_5_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="119" to="120">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="120" to="121">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="121" to="122">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="122" to="123">
<condition id="686">
<or_exp><and_exp><literal name="tmp_3_19" val="1"/>
</and_exp><and_exp><literal name="tmp_5_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="122" to="121">
<condition id="688">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
<literal name="tmp_5_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="123" to="124">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="124" to="125">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="125" to="126">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="126" to="127">
<condition id="695">
<or_exp><and_exp><literal name="tmp_3_20" val="1"/>
</and_exp><and_exp><literal name="tmp_5_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="126" to="125">
<condition id="697">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
<literal name="tmp_5_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="127" to="128">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="128" to="129">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="129" to="130">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="130" to="131">
<condition id="704">
<or_exp><and_exp><literal name="tmp_3_21" val="1"/>
</and_exp><and_exp><literal name="tmp_5_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="130" to="129">
<condition id="706">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
<literal name="tmp_5_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="131" to="132">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="132" to="133">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="133" to="134">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="134" to="135">
<condition id="713">
<or_exp><and_exp><literal name="tmp_3_22" val="1"/>
</and_exp><and_exp><literal name="tmp_5_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="134" to="133">
<condition id="715">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
<literal name="tmp_5_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="135" to="136">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="136" to="137">
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="137" to="138">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="138" to="139">
<condition id="722">
<or_exp><and_exp><literal name="tmp_3_23" val="1"/>
</and_exp><and_exp><literal name="tmp_5_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="138" to="137">
<condition id="724">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
<literal name="tmp_5_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="139" to="140">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="140" to="141">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="141" to="142">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="142" to="143">
<condition id="731">
<or_exp><and_exp><literal name="tmp_3_24" val="1"/>
</and_exp><and_exp><literal name="tmp_5_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="142" to="141">
<condition id="733">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
<literal name="tmp_5_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="143" to="144">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="144" to="145">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="145" to="146">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="146" to="147">
<condition id="740">
<or_exp><and_exp><literal name="tmp_3_25" val="1"/>
</and_exp><and_exp><literal name="tmp_5_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="146" to="145">
<condition id="742">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
<literal name="tmp_5_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="147" to="148">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="148" to="149">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="149" to="150">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="150" to="151">
<condition id="749">
<or_exp><and_exp><literal name="tmp_3_26" val="1"/>
</and_exp><and_exp><literal name="tmp_5_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="150" to="149">
<condition id="751">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
<literal name="tmp_5_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="151" to="152">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="152" to="153">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="153" to="154">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="154" to="155">
<condition id="758">
<or_exp><and_exp><literal name="tmp_3_27" val="1"/>
</and_exp><and_exp><literal name="tmp_5_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="154" to="153">
<condition id="760">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
<literal name="tmp_5_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="155" to="156">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="156" to="157">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="157" to="158">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="158" to="159">
<condition id="767">
<or_exp><and_exp><literal name="tmp_3_28" val="1"/>
</and_exp><and_exp><literal name="tmp_5_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="158" to="157">
<condition id="769">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
<literal name="tmp_5_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="159" to="160">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="160" to="161">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="161" to="162">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="162" to="163">
<condition id="776">
<or_exp><and_exp><literal name="tmp_3_29" val="1"/>
</and_exp><and_exp><literal name="tmp_5_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="162" to="161">
<condition id="778">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
<literal name="tmp_5_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="163" to="164">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="164" to="165">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="165" to="166">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="166" to="167">
<condition id="785">
<or_exp><and_exp><literal name="tmp_3_30" val="1"/>
</and_exp><and_exp><literal name="tmp_5_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="166" to="165">
<condition id="787">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
<literal name="tmp_5_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="167" to="168">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="168" to="169">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="169" to="170">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="170" to="171">
<condition id="794">
<or_exp><and_exp><literal name="tmp_3_31" val="1"/>
</and_exp><and_exp><literal name="tmp_5_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="170" to="169">
<condition id="796">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
<literal name="tmp_5_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="171" to="172">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="172" to="173">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="173" to="174">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="174" to="175">
<condition id="803">
<or_exp><and_exp><literal name="tmp_3_32" val="1"/>
</and_exp><and_exp><literal name="tmp_5_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="174" to="173">
<condition id="805">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
<literal name="tmp_5_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="175" to="176">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="176" to="177">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="177" to="178">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="178" to="179">
<condition id="812">
<or_exp><and_exp><literal name="tmp_3_33" val="1"/>
</and_exp><and_exp><literal name="tmp_5_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="178" to="177">
<condition id="814">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
<literal name="tmp_5_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="179" to="180">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="180" to="181">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="181" to="182">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="182" to="183">
<condition id="821">
<or_exp><and_exp><literal name="tmp_3_34" val="1"/>
</and_exp><and_exp><literal name="tmp_5_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="182" to="181">
<condition id="823">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
<literal name="tmp_5_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="183" to="184">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="184" to="185">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="185" to="186">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="186" to="187">
<condition id="830">
<or_exp><and_exp><literal name="tmp_3_35" val="1"/>
</and_exp><and_exp><literal name="tmp_5_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="186" to="185">
<condition id="832">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
<literal name="tmp_5_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="187" to="188">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="188" to="189">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="189" to="190">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="190" to="191">
<condition id="839">
<or_exp><and_exp><literal name="tmp_3_36" val="1"/>
</and_exp><and_exp><literal name="tmp_5_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="190" to="189">
<condition id="841">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
<literal name="tmp_5_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="191" to="192">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="192" to="193">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="193" to="194">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="194" to="193">
<condition id="849">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
<literal name="tmp_5_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %array_addr = getelementptr [40 x i32]* %array_r, i64 0, i64 0

]]></node>
<StgValue><ssdm name="array_addr"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:9  %array_load = load i32* %array_addr, align 4

]]></node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:9  %array_load = load i32* %array_addr, align 4

]]></node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %array_out_addr = getelementptr [40 x i32]* %array_out, i64 0, i64 0

]]></node>
<StgValue><ssdm name="array_out_addr"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:11  store i32 %array_load, i32* %array_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %array_addr_1 = getelementptr [40 x i32]* %array_r, i64 0, i64 1

]]></node>
<StgValue><ssdm name="array_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:13  %array_load_1 = load i32* %array_addr_1, align 4

]]></node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:13  %array_load_1 = load i32* %array_addr_1, align 4

]]></node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %array_out_addr_1 = getelementptr [40 x i32]* %array_out, i64 0, i64 1

]]></node>
<StgValue><ssdm name="array_out_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:15  store i32 %array_load_1, i32* %array_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %array_addr_2 = getelementptr [40 x i32]* %array_r, i64 0, i64 2

]]></node>
<StgValue><ssdm name="array_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:17  %array_load_2 = load i32* %array_addr_2, align 4

]]></node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:17  %array_load_2 = load i32* %array_addr_2, align 4

]]></node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %array_out_addr_2 = getelementptr [40 x i32]* %array_out, i64 0, i64 2

]]></node>
<StgValue><ssdm name="array_out_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:19  store i32 %array_load_2, i32* %array_out_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %array_addr_3 = getelementptr [40 x i32]* %array_r, i64 0, i64 3

]]></node>
<StgValue><ssdm name="array_addr_3"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:21  %array_load_3 = load i32* %array_addr_3, align 4

]]></node>
<StgValue><ssdm name="array_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="212" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:21  %array_load_3 = load i32* %array_addr_3, align 4

]]></node>
<StgValue><ssdm name="array_load_3"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %array_out_addr_3 = getelementptr [40 x i32]* %array_out, i64 0, i64 3

]]></node>
<StgValue><ssdm name="array_out_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:23  store i32 %array_load_3, i32* %array_out_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %array_addr_4 = getelementptr [40 x i32]* %array_r, i64 0, i64 4

]]></node>
<StgValue><ssdm name="array_addr_4"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:25  %array_load_4 = load i32* %array_addr_4, align 4

]]></node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="217" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:25  %array_load_4 = load i32* %array_addr_4, align 4

]]></node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %array_out_addr_4 = getelementptr [40 x i32]* %array_out, i64 0, i64 4

]]></node>
<StgValue><ssdm name="array_out_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:27  store i32 %array_load_4, i32* %array_out_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %array_addr_5 = getelementptr [40 x i32]* %array_r, i64 0, i64 5

]]></node>
<StgValue><ssdm name="array_addr_5"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:29  %array_load_5 = load i32* %array_addr_5, align 4

]]></node>
<StgValue><ssdm name="array_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="222" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:29  %array_load_5 = load i32* %array_addr_5, align 4

]]></node>
<StgValue><ssdm name="array_load_5"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %array_out_addr_5 = getelementptr [40 x i32]* %array_out, i64 0, i64 5

]]></node>
<StgValue><ssdm name="array_out_addr_5"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:31  store i32 %array_load_5, i32* %array_out_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %array_addr_6 = getelementptr [40 x i32]* %array_r, i64 0, i64 6

]]></node>
<StgValue><ssdm name="array_addr_6"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:33  %array_load_6 = load i32* %array_addr_6, align 4

]]></node>
<StgValue><ssdm name="array_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="227" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:33  %array_load_6 = load i32* %array_addr_6, align 4

]]></node>
<StgValue><ssdm name="array_load_6"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %array_out_addr_6 = getelementptr [40 x i32]* %array_out, i64 0, i64 6

]]></node>
<StgValue><ssdm name="array_out_addr_6"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:35  store i32 %array_load_6, i32* %array_out_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %array_addr_7 = getelementptr [40 x i32]* %array_r, i64 0, i64 7

]]></node>
<StgValue><ssdm name="array_addr_7"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:37  %array_load_7 = load i32* %array_addr_7, align 4

]]></node>
<StgValue><ssdm name="array_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="232" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:37  %array_load_7 = load i32* %array_addr_7, align 4

]]></node>
<StgValue><ssdm name="array_load_7"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %array_out_addr_7 = getelementptr [40 x i32]* %array_out, i64 0, i64 7

]]></node>
<StgValue><ssdm name="array_out_addr_7"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:39  store i32 %array_load_7, i32* %array_out_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %array_addr_8 = getelementptr [40 x i32]* %array_r, i64 0, i64 8

]]></node>
<StgValue><ssdm name="array_addr_8"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:41  %array_load_8 = load i32* %array_addr_8, align 4

]]></node>
<StgValue><ssdm name="array_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="237" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:41  %array_load_8 = load i32* %array_addr_8, align 4

]]></node>
<StgValue><ssdm name="array_load_8"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %array_out_addr_8 = getelementptr [40 x i32]* %array_out, i64 0, i64 8

]]></node>
<StgValue><ssdm name="array_out_addr_8"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:43  store i32 %array_load_8, i32* %array_out_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %array_addr_9 = getelementptr [40 x i32]* %array_r, i64 0, i64 9

]]></node>
<StgValue><ssdm name="array_addr_9"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:45  %array_load_9 = load i32* %array_addr_9, align 4

]]></node>
<StgValue><ssdm name="array_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="242" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:45  %array_load_9 = load i32* %array_addr_9, align 4

]]></node>
<StgValue><ssdm name="array_load_9"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %array_out_addr_9 = getelementptr [40 x i32]* %array_out, i64 0, i64 9

]]></node>
<StgValue><ssdm name="array_out_addr_9"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:47  store i32 %array_load_9, i32* %array_out_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:48  %array_addr_10 = getelementptr [40 x i32]* %array_r, i64 0, i64 10

]]></node>
<StgValue><ssdm name="array_addr_10"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:49  %array_load_10 = load i32* %array_addr_10, align 4

]]></node>
<StgValue><ssdm name="array_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="247" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:49  %array_load_10 = load i32* %array_addr_10, align 4

]]></node>
<StgValue><ssdm name="array_load_10"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %array_out_addr_10 = getelementptr [40 x i32]* %array_out, i64 0, i64 10

]]></node>
<StgValue><ssdm name="array_out_addr_10"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:51  store i32 %array_load_10, i32* %array_out_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:52  %array_addr_11 = getelementptr [40 x i32]* %array_r, i64 0, i64 11

]]></node>
<StgValue><ssdm name="array_addr_11"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:53  %array_load_11 = load i32* %array_addr_11, align 4

]]></node>
<StgValue><ssdm name="array_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="252" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:53  %array_load_11 = load i32* %array_addr_11, align 4

]]></node>
<StgValue><ssdm name="array_load_11"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:54  %array_out_addr_11 = getelementptr [40 x i32]* %array_out, i64 0, i64 11

]]></node>
<StgValue><ssdm name="array_out_addr_11"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:55  store i32 %array_load_11, i32* %array_out_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:56  %array_addr_12 = getelementptr [40 x i32]* %array_r, i64 0, i64 12

]]></node>
<StgValue><ssdm name="array_addr_12"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:57  %array_load_12 = load i32* %array_addr_12, align 4

]]></node>
<StgValue><ssdm name="array_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="257" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:57  %array_load_12 = load i32* %array_addr_12, align 4

]]></node>
<StgValue><ssdm name="array_load_12"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:58  %array_out_addr_12 = getelementptr [40 x i32]* %array_out, i64 0, i64 12

]]></node>
<StgValue><ssdm name="array_out_addr_12"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:59  store i32 %array_load_12, i32* %array_out_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:60  %array_addr_13 = getelementptr [40 x i32]* %array_r, i64 0, i64 13

]]></node>
<StgValue><ssdm name="array_addr_13"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:61  %array_load_13 = load i32* %array_addr_13, align 4

]]></node>
<StgValue><ssdm name="array_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="262" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:61  %array_load_13 = load i32* %array_addr_13, align 4

]]></node>
<StgValue><ssdm name="array_load_13"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %array_out_addr_13 = getelementptr [40 x i32]* %array_out, i64 0, i64 13

]]></node>
<StgValue><ssdm name="array_out_addr_13"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:63  store i32 %array_load_13, i32* %array_out_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:64  %array_addr_14 = getelementptr [40 x i32]* %array_r, i64 0, i64 14

]]></node>
<StgValue><ssdm name="array_addr_14"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:65  %array_load_14 = load i32* %array_addr_14, align 4

]]></node>
<StgValue><ssdm name="array_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="267" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:65  %array_load_14 = load i32* %array_addr_14, align 4

]]></node>
<StgValue><ssdm name="array_load_14"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:66  %array_out_addr_14 = getelementptr [40 x i32]* %array_out, i64 0, i64 14

]]></node>
<StgValue><ssdm name="array_out_addr_14"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:67  store i32 %array_load_14, i32* %array_out_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:68  %array_addr_15 = getelementptr [40 x i32]* %array_r, i64 0, i64 15

]]></node>
<StgValue><ssdm name="array_addr_15"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:69  %array_load_15 = load i32* %array_addr_15, align 4

]]></node>
<StgValue><ssdm name="array_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="272" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:69  %array_load_15 = load i32* %array_addr_15, align 4

]]></node>
<StgValue><ssdm name="array_load_15"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:70  %array_out_addr_15 = getelementptr [40 x i32]* %array_out, i64 0, i64 15

]]></node>
<StgValue><ssdm name="array_out_addr_15"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:71  store i32 %array_load_15, i32* %array_out_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:72  %array_addr_16 = getelementptr [40 x i32]* %array_r, i64 0, i64 16

]]></node>
<StgValue><ssdm name="array_addr_16"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:73  %array_load_16 = load i32* %array_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="277" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:73  %array_load_16 = load i32* %array_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_load_16"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:74  %array_out_addr_16 = getelementptr [40 x i32]* %array_out, i64 0, i64 16

]]></node>
<StgValue><ssdm name="array_out_addr_16"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:75  store i32 %array_load_16, i32* %array_out_addr_16, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:76  %array_addr_17 = getelementptr [40 x i32]* %array_r, i64 0, i64 17

]]></node>
<StgValue><ssdm name="array_addr_17"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:77  %array_load_17 = load i32* %array_addr_17, align 4

]]></node>
<StgValue><ssdm name="array_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="282" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:77  %array_load_17 = load i32* %array_addr_17, align 4

]]></node>
<StgValue><ssdm name="array_load_17"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:78  %array_out_addr_17 = getelementptr [40 x i32]* %array_out, i64 0, i64 17

]]></node>
<StgValue><ssdm name="array_out_addr_17"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:79  store i32 %array_load_17, i32* %array_out_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:80  %array_addr_18 = getelementptr [40 x i32]* %array_r, i64 0, i64 18

]]></node>
<StgValue><ssdm name="array_addr_18"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:81  %array_load_18 = load i32* %array_addr_18, align 4

]]></node>
<StgValue><ssdm name="array_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="287" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:81  %array_load_18 = load i32* %array_addr_18, align 4

]]></node>
<StgValue><ssdm name="array_load_18"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:82  %array_out_addr_18 = getelementptr [40 x i32]* %array_out, i64 0, i64 18

]]></node>
<StgValue><ssdm name="array_out_addr_18"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:83  store i32 %array_load_18, i32* %array_out_addr_18, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:84  %array_addr_19 = getelementptr [40 x i32]* %array_r, i64 0, i64 19

]]></node>
<StgValue><ssdm name="array_addr_19"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:85  %array_load_19 = load i32* %array_addr_19, align 4

]]></node>
<StgValue><ssdm name="array_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="292" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:85  %array_load_19 = load i32* %array_addr_19, align 4

]]></node>
<StgValue><ssdm name="array_load_19"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:86  %array_out_addr_19 = getelementptr [40 x i32]* %array_out, i64 0, i64 19

]]></node>
<StgValue><ssdm name="array_out_addr_19"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:87  store i32 %array_load_19, i32* %array_out_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:88  %array_addr_20 = getelementptr [40 x i32]* %array_r, i64 0, i64 20

]]></node>
<StgValue><ssdm name="array_addr_20"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:89  %array_load_20 = load i32* %array_addr_20, align 4

]]></node>
<StgValue><ssdm name="array_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="297" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:89  %array_load_20 = load i32* %array_addr_20, align 4

]]></node>
<StgValue><ssdm name="array_load_20"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:90  %array_out_addr_20 = getelementptr [40 x i32]* %array_out, i64 0, i64 20

]]></node>
<StgValue><ssdm name="array_out_addr_20"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:91  store i32 %array_load_20, i32* %array_out_addr_20, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:92  %array_addr_21 = getelementptr [40 x i32]* %array_r, i64 0, i64 21

]]></node>
<StgValue><ssdm name="array_addr_21"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:93  %array_load_21 = load i32* %array_addr_21, align 4

]]></node>
<StgValue><ssdm name="array_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="302" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:93  %array_load_21 = load i32* %array_addr_21, align 4

]]></node>
<StgValue><ssdm name="array_load_21"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:94  %array_out_addr_21 = getelementptr [40 x i32]* %array_out, i64 0, i64 21

]]></node>
<StgValue><ssdm name="array_out_addr_21"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:95  store i32 %array_load_21, i32* %array_out_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:96  %array_addr_22 = getelementptr [40 x i32]* %array_r, i64 0, i64 22

]]></node>
<StgValue><ssdm name="array_addr_22"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:97  %array_load_22 = load i32* %array_addr_22, align 4

]]></node>
<StgValue><ssdm name="array_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="307" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:97  %array_load_22 = load i32* %array_addr_22, align 4

]]></node>
<StgValue><ssdm name="array_load_22"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %array_out_addr_22 = getelementptr [40 x i32]* %array_out, i64 0, i64 22

]]></node>
<StgValue><ssdm name="array_out_addr_22"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:99  store i32 %array_load_22, i32* %array_out_addr_22, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:100  %array_addr_23 = getelementptr [40 x i32]* %array_r, i64 0, i64 23

]]></node>
<StgValue><ssdm name="array_addr_23"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:101  %array_load_23 = load i32* %array_addr_23, align 4

]]></node>
<StgValue><ssdm name="array_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="312" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:101  %array_load_23 = load i32* %array_addr_23, align 4

]]></node>
<StgValue><ssdm name="array_load_23"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:102  %array_out_addr_23 = getelementptr [40 x i32]* %array_out, i64 0, i64 23

]]></node>
<StgValue><ssdm name="array_out_addr_23"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:103  store i32 %array_load_23, i32* %array_out_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:104  %array_addr_24 = getelementptr [40 x i32]* %array_r, i64 0, i64 24

]]></node>
<StgValue><ssdm name="array_addr_24"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:105  %array_load_24 = load i32* %array_addr_24, align 4

]]></node>
<StgValue><ssdm name="array_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="317" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:105  %array_load_24 = load i32* %array_addr_24, align 4

]]></node>
<StgValue><ssdm name="array_load_24"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:106  %array_out_addr_24 = getelementptr [40 x i32]* %array_out, i64 0, i64 24

]]></node>
<StgValue><ssdm name="array_out_addr_24"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:107  store i32 %array_load_24, i32* %array_out_addr_24, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:108  %array_addr_25 = getelementptr [40 x i32]* %array_r, i64 0, i64 25

]]></node>
<StgValue><ssdm name="array_addr_25"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:109  %array_load_25 = load i32* %array_addr_25, align 4

]]></node>
<StgValue><ssdm name="array_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="322" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:109  %array_load_25 = load i32* %array_addr_25, align 4

]]></node>
<StgValue><ssdm name="array_load_25"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:110  %array_out_addr_25 = getelementptr [40 x i32]* %array_out, i64 0, i64 25

]]></node>
<StgValue><ssdm name="array_out_addr_25"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:111  store i32 %array_load_25, i32* %array_out_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:112  %array_addr_26 = getelementptr [40 x i32]* %array_r, i64 0, i64 26

]]></node>
<StgValue><ssdm name="array_addr_26"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:113  %array_load_26 = load i32* %array_addr_26, align 4

]]></node>
<StgValue><ssdm name="array_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="327" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:113  %array_load_26 = load i32* %array_addr_26, align 4

]]></node>
<StgValue><ssdm name="array_load_26"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:114  %array_out_addr_26 = getelementptr [40 x i32]* %array_out, i64 0, i64 26

]]></node>
<StgValue><ssdm name="array_out_addr_26"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:115  store i32 %array_load_26, i32* %array_out_addr_26, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:116  %array_addr_27 = getelementptr [40 x i32]* %array_r, i64 0, i64 27

]]></node>
<StgValue><ssdm name="array_addr_27"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:117  %array_load_27 = load i32* %array_addr_27, align 4

]]></node>
<StgValue><ssdm name="array_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="332" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:117  %array_load_27 = load i32* %array_addr_27, align 4

]]></node>
<StgValue><ssdm name="array_load_27"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:118  %array_out_addr_27 = getelementptr [40 x i32]* %array_out, i64 0, i64 27

]]></node>
<StgValue><ssdm name="array_out_addr_27"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:119  store i32 %array_load_27, i32* %array_out_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:120  %array_addr_28 = getelementptr [40 x i32]* %array_r, i64 0, i64 28

]]></node>
<StgValue><ssdm name="array_addr_28"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:121  %array_load_28 = load i32* %array_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="337" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:121  %array_load_28 = load i32* %array_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_load_28"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:122  %array_out_addr_28 = getelementptr [40 x i32]* %array_out, i64 0, i64 28

]]></node>
<StgValue><ssdm name="array_out_addr_28"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:123  store i32 %array_load_28, i32* %array_out_addr_28, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:124  %array_addr_29 = getelementptr [40 x i32]* %array_r, i64 0, i64 29

]]></node>
<StgValue><ssdm name="array_addr_29"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:125  %array_load_29 = load i32* %array_addr_29, align 4

]]></node>
<StgValue><ssdm name="array_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="342" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:125  %array_load_29 = load i32* %array_addr_29, align 4

]]></node>
<StgValue><ssdm name="array_load_29"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:126  %array_out_addr_29 = getelementptr [40 x i32]* %array_out, i64 0, i64 29

]]></node>
<StgValue><ssdm name="array_out_addr_29"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:127  store i32 %array_load_29, i32* %array_out_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:128  %array_addr_30 = getelementptr [40 x i32]* %array_r, i64 0, i64 30

]]></node>
<StgValue><ssdm name="array_addr_30"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:129  %array_load_30 = load i32* %array_addr_30, align 4

]]></node>
<StgValue><ssdm name="array_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="347" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:129  %array_load_30 = load i32* %array_addr_30, align 4

]]></node>
<StgValue><ssdm name="array_load_30"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:130  %array_out_addr_30 = getelementptr [40 x i32]* %array_out, i64 0, i64 30

]]></node>
<StgValue><ssdm name="array_out_addr_30"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:131  store i32 %array_load_30, i32* %array_out_addr_30, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:132  %array_addr_31 = getelementptr [40 x i32]* %array_r, i64 0, i64 31

]]></node>
<StgValue><ssdm name="array_addr_31"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:133  %array_load_31 = load i32* %array_addr_31, align 4

]]></node>
<StgValue><ssdm name="array_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="352" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:133  %array_load_31 = load i32* %array_addr_31, align 4

]]></node>
<StgValue><ssdm name="array_load_31"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:134  %array_out_addr_31 = getelementptr [40 x i32]* %array_out, i64 0, i64 31

]]></node>
<StgValue><ssdm name="array_out_addr_31"/></StgValue>
</operation>

<operation id="354" st_id="33" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:135  store i32 %array_load_31, i32* %array_out_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:136  %array_addr_32 = getelementptr [40 x i32]* %array_r, i64 0, i64 32

]]></node>
<StgValue><ssdm name="array_addr_32"/></StgValue>
</operation>

<operation id="356" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:137  %array_load_32 = load i32* %array_addr_32, align 4

]]></node>
<StgValue><ssdm name="array_load_32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="357" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:137  %array_load_32 = load i32* %array_addr_32, align 4

]]></node>
<StgValue><ssdm name="array_load_32"/></StgValue>
</operation>

<operation id="358" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:138  %array_out_addr_32 = getelementptr [40 x i32]* %array_out, i64 0, i64 32

]]></node>
<StgValue><ssdm name="array_out_addr_32"/></StgValue>
</operation>

<operation id="359" st_id="34" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:139  store i32 %array_load_32, i32* %array_out_addr_32, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:140  %array_addr_33 = getelementptr [40 x i32]* %array_r, i64 0, i64 33

]]></node>
<StgValue><ssdm name="array_addr_33"/></StgValue>
</operation>

<operation id="361" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:141  %array_load_33 = load i32* %array_addr_33, align 4

]]></node>
<StgValue><ssdm name="array_load_33"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="362" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:141  %array_load_33 = load i32* %array_addr_33, align 4

]]></node>
<StgValue><ssdm name="array_load_33"/></StgValue>
</operation>

<operation id="363" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:142  %array_out_addr_33 = getelementptr [40 x i32]* %array_out, i64 0, i64 33

]]></node>
<StgValue><ssdm name="array_out_addr_33"/></StgValue>
</operation>

<operation id="364" st_id="35" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:143  store i32 %array_load_33, i32* %array_out_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:144  %array_addr_34 = getelementptr [40 x i32]* %array_r, i64 0, i64 34

]]></node>
<StgValue><ssdm name="array_addr_34"/></StgValue>
</operation>

<operation id="366" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:145  %array_load_34 = load i32* %array_addr_34, align 4

]]></node>
<StgValue><ssdm name="array_load_34"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="367" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:145  %array_load_34 = load i32* %array_addr_34, align 4

]]></node>
<StgValue><ssdm name="array_load_34"/></StgValue>
</operation>

<operation id="368" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:146  %array_out_addr_34 = getelementptr [40 x i32]* %array_out, i64 0, i64 34

]]></node>
<StgValue><ssdm name="array_out_addr_34"/></StgValue>
</operation>

<operation id="369" st_id="36" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:147  store i32 %array_load_34, i32* %array_out_addr_34, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:148  %array_addr_35 = getelementptr [40 x i32]* %array_r, i64 0, i64 35

]]></node>
<StgValue><ssdm name="array_addr_35"/></StgValue>
</operation>

<operation id="371" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:149  %array_load_35 = load i32* %array_addr_35, align 4

]]></node>
<StgValue><ssdm name="array_load_35"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="372" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:149  %array_load_35 = load i32* %array_addr_35, align 4

]]></node>
<StgValue><ssdm name="array_load_35"/></StgValue>
</operation>

<operation id="373" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:150  %array_out_addr_35 = getelementptr [40 x i32]* %array_out, i64 0, i64 35

]]></node>
<StgValue><ssdm name="array_out_addr_35"/></StgValue>
</operation>

<operation id="374" st_id="37" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:151  store i32 %array_load_35, i32* %array_out_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:152  %array_addr_36 = getelementptr [40 x i32]* %array_r, i64 0, i64 36

]]></node>
<StgValue><ssdm name="array_addr_36"/></StgValue>
</operation>

<operation id="376" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:153  %array_load_36 = load i32* %array_addr_36, align 4

]]></node>
<StgValue><ssdm name="array_load_36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="377" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:153  %array_load_36 = load i32* %array_addr_36, align 4

]]></node>
<StgValue><ssdm name="array_load_36"/></StgValue>
</operation>

<operation id="378" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:154  %array_out_addr_36 = getelementptr [40 x i32]* %array_out, i64 0, i64 36

]]></node>
<StgValue><ssdm name="array_out_addr_36"/></StgValue>
</operation>

<operation id="379" st_id="38" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:155  store i32 %array_load_36, i32* %array_out_addr_36, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:156  %array_addr_37 = getelementptr [40 x i32]* %array_r, i64 0, i64 37

]]></node>
<StgValue><ssdm name="array_addr_37"/></StgValue>
</operation>

<operation id="381" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:157  %array_load_37 = load i32* %array_addr_37, align 4

]]></node>
<StgValue><ssdm name="array_load_37"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="382" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:157  %array_load_37 = load i32* %array_addr_37, align 4

]]></node>
<StgValue><ssdm name="array_load_37"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:158  %array_out_addr_37 = getelementptr [40 x i32]* %array_out, i64 0, i64 37

]]></node>
<StgValue><ssdm name="array_out_addr_37"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:159  store i32 %array_load_37, i32* %array_out_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:160  %array_addr_38 = getelementptr [40 x i32]* %array_r, i64 0, i64 38

]]></node>
<StgValue><ssdm name="array_addr_38"/></StgValue>
</operation>

<operation id="386" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:161  %array_load_38 = load i32* %array_addr_38, align 4

]]></node>
<StgValue><ssdm name="array_load_38"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="387" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:161  %array_load_38 = load i32* %array_addr_38, align 4

]]></node>
<StgValue><ssdm name="array_load_38"/></StgValue>
</operation>

<operation id="388" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:162  %array_out_addr_38 = getelementptr [40 x i32]* %array_out, i64 0, i64 38

]]></node>
<StgValue><ssdm name="array_out_addr_38"/></StgValue>
</operation>

<operation id="389" st_id="40" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:163  store i32 %array_load_38, i32* %array_out_addr_38, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:164  %array_addr_39 = getelementptr [40 x i32]* %array_r, i64 0, i64 39

]]></node>
<StgValue><ssdm name="array_addr_39"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:165  %array_load_39 = load i32* %array_addr_39, align 4

]]></node>
<StgValue><ssdm name="array_load_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="392" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([40 x i32]* %array_r) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([40 x i32]* %array_out) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @insertion_sort_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([40 x i32]* %array_out, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="396" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %array_out, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader.preheader:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([40 x i32]* %array_r, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="398" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecInterface([40 x i32]* %array_r, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:165  %array_load_39 = load i32* %array_addr_39, align 4

]]></node>
<StgValue><ssdm name="array_load_39"/></StgValue>
</operation>

<operation id="401" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:166  %array_out_addr_39 = getelementptr [40 x i32]* %array_out, i64 0, i64 39

]]></node>
<StgValue><ssdm name="array_out_addr_39"/></StgValue>
</operation>

<operation id="402" st_id="41" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.preheader.preheader:167  store i32 %array_load_39, i32* %array_out_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:168  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="404" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:169  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="405" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %j_0_in = phi i1 [ true, %.preheader.preheader ], [ false, %1 ]

]]></node>
<StgValue><ssdm name="j_0_in"/></StgValue>
</operation>

<operation id="406" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %j = xor i1 %j_0_in, true

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="407" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="408" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %slt = icmp slt i32 %array_load_1, %array_load

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="409" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %rev1 = xor i1 %slt, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %brmerge = or i1 %rev1, %j

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="411" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %brmerge, label %.critedge.0, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="42" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 %array_load, i32* %array_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="1">
<![CDATA[
.critedge.0:0  %tmp_4 = zext i1 %j_0_in to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0:1  %array_out_addr_40 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="array_out_addr_40"/></StgValue>
</operation>

<operation id="417" st_id="42" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.0:2  store i32 %array_load_1, i32* %array_out_addr_40, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="418" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0:5  %array_out_load = load i32* %array_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="array_out_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="419" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_s) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="420" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0:4  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="421" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="6">
<![CDATA[
.critedge.0:5  %array_out_load = load i32* %array_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="array_out_load"/></StgValue>
</operation>

<operation id="422" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0:6  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="423" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j_0_in_1 = phi i2 [ -2, %.critedge.0 ], [ %j_1, %3 ]

]]></node>
<StgValue><ssdm name="j_0_in_1"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %j_1 = add i2 %j_0_in_1, -1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="2">
<![CDATA[
:2  %j_1_cast = sext i2 %j_1 to i32

]]></node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tmp_3_1 = icmp eq i2 %j_0_in_1, 0

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="427" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="428" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3_1, label %.critedge.1, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_1 = zext i32 %j_1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="430" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_41 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_1

]]></node>
<StgValue><ssdm name="array_out_addr_41"/></StgValue>
</operation>

<operation id="431" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_1 = load i32* %array_out_addr_41, align 4

]]></node>
<StgValue><ssdm name="array_out_load_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="432" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_1 = load i32* %array_out_addr_41, align 4

]]></node>
<StgValue><ssdm name="array_out_load_1"/></StgValue>
</operation>

<operation id="433" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_1 = icmp sgt i32 %array_out_load_1, %array_out_load

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="434" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_1, label %3, label %.critedge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
<literal name="tmp_5_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
<literal name="tmp_5_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="2">
<![CDATA[
:1  %tmp_8_1 = zext i2 %j_0_in_1 to i64

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="437" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
<literal name="tmp_5_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_42 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_1

]]></node>
<StgValue><ssdm name="array_out_addr_42"/></StgValue>
</operation>

<operation id="438" st_id="46" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
<literal name="tmp_5_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_1, i32* %array_out_addr_42, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_3_1" val="0"/>
<literal name="tmp_5_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp><and_exp><literal name="tmp_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="2">
<![CDATA[
.critedge.1:0  %tmp_6_1 = zext i2 %j_0_in_1 to i64

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="441" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp><and_exp><literal name="tmp_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.1:1  %array_out_addr_43 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_1

]]></node>
<StgValue><ssdm name="array_out_addr_43"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_3_1" val="1"/>
</and_exp><and_exp><literal name="tmp_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.1:2  store i32 %array_out_load, i32* %array_out_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="443" st_id="47" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="6">
<![CDATA[
.critedge.1:5  %array_out_load_39 = load i32* %array_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="array_out_load_39"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="444" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.1:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_5) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.1:4  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="446" st_id="48" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="6">
<![CDATA[
.critedge.1:5  %array_out_load_39 = load i32* %array_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="array_out_load_39"/></StgValue>
</operation>

<operation id="447" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="0">
<![CDATA[
.critedge.1:6  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="448" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j_0_in_2 = phi i2 [ -1, %.critedge.1 ], [ %tmp, %6 ]

]]></node>
<StgValue><ssdm name="j_0_in_2"/></StgValue>
</operation>

<operation id="449" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="3" op_0_bw="2">
<![CDATA[
:1  %j_0_in_2_cast = zext i2 %j_0_in_2 to i3

]]></node>
<StgValue><ssdm name="j_0_in_2_cast"/></StgValue>
</operation>

<operation id="450" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %j_2 = add i3 -1, %j_0_in_2_cast

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="451" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="3">
<![CDATA[
:3  %j_2_cast1 = sext i3 %j_2 to i32

]]></node>
<StgValue><ssdm name="j_2_cast1"/></StgValue>
</operation>

<operation id="452" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="2" op_0_bw="3">
<![CDATA[
:4  %tmp = trunc i3 %j_2 to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="453" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_3_2 = icmp eq i2 %j_0_in_2, 0

]]></node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="454" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="455" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_2, label %.critedge.2, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_2 = zext i32 %j_2_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="457" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_44 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_2

]]></node>
<StgValue><ssdm name="array_out_addr_44"/></StgValue>
</operation>

<operation id="458" st_id="49" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_2 = load i32* %array_out_addr_44, align 4

]]></node>
<StgValue><ssdm name="array_out_load_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="459" st_id="50" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_2 = load i32* %array_out_addr_44, align 4

]]></node>
<StgValue><ssdm name="array_out_load_2"/></StgValue>
</operation>

<operation id="460" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_2 = icmp sgt i32 %array_out_load_2, %array_out_load_39

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="461" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_2, label %6, label %.critedge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
<literal name="tmp_5_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
<literal name="tmp_5_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="2">
<![CDATA[
:1  %tmp_8_2 = zext i2 %j_0_in_2 to i64

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="464" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
<literal name="tmp_5_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_45 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_2

]]></node>
<StgValue><ssdm name="array_out_addr_45"/></StgValue>
</operation>

<operation id="465" st_id="50" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
<literal name="tmp_5_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_2, i32* %array_out_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_3_2" val="0"/>
<literal name="tmp_5_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="64" op_0_bw="2">
<![CDATA[
.critedge.2:0  %tmp_6_2 = zext i2 %j_0_in_2 to i64

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="468" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.2:1  %array_out_addr_46 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_2

]]></node>
<StgValue><ssdm name="array_out_addr_46"/></StgValue>
</operation>

<operation id="469" st_id="50" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_3_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.2:2  store i32 %array_out_load_39, i32* %array_out_addr_46, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="470" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="6">
<![CDATA[
.critedge.2:5  %array_out_load_40 = load i32* %array_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="array_out_load_40"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="471" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.2:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="472" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.2:4  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="473" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="6">
<![CDATA[
.critedge.2:5  %array_out_load_40 = load i32* %array_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="array_out_load_40"/></StgValue>
</operation>

<operation id="474" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0">
<![CDATA[
.critedge.2:6  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="475" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_0_in_3 = phi i3 [ -4, %.critedge.2 ], [ %j_3, %9 ]

]]></node>
<StgValue><ssdm name="j_0_in_3"/></StgValue>
</operation>

<operation id="476" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %j_3 = add i3 %j_0_in_3, -1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="477" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="3">
<![CDATA[
:2  %j_3_cast = sext i3 %j_3 to i32

]]></node>
<StgValue><ssdm name="j_3_cast"/></StgValue>
</operation>

<operation id="478" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_3_3 = icmp eq i3 %j_0_in_3, 0

]]></node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="479" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3_3, label %.critedge.3, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_3 = zext i32 %j_3_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="482" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_47 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_3

]]></node>
<StgValue><ssdm name="array_out_addr_47"/></StgValue>
</operation>

<operation id="483" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_3 = load i32* %array_out_addr_47, align 4

]]></node>
<StgValue><ssdm name="array_out_load_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="484" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_3 = load i32* %array_out_addr_47, align 4

]]></node>
<StgValue><ssdm name="array_out_load_3"/></StgValue>
</operation>

<operation id="485" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_3 = icmp sgt i32 %array_out_load_3, %array_out_load_40

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="486" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_3, label %9, label %.critedge.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
<literal name="tmp_5_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
<literal name="tmp_5_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_8_3 = zext i3 %j_0_in_3 to i64

]]></node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="489" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
<literal name="tmp_5_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_48 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_3

]]></node>
<StgValue><ssdm name="array_out_addr_48"/></StgValue>
</operation>

<operation id="490" st_id="54" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
<literal name="tmp_5_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_3, i32* %array_out_addr_48, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_3_3" val="0"/>
<literal name="tmp_5_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp><and_exp><literal name="tmp_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="64" op_0_bw="3">
<![CDATA[
.critedge.3:0  %tmp_6_3 = zext i3 %j_0_in_3 to i64

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="493" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp><and_exp><literal name="tmp_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.3:1  %array_out_addr_49 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_3

]]></node>
<StgValue><ssdm name="array_out_addr_49"/></StgValue>
</operation>

<operation id="494" st_id="54" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_3_3" val="1"/>
</and_exp><and_exp><literal name="tmp_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.3:2  store i32 %array_out_load_40, i32* %array_out_addr_49, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="495" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="6">
<![CDATA[
.critedge.3:5  %array_out_load_41 = load i32* %array_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="array_out_load_41"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="496" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.3:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_8) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="497" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.3:4  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="498" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="6">
<![CDATA[
.critedge.3:5  %array_out_load_41 = load i32* %array_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="array_out_load_41"/></StgValue>
</operation>

<operation id="499" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="0" op_0_bw="0">
<![CDATA[
.critedge.3:6  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="500" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_0_in_4 = phi i3 [ -3, %.critedge.3 ], [ %tmp_3, %12 ]

]]></node>
<StgValue><ssdm name="j_0_in_4"/></StgValue>
</operation>

<operation id="501" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="4" op_0_bw="3">
<![CDATA[
:1  %j_0_in_4_cast = zext i3 %j_0_in_4 to i4

]]></node>
<StgValue><ssdm name="j_0_in_4_cast"/></StgValue>
</operation>

<operation id="502" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %j_4 = add i4 -1, %j_0_in_4_cast

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="503" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="4">
<![CDATA[
:3  %j_4_cast1 = sext i4 %j_4 to i32

]]></node>
<StgValue><ssdm name="j_4_cast1"/></StgValue>
</operation>

<operation id="504" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="3" op_0_bw="4">
<![CDATA[
:4  %tmp_3 = trunc i4 %j_4 to i3

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="505" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_3_4 = icmp eq i3 %j_0_in_4, 0

]]></node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="506" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="507" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_4, label %.critedge.4, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_4 = zext i32 %j_4_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="509" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_50 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_4

]]></node>
<StgValue><ssdm name="array_out_addr_50"/></StgValue>
</operation>

<operation id="510" st_id="57" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_4 = load i32* %array_out_addr_50, align 4

]]></node>
<StgValue><ssdm name="array_out_load_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="511" st_id="58" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_4 = load i32* %array_out_addr_50, align 4

]]></node>
<StgValue><ssdm name="array_out_load_4"/></StgValue>
</operation>

<operation id="512" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_4 = icmp sgt i32 %array_out_load_4, %array_out_load_41

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="513" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_4, label %12, label %.critedge.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
<literal name="tmp_5_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
<literal name="tmp_5_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_8_4 = zext i3 %j_0_in_4 to i64

]]></node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="516" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
<literal name="tmp_5_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_51 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_4

]]></node>
<StgValue><ssdm name="array_out_addr_51"/></StgValue>
</operation>

<operation id="517" st_id="58" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
<literal name="tmp_5_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_4, i32* %array_out_addr_51, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="tmp_3_4" val="0"/>
<literal name="tmp_5_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp><and_exp><literal name="tmp_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="64" op_0_bw="3">
<![CDATA[
.critedge.4:0  %tmp_6_4 = zext i3 %j_0_in_4 to i64

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="520" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp><and_exp><literal name="tmp_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.4:1  %array_out_addr_52 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_4

]]></node>
<StgValue><ssdm name="array_out_addr_52"/></StgValue>
</operation>

<operation id="521" st_id="58" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_3_4" val="1"/>
</and_exp><and_exp><literal name="tmp_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.4:2  store i32 %array_out_load_41, i32* %array_out_addr_52, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="522" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="6">
<![CDATA[
.critedge.4:5  %array_out_load_42 = load i32* %array_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="array_out_load_42"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="523" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.4:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_9) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="524" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.4:4  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="525" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="6">
<![CDATA[
.critedge.4:5  %array_out_load_42 = load i32* %array_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="array_out_load_42"/></StgValue>
</operation>

<operation id="526" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="0">
<![CDATA[
.critedge.4:6  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="527" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_0_in_5 = phi i3 [ -2, %.critedge.4 ], [ %tmp_41, %15 ]

]]></node>
<StgValue><ssdm name="j_0_in_5"/></StgValue>
</operation>

<operation id="528" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="4" op_0_bw="3">
<![CDATA[
:1  %j_0_in_5_cast = zext i3 %j_0_in_5 to i4

]]></node>
<StgValue><ssdm name="j_0_in_5_cast"/></StgValue>
</operation>

<operation id="529" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %j_5 = add i4 -1, %j_0_in_5_cast

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="530" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="4">
<![CDATA[
:3  %j_5_cast1 = sext i4 %j_5 to i32

]]></node>
<StgValue><ssdm name="j_5_cast1"/></StgValue>
</operation>

<operation id="531" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="3" op_0_bw="4">
<![CDATA[
:4  %tmp_41 = trunc i4 %j_5 to i3

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="532" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_3_5 = icmp eq i3 %j_0_in_5, 0

]]></node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="533" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 6, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="534" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_5, label %.critedge.5, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_5 = zext i32 %j_5_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="536" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_53 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_5

]]></node>
<StgValue><ssdm name="array_out_addr_53"/></StgValue>
</operation>

<operation id="537" st_id="61" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_5 = load i32* %array_out_addr_53, align 4

]]></node>
<StgValue><ssdm name="array_out_load_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="538" st_id="62" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_5 = load i32* %array_out_addr_53, align 4

]]></node>
<StgValue><ssdm name="array_out_load_5"/></StgValue>
</operation>

<operation id="539" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_5 = icmp sgt i32 %array_out_load_5, %array_out_load_42

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="540" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_5, label %15, label %.critedge.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
<literal name="tmp_5_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
<literal name="tmp_5_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_8_5 = zext i3 %j_0_in_5 to i64

]]></node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="543" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
<literal name="tmp_5_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_54 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_5

]]></node>
<StgValue><ssdm name="array_out_addr_54"/></StgValue>
</operation>

<operation id="544" st_id="62" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
<literal name="tmp_5_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_5, i32* %array_out_addr_54, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_3_5" val="0"/>
<literal name="tmp_5_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp><and_exp><literal name="tmp_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="64" op_0_bw="3">
<![CDATA[
.critedge.5:0  %tmp_6_5 = zext i3 %j_0_in_5 to i64

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="547" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp><and_exp><literal name="tmp_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.5:1  %array_out_addr_55 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_5

]]></node>
<StgValue><ssdm name="array_out_addr_55"/></StgValue>
</operation>

<operation id="548" st_id="62" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_3_5" val="1"/>
</and_exp><and_exp><literal name="tmp_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.5:2  store i32 %array_out_load_42, i32* %array_out_addr_55, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="549" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="6">
<![CDATA[
.critedge.5:5  %array_out_load_43 = load i32* %array_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="array_out_load_43"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="550" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.5:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="551" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.5:4  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="552" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="6">
<![CDATA[
.critedge.5:5  %array_out_load_43 = load i32* %array_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="array_out_load_43"/></StgValue>
</operation>

<operation id="553" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="0">
<![CDATA[
.critedge.5:6  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="554" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j_0_in_6 = phi i3 [ -1, %.critedge.5 ], [ %tmp_42, %18 ]

]]></node>
<StgValue><ssdm name="j_0_in_6"/></StgValue>
</operation>

<operation id="555" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="4" op_0_bw="3">
<![CDATA[
:1  %j_0_in_6_cast = zext i3 %j_0_in_6 to i4

]]></node>
<StgValue><ssdm name="j_0_in_6_cast"/></StgValue>
</operation>

<operation id="556" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %j_6 = add i4 -1, %j_0_in_6_cast

]]></node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="557" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="4">
<![CDATA[
:3  %j_6_cast1 = sext i4 %j_6 to i32

]]></node>
<StgValue><ssdm name="j_6_cast1"/></StgValue>
</operation>

<operation id="558" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="3" op_0_bw="4">
<![CDATA[
:4  %tmp_42 = trunc i4 %j_6 to i3

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="559" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_3_6 = icmp eq i3 %j_0_in_6, 0

]]></node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="560" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 7, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="561" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_6, label %.critedge.6, label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_6 = zext i32 %j_6_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="563" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_56 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_6

]]></node>
<StgValue><ssdm name="array_out_addr_56"/></StgValue>
</operation>

<operation id="564" st_id="65" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_6 = load i32* %array_out_addr_56, align 4

]]></node>
<StgValue><ssdm name="array_out_load_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="565" st_id="66" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_6 = load i32* %array_out_addr_56, align 4

]]></node>
<StgValue><ssdm name="array_out_load_6"/></StgValue>
</operation>

<operation id="566" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_6 = icmp sgt i32 %array_out_load_6, %array_out_load_43

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="567" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_6, label %18, label %.critedge.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
<literal name="tmp_5_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
<literal name="tmp_5_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_8_6 = zext i3 %j_0_in_6 to i64

]]></node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="570" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
<literal name="tmp_5_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_57 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_6

]]></node>
<StgValue><ssdm name="array_out_addr_57"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
<literal name="tmp_5_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_6, i32* %array_out_addr_57, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_3_6" val="0"/>
<literal name="tmp_5_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp><and_exp><literal name="tmp_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="64" op_0_bw="3">
<![CDATA[
.critedge.6:0  %tmp_6_6 = zext i3 %j_0_in_6 to i64

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp><and_exp><literal name="tmp_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.6:1  %array_out_addr_58 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_6

]]></node>
<StgValue><ssdm name="array_out_addr_58"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_3_6" val="1"/>
</and_exp><and_exp><literal name="tmp_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.6:2  store i32 %array_out_load_43, i32* %array_out_addr_58, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="576" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="6">
<![CDATA[
.critedge.6:5  %array_out_load_44 = load i32* %array_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="array_out_load_44"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="577" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.6:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="578" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.6:4  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="579" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="6">
<![CDATA[
.critedge.6:5  %array_out_load_44 = load i32* %array_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="array_out_load_44"/></StgValue>
</operation>

<operation id="580" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="0">
<![CDATA[
.critedge.6:6  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="581" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_0_in_7 = phi i4 [ -8, %.critedge.6 ], [ %j_7, %21 ]

]]></node>
<StgValue><ssdm name="j_0_in_7"/></StgValue>
</operation>

<operation id="582" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %j_7 = add i4 %j_0_in_7, -1

]]></node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="583" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="4">
<![CDATA[
:2  %j_7_cast = sext i4 %j_7 to i32

]]></node>
<StgValue><ssdm name="j_7_cast"/></StgValue>
</operation>

<operation id="584" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %tmp_3_7 = icmp eq i4 %j_0_in_7, 0

]]></node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="585" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="586" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3_7, label %.critedge.7, label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_7 = zext i32 %j_7_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="588" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_59 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_7

]]></node>
<StgValue><ssdm name="array_out_addr_59"/></StgValue>
</operation>

<operation id="589" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_7 = load i32* %array_out_addr_59, align 4

]]></node>
<StgValue><ssdm name="array_out_load_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="590" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_7 = load i32* %array_out_addr_59, align 4

]]></node>
<StgValue><ssdm name="array_out_load_7"/></StgValue>
</operation>

<operation id="591" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_7 = icmp sgt i32 %array_out_load_7, %array_out_load_44

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="592" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_7, label %21, label %.critedge.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
<literal name="tmp_5_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
<literal name="tmp_5_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8_7 = zext i4 %j_0_in_7 to i64

]]></node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="595" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
<literal name="tmp_5_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_60 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_7

]]></node>
<StgValue><ssdm name="array_out_addr_60"/></StgValue>
</operation>

<operation id="596" st_id="70" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
<literal name="tmp_5_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_7, i32* %array_out_addr_60, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_3_7" val="0"/>
<literal name="tmp_5_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="64" op_0_bw="4">
<![CDATA[
.critedge.7:0  %tmp_6_7 = zext i4 %j_0_in_7 to i64

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="599" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.7:1  %array_out_addr_61 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_7

]]></node>
<StgValue><ssdm name="array_out_addr_61"/></StgValue>
</operation>

<operation id="600" st_id="70" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_3_7" val="1"/>
</and_exp><and_exp><literal name="tmp_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.7:2  store i32 %array_out_load_44, i32* %array_out_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="601" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="6">
<![CDATA[
.critedge.7:5  %array_out_load_45 = load i32* %array_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="array_out_load_45"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="602" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.7:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_6) nounwind

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="603" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.7:4  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="604" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="6">
<![CDATA[
.critedge.7:5  %array_out_load_45 = load i32* %array_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="array_out_load_45"/></StgValue>
</operation>

<operation id="605" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="0">
<![CDATA[
.critedge.7:6  br label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="606" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_0_in_8 = phi i4 [ -7, %.critedge.7 ], [ %tmp_43, %24 ]

]]></node>
<StgValue><ssdm name="j_0_in_8"/></StgValue>
</operation>

<operation id="607" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="5" op_0_bw="4">
<![CDATA[
:1  %j_0_in_8_cast = zext i4 %j_0_in_8 to i5

]]></node>
<StgValue><ssdm name="j_0_in_8_cast"/></StgValue>
</operation>

<operation id="608" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_8 = add i5 -1, %j_0_in_8_cast

]]></node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="609" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="5">
<![CDATA[
:3  %j_8_cast1 = sext i5 %j_8 to i32

]]></node>
<StgValue><ssdm name="j_8_cast1"/></StgValue>
</operation>

<operation id="610" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_43 = trunc i5 %j_8 to i4

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="611" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_3_8 = icmp eq i4 %j_0_in_8, 0

]]></node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="612" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 9, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="613" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_8, label %.critedge.8, label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_8 = zext i32 %j_8_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="615" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_62 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_8

]]></node>
<StgValue><ssdm name="array_out_addr_62"/></StgValue>
</operation>

<operation id="616" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_8 = load i32* %array_out_addr_62, align 4

]]></node>
<StgValue><ssdm name="array_out_load_8"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="617" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_8 = load i32* %array_out_addr_62, align 4

]]></node>
<StgValue><ssdm name="array_out_load_8"/></StgValue>
</operation>

<operation id="618" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_8 = icmp sgt i32 %array_out_load_8, %array_out_load_45

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="619" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_8, label %24, label %.critedge.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
<literal name="tmp_5_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
<literal name="tmp_5_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8_8 = zext i4 %j_0_in_8 to i64

]]></node>
<StgValue><ssdm name="tmp_8_8"/></StgValue>
</operation>

<operation id="622" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
<literal name="tmp_5_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_63 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_8

]]></node>
<StgValue><ssdm name="array_out_addr_63"/></StgValue>
</operation>

<operation id="623" st_id="74" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
<literal name="tmp_5_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_8, i32* %array_out_addr_63, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_3_8" val="0"/>
<literal name="tmp_5_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp><and_exp><literal name="tmp_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="64" op_0_bw="4">
<![CDATA[
.critedge.8:0  %tmp_6_8 = zext i4 %j_0_in_8 to i64

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="626" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp><and_exp><literal name="tmp_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.8:1  %array_out_addr_64 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_8

]]></node>
<StgValue><ssdm name="array_out_addr_64"/></StgValue>
</operation>

<operation id="627" st_id="74" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_3_8" val="1"/>
</and_exp><and_exp><literal name="tmp_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.8:2  store i32 %array_out_load_45, i32* %array_out_addr_64, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="628" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="6">
<![CDATA[
.critedge.8:5  %array_out_load_46 = load i32* %array_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="array_out_load_46"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="629" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.8:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_10) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="630" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.8:4  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="631" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="6">
<![CDATA[
.critedge.8:5  %array_out_load_46 = load i32* %array_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="array_out_load_46"/></StgValue>
</operation>

<operation id="632" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="0" op_0_bw="0">
<![CDATA[
.critedge.8:6  br label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="633" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_0_in_9 = phi i4 [ -6, %.critedge.8 ], [ %tmp_44, %27 ]

]]></node>
<StgValue><ssdm name="j_0_in_9"/></StgValue>
</operation>

<operation id="634" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="5" op_0_bw="4">
<![CDATA[
:1  %j_0_in_9_cast = zext i4 %j_0_in_9 to i5

]]></node>
<StgValue><ssdm name="j_0_in_9_cast"/></StgValue>
</operation>

<operation id="635" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_9 = add i5 -1, %j_0_in_9_cast

]]></node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="636" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="5">
<![CDATA[
:3  %j_9_cast1 = sext i5 %j_9 to i32

]]></node>
<StgValue><ssdm name="j_9_cast1"/></StgValue>
</operation>

<operation id="637" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_44 = trunc i5 %j_9 to i4

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="638" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_3_9 = icmp eq i4 %j_0_in_9, 0

]]></node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="639" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="640" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_9, label %.critedge.9, label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_9 = zext i32 %j_9_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="642" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_65 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_9

]]></node>
<StgValue><ssdm name="array_out_addr_65"/></StgValue>
</operation>

<operation id="643" st_id="77" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_9 = load i32* %array_out_addr_65, align 4

]]></node>
<StgValue><ssdm name="array_out_load_9"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="644" st_id="78" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_9 = load i32* %array_out_addr_65, align 4

]]></node>
<StgValue><ssdm name="array_out_load_9"/></StgValue>
</operation>

<operation id="645" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_9 = icmp sgt i32 %array_out_load_9, %array_out_load_46

]]></node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="646" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_9, label %27, label %.critedge.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
<literal name="tmp_5_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
<literal name="tmp_5_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8_9 = zext i4 %j_0_in_9 to i64

]]></node>
<StgValue><ssdm name="tmp_8_9"/></StgValue>
</operation>

<operation id="649" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
<literal name="tmp_5_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_66 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_9

]]></node>
<StgValue><ssdm name="array_out_addr_66"/></StgValue>
</operation>

<operation id="650" st_id="78" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
<literal name="tmp_5_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_9, i32* %array_out_addr_66, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_3_9" val="0"/>
<literal name="tmp_5_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp><and_exp><literal name="tmp_5_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="4">
<![CDATA[
.critedge.9:0  %tmp_6_9 = zext i4 %j_0_in_9 to i64

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="653" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp><and_exp><literal name="tmp_5_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.9:1  %array_out_addr_67 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_9

]]></node>
<StgValue><ssdm name="array_out_addr_67"/></StgValue>
</operation>

<operation id="654" st_id="78" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3_9" val="1"/>
</and_exp><and_exp><literal name="tmp_5_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.9:2  store i32 %array_out_load_46, i32* %array_out_addr_67, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="655" st_id="79" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="6">
<![CDATA[
.critedge.9:5  %array_out_load_47 = load i32* %array_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="array_out_load_47"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="656" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.9:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_11) nounwind

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="657" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.9:4  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="658" st_id="80" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="6">
<![CDATA[
.critedge.9:5  %array_out_load_47 = load i32* %array_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="array_out_load_47"/></StgValue>
</operation>

<operation id="659" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="0">
<![CDATA[
.critedge.9:6  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="660" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_0_in_s = phi i4 [ -5, %.critedge.9 ], [ %tmp_45, %30 ]

]]></node>
<StgValue><ssdm name="j_0_in_s"/></StgValue>
</operation>

<operation id="661" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="5" op_0_bw="4">
<![CDATA[
:1  %j_0_in_cast = zext i4 %j_0_in_s to i5

]]></node>
<StgValue><ssdm name="j_0_in_cast"/></StgValue>
</operation>

<operation id="662" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_s = add i5 -1, %j_0_in_cast

]]></node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="663" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="5">
<![CDATA[
:3  %j_cast1 = sext i5 %j_s to i32

]]></node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="664" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_45 = trunc i5 %j_s to i4

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="665" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_3_s = icmp eq i4 %j_0_in_s, 0

]]></node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="666" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 11, i64 6) nounwind

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="667" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_s, label %.critedge.10, label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_s = zext i32 %j_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="669" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_68 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_s

]]></node>
<StgValue><ssdm name="array_out_addr_68"/></StgValue>
</operation>

<operation id="670" st_id="81" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_10 = load i32* %array_out_addr_68, align 4

]]></node>
<StgValue><ssdm name="array_out_load_10"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="671" st_id="82" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_10 = load i32* %array_out_addr_68, align 4

]]></node>
<StgValue><ssdm name="array_out_load_10"/></StgValue>
</operation>

<operation id="672" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_s = icmp sgt i32 %array_out_load_10, %array_out_load_47

]]></node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="673" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_s, label %30, label %.critedge.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
<literal name="tmp_5_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
<literal name="tmp_5_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8_s = zext i4 %j_0_in_s to i64

]]></node>
<StgValue><ssdm name="tmp_8_s"/></StgValue>
</operation>

<operation id="676" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
<literal name="tmp_5_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_69 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_s

]]></node>
<StgValue><ssdm name="array_out_addr_69"/></StgValue>
</operation>

<operation id="677" st_id="82" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
<literal name="tmp_5_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_10, i32* %array_out_addr_69, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_3_s" val="0"/>
<literal name="tmp_5_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_3_s" val="1"/>
</and_exp><and_exp><literal name="tmp_5_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="64" op_0_bw="4">
<![CDATA[
.critedge.10:0  %tmp_6_s = zext i4 %j_0_in_s to i64

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="680" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_3_s" val="1"/>
</and_exp><and_exp><literal name="tmp_5_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.10:1  %array_out_addr_70 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_s

]]></node>
<StgValue><ssdm name="array_out_addr_70"/></StgValue>
</operation>

<operation id="681" st_id="82" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_3_s" val="1"/>
</and_exp><and_exp><literal name="tmp_5_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.10:2  store i32 %array_out_load_47, i32* %array_out_addr_70, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="682" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="6">
<![CDATA[
.critedge.10:5  %array_out_load_48 = load i32* %array_out_addr_12, align 4

]]></node>
<StgValue><ssdm name="array_out_load_48"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="683" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.10:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_12) nounwind

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="684" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.10:4  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="685" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="6">
<![CDATA[
.critedge.10:5  %array_out_load_48 = load i32* %array_out_addr_12, align 4

]]></node>
<StgValue><ssdm name="array_out_load_48"/></StgValue>
</operation>

<operation id="686" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="0">
<![CDATA[
.critedge.10:6  br label %32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="687" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_0_in_10 = phi i4 [ -4, %.critedge.10 ], [ %tmp_46, %33 ]

]]></node>
<StgValue><ssdm name="j_0_in_10"/></StgValue>
</operation>

<operation id="688" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="5" op_0_bw="4">
<![CDATA[
:1  %j_0_in_10_cast = zext i4 %j_0_in_10 to i5

]]></node>
<StgValue><ssdm name="j_0_in_10_cast"/></StgValue>
</operation>

<operation id="689" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_10 = add i5 -1, %j_0_in_10_cast

]]></node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="690" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="5">
<![CDATA[
:3  %j_10_cast1 = sext i5 %j_10 to i32

]]></node>
<StgValue><ssdm name="j_10_cast1"/></StgValue>
</operation>

<operation id="691" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_46 = trunc i5 %j_10 to i4

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="692" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_3_10 = icmp eq i4 %j_0_in_10, 0

]]></node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="693" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 12, i64 6) nounwind

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="694" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_10, label %.critedge.11, label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_10 = zext i32 %j_10_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="696" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_71 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_10

]]></node>
<StgValue><ssdm name="array_out_addr_71"/></StgValue>
</operation>

<operation id="697" st_id="85" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_11 = load i32* %array_out_addr_71, align 4

]]></node>
<StgValue><ssdm name="array_out_load_11"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="698" st_id="86" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_11 = load i32* %array_out_addr_71, align 4

]]></node>
<StgValue><ssdm name="array_out_load_11"/></StgValue>
</operation>

<operation id="699" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_10 = icmp sgt i32 %array_out_load_11, %array_out_load_48

]]></node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="700" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_10, label %33, label %.critedge.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
<literal name="tmp_5_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
<literal name="tmp_5_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8_10 = zext i4 %j_0_in_10 to i64

]]></node>
<StgValue><ssdm name="tmp_8_10"/></StgValue>
</operation>

<operation id="703" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
<literal name="tmp_5_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_72 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_10

]]></node>
<StgValue><ssdm name="array_out_addr_72"/></StgValue>
</operation>

<operation id="704" st_id="86" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
<literal name="tmp_5_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_11, i32* %array_out_addr_72, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_3_10" val="0"/>
<literal name="tmp_5_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_3_10" val="1"/>
</and_exp><and_exp><literal name="tmp_5_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="64" op_0_bw="4">
<![CDATA[
.critedge.11:0  %tmp_6_10 = zext i4 %j_0_in_10 to i64

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="707" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_3_10" val="1"/>
</and_exp><and_exp><literal name="tmp_5_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.11:1  %array_out_addr_73 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_10

]]></node>
<StgValue><ssdm name="array_out_addr_73"/></StgValue>
</operation>

<operation id="708" st_id="86" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="tmp_3_10" val="1"/>
</and_exp><and_exp><literal name="tmp_5_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.11:2  store i32 %array_out_load_48, i32* %array_out_addr_73, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="709" st_id="87" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="6">
<![CDATA[
.critedge.11:5  %array_out_load_49 = load i32* %array_out_addr_13, align 4

]]></node>
<StgValue><ssdm name="array_out_load_49"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="710" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.11:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_13) nounwind

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="711" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.11:4  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="712" st_id="88" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="6">
<![CDATA[
.critedge.11:5  %array_out_load_49 = load i32* %array_out_addr_13, align 4

]]></node>
<StgValue><ssdm name="array_out_load_49"/></StgValue>
</operation>

<operation id="713" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="0" op_0_bw="0">
<![CDATA[
.critedge.11:6  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="714" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_0_in_11 = phi i4 [ -3, %.critedge.11 ], [ %tmp_47, %36 ]

]]></node>
<StgValue><ssdm name="j_0_in_11"/></StgValue>
</operation>

<operation id="715" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="5" op_0_bw="4">
<![CDATA[
:1  %j_0_in_11_cast = zext i4 %j_0_in_11 to i5

]]></node>
<StgValue><ssdm name="j_0_in_11_cast"/></StgValue>
</operation>

<operation id="716" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_11 = add i5 -1, %j_0_in_11_cast

]]></node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="717" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="5">
<![CDATA[
:3  %j_11_cast1 = sext i5 %j_11 to i32

]]></node>
<StgValue><ssdm name="j_11_cast1"/></StgValue>
</operation>

<operation id="718" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_47 = trunc i5 %j_11 to i4

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="719" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_3_11 = icmp eq i4 %j_0_in_11, 0

]]></node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="720" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 13, i64 7) nounwind

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="721" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_11, label %.critedge.12, label %37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_11 = zext i32 %j_11_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="723" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_74 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_11

]]></node>
<StgValue><ssdm name="array_out_addr_74"/></StgValue>
</operation>

<operation id="724" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_12 = load i32* %array_out_addr_74, align 4

]]></node>
<StgValue><ssdm name="array_out_load_12"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="725" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_12 = load i32* %array_out_addr_74, align 4

]]></node>
<StgValue><ssdm name="array_out_load_12"/></StgValue>
</operation>

<operation id="726" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_11 = icmp sgt i32 %array_out_load_12, %array_out_load_49

]]></node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="727" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_11, label %36, label %.critedge.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
<literal name="tmp_5_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
<literal name="tmp_5_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8_11 = zext i4 %j_0_in_11 to i64

]]></node>
<StgValue><ssdm name="tmp_8_11"/></StgValue>
</operation>

<operation id="730" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
<literal name="tmp_5_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_75 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_11

]]></node>
<StgValue><ssdm name="array_out_addr_75"/></StgValue>
</operation>

<operation id="731" st_id="90" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
<literal name="tmp_5_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_12, i32* %array_out_addr_75, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_3_11" val="0"/>
<literal name="tmp_5_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_3_11" val="1"/>
</and_exp><and_exp><literal name="tmp_5_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="64" op_0_bw="4">
<![CDATA[
.critedge.12:0  %tmp_6_11 = zext i4 %j_0_in_11 to i64

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="734" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_3_11" val="1"/>
</and_exp><and_exp><literal name="tmp_5_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.12:1  %array_out_addr_76 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_11

]]></node>
<StgValue><ssdm name="array_out_addr_76"/></StgValue>
</operation>

<operation id="735" st_id="90" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_3_11" val="1"/>
</and_exp><and_exp><literal name="tmp_5_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.12:2  store i32 %array_out_load_49, i32* %array_out_addr_76, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="736" st_id="91" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="6">
<![CDATA[
.critedge.12:5  %array_out_load_50 = load i32* %array_out_addr_14, align 4

]]></node>
<StgValue><ssdm name="array_out_load_50"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="737" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.12:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_14) nounwind

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="738" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.12:4  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="739" st_id="92" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="6">
<![CDATA[
.critedge.12:5  %array_out_load_50 = load i32* %array_out_addr_14, align 4

]]></node>
<StgValue><ssdm name="array_out_load_50"/></StgValue>
</operation>

<operation id="740" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="0">
<![CDATA[
.critedge.12:6  br label %38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="741" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_0_in_12 = phi i4 [ -2, %.critedge.12 ], [ %tmp_48, %39 ]

]]></node>
<StgValue><ssdm name="j_0_in_12"/></StgValue>
</operation>

<operation id="742" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="5" op_0_bw="4">
<![CDATA[
:1  %j_0_in_12_cast = zext i4 %j_0_in_12 to i5

]]></node>
<StgValue><ssdm name="j_0_in_12_cast"/></StgValue>
</operation>

<operation id="743" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_12 = add i5 -1, %j_0_in_12_cast

]]></node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="744" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="5">
<![CDATA[
:3  %j_12_cast1 = sext i5 %j_12 to i32

]]></node>
<StgValue><ssdm name="j_12_cast1"/></StgValue>
</operation>

<operation id="745" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_48 = trunc i5 %j_12 to i4

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="746" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_3_12 = icmp eq i4 %j_0_in_12, 0

]]></node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="747" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 14, i64 7) nounwind

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="748" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_12, label %.critedge.13, label %40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_12 = zext i32 %j_12_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="750" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_77 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_12

]]></node>
<StgValue><ssdm name="array_out_addr_77"/></StgValue>
</operation>

<operation id="751" st_id="93" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_13 = load i32* %array_out_addr_77, align 4

]]></node>
<StgValue><ssdm name="array_out_load_13"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="752" st_id="94" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_13 = load i32* %array_out_addr_77, align 4

]]></node>
<StgValue><ssdm name="array_out_load_13"/></StgValue>
</operation>

<operation id="753" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_12 = icmp sgt i32 %array_out_load_13, %array_out_load_50

]]></node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="754" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_12, label %39, label %.critedge.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
<literal name="tmp_5_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
<literal name="tmp_5_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8_12 = zext i4 %j_0_in_12 to i64

]]></node>
<StgValue><ssdm name="tmp_8_12"/></StgValue>
</operation>

<operation id="757" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
<literal name="tmp_5_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_78 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_12

]]></node>
<StgValue><ssdm name="array_out_addr_78"/></StgValue>
</operation>

<operation id="758" st_id="94" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
<literal name="tmp_5_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_13, i32* %array_out_addr_78, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_3_12" val="0"/>
<literal name="tmp_5_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_3_12" val="1"/>
</and_exp><and_exp><literal name="tmp_5_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="64" op_0_bw="4">
<![CDATA[
.critedge.13:0  %tmp_6_12 = zext i4 %j_0_in_12 to i64

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="761" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_3_12" val="1"/>
</and_exp><and_exp><literal name="tmp_5_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.13:1  %array_out_addr_79 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_12

]]></node>
<StgValue><ssdm name="array_out_addr_79"/></StgValue>
</operation>

<operation id="762" st_id="94" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_3_12" val="1"/>
</and_exp><and_exp><literal name="tmp_5_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.13:2  store i32 %array_out_load_50, i32* %array_out_addr_79, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="763" st_id="95" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="6">
<![CDATA[
.critedge.13:5  %array_out_load_51 = load i32* %array_out_addr_15, align 4

]]></node>
<StgValue><ssdm name="array_out_load_51"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="764" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.13:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_15) nounwind

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="765" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.13:4  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="766" st_id="96" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="6">
<![CDATA[
.critedge.13:5  %array_out_load_51 = load i32* %array_out_addr_15, align 4

]]></node>
<StgValue><ssdm name="array_out_load_51"/></StgValue>
</operation>

<operation id="767" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="0">
<![CDATA[
.critedge.13:6  br label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="768" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j_0_in_13 = phi i4 [ -1, %.critedge.13 ], [ %tmp_49, %42 ]

]]></node>
<StgValue><ssdm name="j_0_in_13"/></StgValue>
</operation>

<operation id="769" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="5" op_0_bw="4">
<![CDATA[
:1  %j_0_in_13_cast = zext i4 %j_0_in_13 to i5

]]></node>
<StgValue><ssdm name="j_0_in_13_cast"/></StgValue>
</operation>

<operation id="770" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_13 = add i5 -1, %j_0_in_13_cast

]]></node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="771" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="5">
<![CDATA[
:3  %j_13_cast1 = sext i5 %j_13 to i32

]]></node>
<StgValue><ssdm name="j_13_cast1"/></StgValue>
</operation>

<operation id="772" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="4" op_0_bw="5">
<![CDATA[
:4  %tmp_49 = trunc i5 %j_13 to i4

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="773" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %tmp_3_13 = icmp eq i4 %j_0_in_13, 0

]]></node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="774" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 15, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="775" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_13, label %.critedge.14, label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_13 = zext i32 %j_13_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>

<operation id="777" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_80 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_13

]]></node>
<StgValue><ssdm name="array_out_addr_80"/></StgValue>
</operation>

<operation id="778" st_id="97" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_14 = load i32* %array_out_addr_80, align 4

]]></node>
<StgValue><ssdm name="array_out_load_14"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="779" st_id="98" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_14 = load i32* %array_out_addr_80, align 4

]]></node>
<StgValue><ssdm name="array_out_load_14"/></StgValue>
</operation>

<operation id="780" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_13 = icmp sgt i32 %array_out_load_14, %array_out_load_51

]]></node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="781" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_13, label %42, label %.critedge.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
<literal name="tmp_5_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
<literal name="tmp_5_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_8_13 = zext i4 %j_0_in_13 to i64

]]></node>
<StgValue><ssdm name="tmp_8_13"/></StgValue>
</operation>

<operation id="784" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
<literal name="tmp_5_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_81 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_13

]]></node>
<StgValue><ssdm name="array_out_addr_81"/></StgValue>
</operation>

<operation id="785" st_id="98" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
<literal name="tmp_5_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_14, i32* %array_out_addr_81, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_3_13" val="0"/>
<literal name="tmp_5_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_3_13" val="1"/>
</and_exp><and_exp><literal name="tmp_5_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="64" op_0_bw="4">
<![CDATA[
.critedge.14:0  %tmp_6_13 = zext i4 %j_0_in_13 to i64

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="788" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_3_13" val="1"/>
</and_exp><and_exp><literal name="tmp_5_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.14:1  %array_out_addr_82 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_13

]]></node>
<StgValue><ssdm name="array_out_addr_82"/></StgValue>
</operation>

<operation id="789" st_id="98" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_3_13" val="1"/>
</and_exp><and_exp><literal name="tmp_5_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.14:2  store i32 %array_out_load_51, i32* %array_out_addr_82, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="790" st_id="99" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="6">
<![CDATA[
.critedge.14:5  %array_out_load_52 = load i32* %array_out_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_out_load_52"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="791" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.14:3  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_16) nounwind

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="792" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.14:4  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="793" st_id="100" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="6">
<![CDATA[
.critedge.14:5  %array_out_load_52 = load i32* %array_out_addr_16, align 4

]]></node>
<StgValue><ssdm name="array_out_load_52"/></StgValue>
</operation>

<operation id="794" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="0">
<![CDATA[
.critedge.14:6  br label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="795" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_14 = phi i5 [ -16, %.critedge.14 ], [ %j_14, %45 ]

]]></node>
<StgValue><ssdm name="j_0_in_14"/></StgValue>
</operation>

<operation id="796" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %j_14 = add i5 %j_0_in_14, -1

]]></node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="797" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="5">
<![CDATA[
:2  %j_14_cast = sext i5 %j_14 to i32

]]></node>
<StgValue><ssdm name="j_14_cast"/></StgValue>
</operation>

<operation id="798" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %tmp_3_14 = icmp eq i5 %j_0_in_14, 0

]]></node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>

<operation id="799" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="800" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3_14, label %.critedge.15, label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_14 = zext i32 %j_14_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>

<operation id="802" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_83 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_14

]]></node>
<StgValue><ssdm name="array_out_addr_83"/></StgValue>
</operation>

<operation id="803" st_id="101" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_15 = load i32* %array_out_addr_83, align 4

]]></node>
<StgValue><ssdm name="array_out_load_15"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="804" st_id="102" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_15 = load i32* %array_out_addr_83, align 4

]]></node>
<StgValue><ssdm name="array_out_load_15"/></StgValue>
</operation>

<operation id="805" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_14 = icmp sgt i32 %array_out_load_15, %array_out_load_52

]]></node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="806" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_14, label %45, label %.critedge.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
<literal name="tmp_5_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
<literal name="tmp_5_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_14 = zext i5 %j_0_in_14 to i64

]]></node>
<StgValue><ssdm name="tmp_8_14"/></StgValue>
</operation>

<operation id="809" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
<literal name="tmp_5_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_84 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_14

]]></node>
<StgValue><ssdm name="array_out_addr_84"/></StgValue>
</operation>

<operation id="810" st_id="102" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
<literal name="tmp_5_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_15, i32* %array_out_addr_84, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_3_14" val="0"/>
<literal name="tmp_5_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_3_14" val="1"/>
</and_exp><and_exp><literal name="tmp_5_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="5">
<![CDATA[
.critedge.15:0  %tmp_6_14 = zext i5 %j_0_in_14 to i64

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="813" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_3_14" val="1"/>
</and_exp><and_exp><literal name="tmp_5_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.15:1  %array_out_addr_85 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_14

]]></node>
<StgValue><ssdm name="array_out_addr_85"/></StgValue>
</operation>

<operation id="814" st_id="102" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_3_14" val="1"/>
</and_exp><and_exp><literal name="tmp_5_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.15:2  store i32 %array_out_load_52, i32* %array_out_addr_85, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="815" st_id="103" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="6">
<![CDATA[
.critedge.15:5  %array_out_load_53 = load i32* %array_out_addr_17, align 4

]]></node>
<StgValue><ssdm name="array_out_load_53"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="816" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.15:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_17) nounwind

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="817" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.15:4  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="818" st_id="104" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="6">
<![CDATA[
.critedge.15:5  %array_out_load_53 = load i32* %array_out_addr_17, align 4

]]></node>
<StgValue><ssdm name="array_out_load_53"/></StgValue>
</operation>

<operation id="819" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="0">
<![CDATA[
.critedge.15:6  br label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="820" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_15 = phi i5 [ -15, %.critedge.15 ], [ %tmp_50, %48 ]

]]></node>
<StgValue><ssdm name="j_0_in_15"/></StgValue>
</operation>

<operation id="821" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_15_cast = zext i5 %j_0_in_15 to i6

]]></node>
<StgValue><ssdm name="j_0_in_15_cast"/></StgValue>
</operation>

<operation id="822" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_15 = add i6 -1, %j_0_in_15_cast

]]></node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="823" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_15_cast1 = sext i6 %j_15 to i32

]]></node>
<StgValue><ssdm name="j_15_cast1"/></StgValue>
</operation>

<operation id="824" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_50 = trunc i6 %j_15 to i5

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="825" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_15 = icmp eq i5 %j_0_in_15, 0

]]></node>
<StgValue><ssdm name="tmp_3_15"/></StgValue>
</operation>

<operation id="826" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 17, i64 9) nounwind

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="827" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_15, label %.critedge.16, label %49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_15 = zext i32 %j_15_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_15"/></StgValue>
</operation>

<operation id="829" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_86 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_15

]]></node>
<StgValue><ssdm name="array_out_addr_86"/></StgValue>
</operation>

<operation id="830" st_id="105" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_16 = load i32* %array_out_addr_86, align 4

]]></node>
<StgValue><ssdm name="array_out_load_16"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="831" st_id="106" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_16 = load i32* %array_out_addr_86, align 4

]]></node>
<StgValue><ssdm name="array_out_load_16"/></StgValue>
</operation>

<operation id="832" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_15 = icmp sgt i32 %array_out_load_16, %array_out_load_53

]]></node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="833" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_15, label %48, label %.critedge.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
<literal name="tmp_5_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
<literal name="tmp_5_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_15 = zext i5 %j_0_in_15 to i64

]]></node>
<StgValue><ssdm name="tmp_8_15"/></StgValue>
</operation>

<operation id="836" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
<literal name="tmp_5_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_87 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_15

]]></node>
<StgValue><ssdm name="array_out_addr_87"/></StgValue>
</operation>

<operation id="837" st_id="106" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
<literal name="tmp_5_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_16, i32* %array_out_addr_87, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_3_15" val="0"/>
<literal name="tmp_5_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_3_15" val="1"/>
</and_exp><and_exp><literal name="tmp_5_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="64" op_0_bw="5">
<![CDATA[
.critedge.16:0  %tmp_6_15 = zext i5 %j_0_in_15 to i64

]]></node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="840" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_3_15" val="1"/>
</and_exp><and_exp><literal name="tmp_5_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.16:1  %array_out_addr_88 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_15

]]></node>
<StgValue><ssdm name="array_out_addr_88"/></StgValue>
</operation>

<operation id="841" st_id="106" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_3_15" val="1"/>
</and_exp><and_exp><literal name="tmp_5_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.16:2  store i32 %array_out_load_53, i32* %array_out_addr_88, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="842" st_id="107" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="6">
<![CDATA[
.critedge.16:5  %array_out_load_54 = load i32* %array_out_addr_18, align 4

]]></node>
<StgValue><ssdm name="array_out_load_54"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="843" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.16:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_18) nounwind

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="844" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.16:4  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="845" st_id="108" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="6">
<![CDATA[
.critedge.16:5  %array_out_load_54 = load i32* %array_out_addr_18, align 4

]]></node>
<StgValue><ssdm name="array_out_load_54"/></StgValue>
</operation>

<operation id="846" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="0" op_0_bw="0">
<![CDATA[
.critedge.16:6  br label %50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="847" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_16 = phi i5 [ -14, %.critedge.16 ], [ %tmp_51, %51 ]

]]></node>
<StgValue><ssdm name="j_0_in_16"/></StgValue>
</operation>

<operation id="848" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_16_cast = zext i5 %j_0_in_16 to i6

]]></node>
<StgValue><ssdm name="j_0_in_16_cast"/></StgValue>
</operation>

<operation id="849" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_16 = add i6 -1, %j_0_in_16_cast

]]></node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="850" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_16_cast1 = sext i6 %j_16 to i32

]]></node>
<StgValue><ssdm name="j_16_cast1"/></StgValue>
</operation>

<operation id="851" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_51 = trunc i6 %j_16 to i5

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="852" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_16 = icmp eq i5 %j_0_in_16, 0

]]></node>
<StgValue><ssdm name="tmp_3_16"/></StgValue>
</operation>

<operation id="853" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 18, i64 9) nounwind

]]></node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="854" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_16, label %.critedge.17, label %52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_16 = zext i32 %j_16_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_16"/></StgValue>
</operation>

<operation id="856" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_89 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_16

]]></node>
<StgValue><ssdm name="array_out_addr_89"/></StgValue>
</operation>

<operation id="857" st_id="109" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_17 = load i32* %array_out_addr_89, align 4

]]></node>
<StgValue><ssdm name="array_out_load_17"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="858" st_id="110" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_17 = load i32* %array_out_addr_89, align 4

]]></node>
<StgValue><ssdm name="array_out_load_17"/></StgValue>
</operation>

<operation id="859" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_16 = icmp sgt i32 %array_out_load_17, %array_out_load_54

]]></node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="860" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_16, label %51, label %.critedge.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
<literal name="tmp_5_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
<literal name="tmp_5_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_16 = zext i5 %j_0_in_16 to i64

]]></node>
<StgValue><ssdm name="tmp_8_16"/></StgValue>
</operation>

<operation id="863" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
<literal name="tmp_5_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_90 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_16

]]></node>
<StgValue><ssdm name="array_out_addr_90"/></StgValue>
</operation>

<operation id="864" st_id="110" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
<literal name="tmp_5_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_17, i32* %array_out_addr_90, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_3_16" val="0"/>
<literal name="tmp_5_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_3_16" val="1"/>
</and_exp><and_exp><literal name="tmp_5_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="64" op_0_bw="5">
<![CDATA[
.critedge.17:0  %tmp_6_16 = zext i5 %j_0_in_16 to i64

]]></node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="867" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_3_16" val="1"/>
</and_exp><and_exp><literal name="tmp_5_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.17:1  %array_out_addr_91 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_16

]]></node>
<StgValue><ssdm name="array_out_addr_91"/></StgValue>
</operation>

<operation id="868" st_id="110" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_3_16" val="1"/>
</and_exp><and_exp><literal name="tmp_5_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.17:2  store i32 %array_out_load_54, i32* %array_out_addr_91, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="869" st_id="111" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="6">
<![CDATA[
.critedge.17:5  %array_out_load_55 = load i32* %array_out_addr_19, align 4

]]></node>
<StgValue><ssdm name="array_out_load_55"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="870" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.17:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_19) nounwind

]]></node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="871" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.17:4  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="872" st_id="112" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="6">
<![CDATA[
.critedge.17:5  %array_out_load_55 = load i32* %array_out_addr_19, align 4

]]></node>
<StgValue><ssdm name="array_out_load_55"/></StgValue>
</operation>

<operation id="873" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="0" op_0_bw="0">
<![CDATA[
.critedge.17:6  br label %53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="874" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_17 = phi i5 [ -13, %.critedge.17 ], [ %tmp_52, %54 ]

]]></node>
<StgValue><ssdm name="j_0_in_17"/></StgValue>
</operation>

<operation id="875" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_17_cast = zext i5 %j_0_in_17 to i6

]]></node>
<StgValue><ssdm name="j_0_in_17_cast"/></StgValue>
</operation>

<operation id="876" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_17 = add i6 -1, %j_0_in_17_cast

]]></node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="877" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_17_cast1 = sext i6 %j_17 to i32

]]></node>
<StgValue><ssdm name="j_17_cast1"/></StgValue>
</operation>

<operation id="878" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_52 = trunc i6 %j_17 to i5

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="879" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_17 = icmp eq i5 %j_0_in_17, 0

]]></node>
<StgValue><ssdm name="tmp_3_17"/></StgValue>
</operation>

<operation id="880" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 19, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="881" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_17, label %.critedge.18, label %55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_17 = zext i32 %j_17_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_17"/></StgValue>
</operation>

<operation id="883" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_92 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_17

]]></node>
<StgValue><ssdm name="array_out_addr_92"/></StgValue>
</operation>

<operation id="884" st_id="113" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_18 = load i32* %array_out_addr_92, align 4

]]></node>
<StgValue><ssdm name="array_out_load_18"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="885" st_id="114" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_18 = load i32* %array_out_addr_92, align 4

]]></node>
<StgValue><ssdm name="array_out_load_18"/></StgValue>
</operation>

<operation id="886" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_17 = icmp sgt i32 %array_out_load_18, %array_out_load_55

]]></node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="887" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_17, label %54, label %.critedge.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
<literal name="tmp_5_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
<literal name="tmp_5_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_17 = zext i5 %j_0_in_17 to i64

]]></node>
<StgValue><ssdm name="tmp_8_17"/></StgValue>
</operation>

<operation id="890" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
<literal name="tmp_5_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_93 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_17

]]></node>
<StgValue><ssdm name="array_out_addr_93"/></StgValue>
</operation>

<operation id="891" st_id="114" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
<literal name="tmp_5_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_18, i32* %array_out_addr_93, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_3_17" val="0"/>
<literal name="tmp_5_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_3_17" val="1"/>
</and_exp><and_exp><literal name="tmp_5_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="64" op_0_bw="5">
<![CDATA[
.critedge.18:0  %tmp_6_17 = zext i5 %j_0_in_17 to i64

]]></node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="894" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_3_17" val="1"/>
</and_exp><and_exp><literal name="tmp_5_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.18:1  %array_out_addr_94 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_17

]]></node>
<StgValue><ssdm name="array_out_addr_94"/></StgValue>
</operation>

<operation id="895" st_id="114" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_3_17" val="1"/>
</and_exp><and_exp><literal name="tmp_5_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.18:2  store i32 %array_out_load_55, i32* %array_out_addr_94, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="896" st_id="115" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="6">
<![CDATA[
.critedge.18:5  %array_out_load_56 = load i32* %array_out_addr_20, align 4

]]></node>
<StgValue><ssdm name="array_out_load_56"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="897" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.18:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_20) nounwind

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="898" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.18:4  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="899" st_id="116" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="6">
<![CDATA[
.critedge.18:5  %array_out_load_56 = load i32* %array_out_addr_20, align 4

]]></node>
<StgValue><ssdm name="array_out_load_56"/></StgValue>
</operation>

<operation id="900" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="0" op_0_bw="0">
<![CDATA[
.critedge.18:6  br label %56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="901" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_18 = phi i5 [ -12, %.critedge.18 ], [ %tmp_53, %57 ]

]]></node>
<StgValue><ssdm name="j_0_in_18"/></StgValue>
</operation>

<operation id="902" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_18_cast = zext i5 %j_0_in_18 to i6

]]></node>
<StgValue><ssdm name="j_0_in_18_cast"/></StgValue>
</operation>

<operation id="903" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_18 = add i6 -1, %j_0_in_18_cast

]]></node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>

<operation id="904" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_18_cast1 = sext i6 %j_18 to i32

]]></node>
<StgValue><ssdm name="j_18_cast1"/></StgValue>
</operation>

<operation id="905" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_53 = trunc i6 %j_18 to i5

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="906" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_18 = icmp eq i5 %j_0_in_18, 0

]]></node>
<StgValue><ssdm name="tmp_3_18"/></StgValue>
</operation>

<operation id="907" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 20, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="908" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_18, label %.critedge.19, label %58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_18 = zext i32 %j_18_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_18"/></StgValue>
</operation>

<operation id="910" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_95 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_18

]]></node>
<StgValue><ssdm name="array_out_addr_95"/></StgValue>
</operation>

<operation id="911" st_id="117" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_19 = load i32* %array_out_addr_95, align 4

]]></node>
<StgValue><ssdm name="array_out_load_19"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="912" st_id="118" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_19 = load i32* %array_out_addr_95, align 4

]]></node>
<StgValue><ssdm name="array_out_load_19"/></StgValue>
</operation>

<operation id="913" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_18 = icmp sgt i32 %array_out_load_19, %array_out_load_56

]]></node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="914" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_18, label %57, label %.critedge.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
<literal name="tmp_5_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
<literal name="tmp_5_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_18 = zext i5 %j_0_in_18 to i64

]]></node>
<StgValue><ssdm name="tmp_8_18"/></StgValue>
</operation>

<operation id="917" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
<literal name="tmp_5_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_96 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_18

]]></node>
<StgValue><ssdm name="array_out_addr_96"/></StgValue>
</operation>

<operation id="918" st_id="118" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
<literal name="tmp_5_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_19, i32* %array_out_addr_96, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_3_18" val="0"/>
<literal name="tmp_5_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_3_18" val="1"/>
</and_exp><and_exp><literal name="tmp_5_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="64" op_0_bw="5">
<![CDATA[
.critedge.19:0  %tmp_6_18 = zext i5 %j_0_in_18 to i64

]]></node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="921" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_3_18" val="1"/>
</and_exp><and_exp><literal name="tmp_5_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.19:1  %array_out_addr_97 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_18

]]></node>
<StgValue><ssdm name="array_out_addr_97"/></StgValue>
</operation>

<operation id="922" st_id="118" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_3_18" val="1"/>
</and_exp><and_exp><literal name="tmp_5_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.19:2  store i32 %array_out_load_56, i32* %array_out_addr_97, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="923" st_id="119" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="6">
<![CDATA[
.critedge.19:5  %array_out_load_57 = load i32* %array_out_addr_21, align 4

]]></node>
<StgValue><ssdm name="array_out_load_57"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="924" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.19:3  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_21) nounwind

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="925" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.19:4  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="926" st_id="120" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="6">
<![CDATA[
.critedge.19:5  %array_out_load_57 = load i32* %array_out_addr_21, align 4

]]></node>
<StgValue><ssdm name="array_out_load_57"/></StgValue>
</operation>

<operation id="927" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="0" op_0_bw="0">
<![CDATA[
.critedge.19:6  br label %59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="928" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_19 = phi i5 [ -11, %.critedge.19 ], [ %tmp_54, %60 ]

]]></node>
<StgValue><ssdm name="j_0_in_19"/></StgValue>
</operation>

<operation id="929" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_19_cast = zext i5 %j_0_in_19 to i6

]]></node>
<StgValue><ssdm name="j_0_in_19_cast"/></StgValue>
</operation>

<operation id="930" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_19 = add i6 -1, %j_0_in_19_cast

]]></node>
<StgValue><ssdm name="j_19"/></StgValue>
</operation>

<operation id="931" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_19_cast1 = sext i6 %j_19 to i32

]]></node>
<StgValue><ssdm name="j_19_cast1"/></StgValue>
</operation>

<operation id="932" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_54 = trunc i6 %j_19 to i5

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="933" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_19 = icmp eq i5 %j_0_in_19, 0

]]></node>
<StgValue><ssdm name="tmp_3_19"/></StgValue>
</operation>

<operation id="934" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 21, i64 11) nounwind

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="935" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_19, label %.critedge.20, label %61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_19 = zext i32 %j_19_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_19"/></StgValue>
</operation>

<operation id="937" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_98 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_19

]]></node>
<StgValue><ssdm name="array_out_addr_98"/></StgValue>
</operation>

<operation id="938" st_id="121" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_20 = load i32* %array_out_addr_98, align 4

]]></node>
<StgValue><ssdm name="array_out_load_20"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="939" st_id="122" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_20 = load i32* %array_out_addr_98, align 4

]]></node>
<StgValue><ssdm name="array_out_load_20"/></StgValue>
</operation>

<operation id="940" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_19 = icmp sgt i32 %array_out_load_20, %array_out_load_57

]]></node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="941" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_19, label %60, label %.critedge.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
<literal name="tmp_5_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
<literal name="tmp_5_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_19 = zext i5 %j_0_in_19 to i64

]]></node>
<StgValue><ssdm name="tmp_8_19"/></StgValue>
</operation>

<operation id="944" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
<literal name="tmp_5_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_99 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_19

]]></node>
<StgValue><ssdm name="array_out_addr_99"/></StgValue>
</operation>

<operation id="945" st_id="122" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
<literal name="tmp_5_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_20, i32* %array_out_addr_99, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_3_19" val="0"/>
<literal name="tmp_5_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_3_19" val="1"/>
</and_exp><and_exp><literal name="tmp_5_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="64" op_0_bw="5">
<![CDATA[
.critedge.20:0  %tmp_6_19 = zext i5 %j_0_in_19 to i64

]]></node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="948" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_3_19" val="1"/>
</and_exp><and_exp><literal name="tmp_5_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.20:1  %array_out_addr_100 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_19

]]></node>
<StgValue><ssdm name="array_out_addr_100"/></StgValue>
</operation>

<operation id="949" st_id="122" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_3_19" val="1"/>
</and_exp><and_exp><literal name="tmp_5_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.20:2  store i32 %array_out_load_57, i32* %array_out_addr_100, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="950" st_id="123" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="6">
<![CDATA[
.critedge.20:5  %array_out_load_58 = load i32* %array_out_addr_22, align 4

]]></node>
<StgValue><ssdm name="array_out_load_58"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="951" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.20:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_22) nounwind

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="952" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.20:4  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="953" st_id="124" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="6">
<![CDATA[
.critedge.20:5  %array_out_load_58 = load i32* %array_out_addr_22, align 4

]]></node>
<StgValue><ssdm name="array_out_load_58"/></StgValue>
</operation>

<operation id="954" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="0" op_0_bw="0">
<![CDATA[
.critedge.20:6  br label %62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="955" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_20 = phi i5 [ -10, %.critedge.20 ], [ %tmp_55, %63 ]

]]></node>
<StgValue><ssdm name="j_0_in_20"/></StgValue>
</operation>

<operation id="956" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_20_cast = zext i5 %j_0_in_20 to i6

]]></node>
<StgValue><ssdm name="j_0_in_20_cast"/></StgValue>
</operation>

<operation id="957" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_20 = add i6 -1, %j_0_in_20_cast

]]></node>
<StgValue><ssdm name="j_20"/></StgValue>
</operation>

<operation id="958" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_20_cast1 = sext i6 %j_20 to i32

]]></node>
<StgValue><ssdm name="j_20_cast1"/></StgValue>
</operation>

<operation id="959" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_55 = trunc i6 %j_20 to i5

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="960" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_20 = icmp eq i5 %j_0_in_20, 0

]]></node>
<StgValue><ssdm name="tmp_3_20"/></StgValue>
</operation>

<operation id="961" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 22, i64 11) nounwind

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="962" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_20, label %.critedge.21, label %64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_20 = zext i32 %j_20_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="964" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_101 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_20

]]></node>
<StgValue><ssdm name="array_out_addr_101"/></StgValue>
</operation>

<operation id="965" st_id="125" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_21 = load i32* %array_out_addr_101, align 4

]]></node>
<StgValue><ssdm name="array_out_load_21"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="966" st_id="126" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_21 = load i32* %array_out_addr_101, align 4

]]></node>
<StgValue><ssdm name="array_out_load_21"/></StgValue>
</operation>

<operation id="967" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_20 = icmp sgt i32 %array_out_load_21, %array_out_load_58

]]></node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="968" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_20, label %63, label %.critedge.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
<literal name="tmp_5_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
<literal name="tmp_5_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_20 = zext i5 %j_0_in_20 to i64

]]></node>
<StgValue><ssdm name="tmp_8_20"/></StgValue>
</operation>

<operation id="971" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
<literal name="tmp_5_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_102 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_20

]]></node>
<StgValue><ssdm name="array_out_addr_102"/></StgValue>
</operation>

<operation id="972" st_id="126" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
<literal name="tmp_5_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_21, i32* %array_out_addr_102, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_3_20" val="0"/>
<literal name="tmp_5_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_3_20" val="1"/>
</and_exp><and_exp><literal name="tmp_5_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="64" op_0_bw="5">
<![CDATA[
.critedge.21:0  %tmp_6_20 = zext i5 %j_0_in_20 to i64

]]></node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="975" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_3_20" val="1"/>
</and_exp><and_exp><literal name="tmp_5_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.21:1  %array_out_addr_103 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_20

]]></node>
<StgValue><ssdm name="array_out_addr_103"/></StgValue>
</operation>

<operation id="976" st_id="126" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_3_20" val="1"/>
</and_exp><and_exp><literal name="tmp_5_20" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.21:2  store i32 %array_out_load_58, i32* %array_out_addr_103, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="977" st_id="127" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="6">
<![CDATA[
.critedge.21:5  %array_out_load_59 = load i32* %array_out_addr_23, align 4

]]></node>
<StgValue><ssdm name="array_out_load_59"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="978" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.21:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_23) nounwind

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="979" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.21:4  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="980" st_id="128" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="6">
<![CDATA[
.critedge.21:5  %array_out_load_59 = load i32* %array_out_addr_23, align 4

]]></node>
<StgValue><ssdm name="array_out_load_59"/></StgValue>
</operation>

<operation id="981" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="0" op_0_bw="0">
<![CDATA[
.critedge.21:6  br label %65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="982" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_21 = phi i5 [ -9, %.critedge.21 ], [ %tmp_56, %66 ]

]]></node>
<StgValue><ssdm name="j_0_in_21"/></StgValue>
</operation>

<operation id="983" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_21_cast = zext i5 %j_0_in_21 to i6

]]></node>
<StgValue><ssdm name="j_0_in_21_cast"/></StgValue>
</operation>

<operation id="984" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_21 = add i6 -1, %j_0_in_21_cast

]]></node>
<StgValue><ssdm name="j_21"/></StgValue>
</operation>

<operation id="985" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_21_cast1 = sext i6 %j_21 to i32

]]></node>
<StgValue><ssdm name="j_21_cast1"/></StgValue>
</operation>

<operation id="986" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_56 = trunc i6 %j_21 to i5

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="987" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_21 = icmp eq i5 %j_0_in_21, 0

]]></node>
<StgValue><ssdm name="tmp_3_21"/></StgValue>
</operation>

<operation id="988" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 23, i64 12) nounwind

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="989" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_21, label %.critedge.22, label %67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_21 = zext i32 %j_21_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_21"/></StgValue>
</operation>

<operation id="991" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_104 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_21

]]></node>
<StgValue><ssdm name="array_out_addr_104"/></StgValue>
</operation>

<operation id="992" st_id="129" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_22 = load i32* %array_out_addr_104, align 4

]]></node>
<StgValue><ssdm name="array_out_load_22"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="993" st_id="130" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_22 = load i32* %array_out_addr_104, align 4

]]></node>
<StgValue><ssdm name="array_out_load_22"/></StgValue>
</operation>

<operation id="994" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_21 = icmp sgt i32 %array_out_load_22, %array_out_load_59

]]></node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="995" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_21, label %66, label %.critedge.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
<literal name="tmp_5_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
<literal name="tmp_5_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_21 = zext i5 %j_0_in_21 to i64

]]></node>
<StgValue><ssdm name="tmp_8_21"/></StgValue>
</operation>

<operation id="998" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
<literal name="tmp_5_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_105 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_21

]]></node>
<StgValue><ssdm name="array_out_addr_105"/></StgValue>
</operation>

<operation id="999" st_id="130" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
<literal name="tmp_5_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_22, i32* %array_out_addr_105, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_3_21" val="0"/>
<literal name="tmp_5_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_3_21" val="1"/>
</and_exp><and_exp><literal name="tmp_5_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="64" op_0_bw="5">
<![CDATA[
.critedge.22:0  %tmp_6_21 = zext i5 %j_0_in_21 to i64

]]></node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="1002" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_3_21" val="1"/>
</and_exp><and_exp><literal name="tmp_5_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.22:1  %array_out_addr_106 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_21

]]></node>
<StgValue><ssdm name="array_out_addr_106"/></StgValue>
</operation>

<operation id="1003" st_id="130" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_3_21" val="1"/>
</and_exp><and_exp><literal name="tmp_5_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.22:2  store i32 %array_out_load_59, i32* %array_out_addr_106, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1004" st_id="131" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="6">
<![CDATA[
.critedge.22:5  %array_out_load_60 = load i32* %array_out_addr_24, align 4

]]></node>
<StgValue><ssdm name="array_out_load_60"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1005" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.22:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_24) nounwind

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1006" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.22:4  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1007" st_id="132" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="6">
<![CDATA[
.critedge.22:5  %array_out_load_60 = load i32* %array_out_addr_24, align 4

]]></node>
<StgValue><ssdm name="array_out_load_60"/></StgValue>
</operation>

<operation id="1008" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="0" op_0_bw="0">
<![CDATA[
.critedge.22:6  br label %68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1009" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_22 = phi i5 [ -8, %.critedge.22 ], [ %tmp_57, %69 ]

]]></node>
<StgValue><ssdm name="j_0_in_22"/></StgValue>
</operation>

<operation id="1010" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_22_cast = zext i5 %j_0_in_22 to i6

]]></node>
<StgValue><ssdm name="j_0_in_22_cast"/></StgValue>
</operation>

<operation id="1011" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_22 = add i6 -1, %j_0_in_22_cast

]]></node>
<StgValue><ssdm name="j_22"/></StgValue>
</operation>

<operation id="1012" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_22_cast1 = sext i6 %j_22 to i32

]]></node>
<StgValue><ssdm name="j_22_cast1"/></StgValue>
</operation>

<operation id="1013" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_57 = trunc i6 %j_22 to i5

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1014" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_22 = icmp eq i5 %j_0_in_22, 0

]]></node>
<StgValue><ssdm name="tmp_3_22"/></StgValue>
</operation>

<operation id="1015" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 24, i64 12) nounwind

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1016" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_22, label %.critedge.23, label %70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_22 = zext i32 %j_22_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="1018" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_107 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_22

]]></node>
<StgValue><ssdm name="array_out_addr_107"/></StgValue>
</operation>

<operation id="1019" st_id="133" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_23 = load i32* %array_out_addr_107, align 4

]]></node>
<StgValue><ssdm name="array_out_load_23"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1020" st_id="134" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_23 = load i32* %array_out_addr_107, align 4

]]></node>
<StgValue><ssdm name="array_out_load_23"/></StgValue>
</operation>

<operation id="1021" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_22 = icmp sgt i32 %array_out_load_23, %array_out_load_60

]]></node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="1022" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_22, label %69, label %.critedge.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
<literal name="tmp_5_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
<literal name="tmp_5_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_22 = zext i5 %j_0_in_22 to i64

]]></node>
<StgValue><ssdm name="tmp_8_22"/></StgValue>
</operation>

<operation id="1025" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
<literal name="tmp_5_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_108 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_22

]]></node>
<StgValue><ssdm name="array_out_addr_108"/></StgValue>
</operation>

<operation id="1026" st_id="134" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
<literal name="tmp_5_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_23, i32* %array_out_addr_108, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_3_22" val="0"/>
<literal name="tmp_5_22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3_22" val="1"/>
</and_exp><and_exp><literal name="tmp_5_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="64" op_0_bw="5">
<![CDATA[
.critedge.23:0  %tmp_6_22 = zext i5 %j_0_in_22 to i64

]]></node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="1029" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3_22" val="1"/>
</and_exp><and_exp><literal name="tmp_5_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.23:1  %array_out_addr_109 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_22

]]></node>
<StgValue><ssdm name="array_out_addr_109"/></StgValue>
</operation>

<operation id="1030" st_id="134" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3_22" val="1"/>
</and_exp><and_exp><literal name="tmp_5_22" val="0"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.23:2  store i32 %array_out_load_60, i32* %array_out_addr_109, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1031" st_id="135" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="32" op_0_bw="6">
<![CDATA[
.critedge.23:5  %array_out_load_61 = load i32* %array_out_addr_25, align 4

]]></node>
<StgValue><ssdm name="array_out_load_61"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1032" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.23:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_25) nounwind

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1033" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.23:4  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1034" st_id="136" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="32" op_0_bw="6">
<![CDATA[
.critedge.23:5  %array_out_load_61 = load i32* %array_out_addr_25, align 4

]]></node>
<StgValue><ssdm name="array_out_load_61"/></StgValue>
</operation>

<operation id="1035" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="0" op_0_bw="0">
<![CDATA[
.critedge.23:6  br label %71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1036" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_23 = phi i5 [ -7, %.critedge.23 ], [ %tmp_58, %72 ]

]]></node>
<StgValue><ssdm name="j_0_in_23"/></StgValue>
</operation>

<operation id="1037" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_23_cast = zext i5 %j_0_in_23 to i6

]]></node>
<StgValue><ssdm name="j_0_in_23_cast"/></StgValue>
</operation>

<operation id="1038" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_23 = add i6 -1, %j_0_in_23_cast

]]></node>
<StgValue><ssdm name="j_23"/></StgValue>
</operation>

<operation id="1039" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_23_cast1 = sext i6 %j_23 to i32

]]></node>
<StgValue><ssdm name="j_23_cast1"/></StgValue>
</operation>

<operation id="1040" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_58 = trunc i6 %j_23 to i5

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1041" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_23 = icmp eq i5 %j_0_in_23, 0

]]></node>
<StgValue><ssdm name="tmp_3_23"/></StgValue>
</operation>

<operation id="1042" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 25, i64 13) nounwind

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1043" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_23, label %.critedge.24, label %73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_23 = zext i32 %j_23_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_23"/></StgValue>
</operation>

<operation id="1045" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_110 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_23

]]></node>
<StgValue><ssdm name="array_out_addr_110"/></StgValue>
</operation>

<operation id="1046" st_id="137" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_24 = load i32* %array_out_addr_110, align 4

]]></node>
<StgValue><ssdm name="array_out_load_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1047" st_id="138" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_24 = load i32* %array_out_addr_110, align 4

]]></node>
<StgValue><ssdm name="array_out_load_24"/></StgValue>
</operation>

<operation id="1048" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_23 = icmp sgt i32 %array_out_load_24, %array_out_load_61

]]></node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="1049" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_23, label %72, label %.critedge.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1050" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
<literal name="tmp_5_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
<literal name="tmp_5_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_23 = zext i5 %j_0_in_23 to i64

]]></node>
<StgValue><ssdm name="tmp_8_23"/></StgValue>
</operation>

<operation id="1052" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
<literal name="tmp_5_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_111 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_23

]]></node>
<StgValue><ssdm name="array_out_addr_111"/></StgValue>
</operation>

<operation id="1053" st_id="138" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
<literal name="tmp_5_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_24, i32* %array_out_addr_111, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_3_23" val="0"/>
<literal name="tmp_5_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_23" val="1"/>
</and_exp><and_exp><literal name="tmp_5_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="64" op_0_bw="5">
<![CDATA[
.critedge.24:0  %tmp_6_23 = zext i5 %j_0_in_23 to i64

]]></node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="1056" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_23" val="1"/>
</and_exp><and_exp><literal name="tmp_5_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.24:1  %array_out_addr_112 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_23

]]></node>
<StgValue><ssdm name="array_out_addr_112"/></StgValue>
</operation>

<operation id="1057" st_id="138" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="tmp_3_23" val="1"/>
</and_exp><and_exp><literal name="tmp_5_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.24:2  store i32 %array_out_load_61, i32* %array_out_addr_112, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1058" st_id="139" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="6">
<![CDATA[
.critedge.24:5  %array_out_load_62 = load i32* %array_out_addr_26, align 4

]]></node>
<StgValue><ssdm name="array_out_load_62"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1059" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.24:3  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_26) nounwind

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1060" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.24:4  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1061" st_id="140" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="6">
<![CDATA[
.critedge.24:5  %array_out_load_62 = load i32* %array_out_addr_26, align 4

]]></node>
<StgValue><ssdm name="array_out_load_62"/></StgValue>
</operation>

<operation id="1062" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="0" op_0_bw="0">
<![CDATA[
.critedge.24:6  br label %74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1063" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_24 = phi i5 [ -6, %.critedge.24 ], [ %tmp_59, %75 ]

]]></node>
<StgValue><ssdm name="j_0_in_24"/></StgValue>
</operation>

<operation id="1064" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_24_cast = zext i5 %j_0_in_24 to i6

]]></node>
<StgValue><ssdm name="j_0_in_24_cast"/></StgValue>
</operation>

<operation id="1065" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_24 = add i6 -1, %j_0_in_24_cast

]]></node>
<StgValue><ssdm name="j_24"/></StgValue>
</operation>

<operation id="1066" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_24_cast1 = sext i6 %j_24 to i32

]]></node>
<StgValue><ssdm name="j_24_cast1"/></StgValue>
</operation>

<operation id="1067" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_59 = trunc i6 %j_24 to i5

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1068" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_24 = icmp eq i5 %j_0_in_24, 0

]]></node>
<StgValue><ssdm name="tmp_3_24"/></StgValue>
</operation>

<operation id="1069" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 26, i64 13) nounwind

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1070" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_24, label %.critedge.25, label %76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_24 = zext i32 %j_24_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_24"/></StgValue>
</operation>

<operation id="1072" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_113 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_24

]]></node>
<StgValue><ssdm name="array_out_addr_113"/></StgValue>
</operation>

<operation id="1073" st_id="141" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_25 = load i32* %array_out_addr_113, align 4

]]></node>
<StgValue><ssdm name="array_out_load_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1074" st_id="142" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_25 = load i32* %array_out_addr_113, align 4

]]></node>
<StgValue><ssdm name="array_out_load_25"/></StgValue>
</operation>

<operation id="1075" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_24 = icmp sgt i32 %array_out_load_25, %array_out_load_62

]]></node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="1076" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_24, label %75, label %.critedge.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
<literal name="tmp_5_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
<literal name="tmp_5_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_24 = zext i5 %j_0_in_24 to i64

]]></node>
<StgValue><ssdm name="tmp_8_24"/></StgValue>
</operation>

<operation id="1079" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
<literal name="tmp_5_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_114 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_24

]]></node>
<StgValue><ssdm name="array_out_addr_114"/></StgValue>
</operation>

<operation id="1080" st_id="142" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
<literal name="tmp_5_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_25, i32* %array_out_addr_114, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="tmp_3_24" val="0"/>
<literal name="tmp_5_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="tmp_3_24" val="1"/>
</and_exp><and_exp><literal name="tmp_5_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="64" op_0_bw="5">
<![CDATA[
.critedge.25:0  %tmp_6_24 = zext i5 %j_0_in_24 to i64

]]></node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="1083" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="tmp_3_24" val="1"/>
</and_exp><and_exp><literal name="tmp_5_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.25:1  %array_out_addr_115 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_24

]]></node>
<StgValue><ssdm name="array_out_addr_115"/></StgValue>
</operation>

<operation id="1084" st_id="142" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="tmp_3_24" val="1"/>
</and_exp><and_exp><literal name="tmp_5_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.25:2  store i32 %array_out_load_62, i32* %array_out_addr_115, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1085" st_id="143" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="6">
<![CDATA[
.critedge.25:5  %array_out_load_63 = load i32* %array_out_addr_27, align 4

]]></node>
<StgValue><ssdm name="array_out_load_63"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1086" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.25:3  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_27) nounwind

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1087" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.25:4  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1088" st_id="144" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="6">
<![CDATA[
.critedge.25:5  %array_out_load_63 = load i32* %array_out_addr_27, align 4

]]></node>
<StgValue><ssdm name="array_out_load_63"/></StgValue>
</operation>

<operation id="1089" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="0" op_0_bw="0">
<![CDATA[
.critedge.25:6  br label %77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1090" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_25 = phi i5 [ -5, %.critedge.25 ], [ %tmp_60, %78 ]

]]></node>
<StgValue><ssdm name="j_0_in_25"/></StgValue>
</operation>

<operation id="1091" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_25_cast = zext i5 %j_0_in_25 to i6

]]></node>
<StgValue><ssdm name="j_0_in_25_cast"/></StgValue>
</operation>

<operation id="1092" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_25 = add i6 -1, %j_0_in_25_cast

]]></node>
<StgValue><ssdm name="j_25"/></StgValue>
</operation>

<operation id="1093" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_25_cast1 = sext i6 %j_25 to i32

]]></node>
<StgValue><ssdm name="j_25_cast1"/></StgValue>
</operation>

<operation id="1094" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_60 = trunc i6 %j_25 to i5

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1095" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_25 = icmp eq i5 %j_0_in_25, 0

]]></node>
<StgValue><ssdm name="tmp_3_25"/></StgValue>
</operation>

<operation id="1096" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 27, i64 14) nounwind

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1097" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_25, label %.critedge.26, label %79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_25 = zext i32 %j_25_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_25"/></StgValue>
</operation>

<operation id="1099" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_116 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_25

]]></node>
<StgValue><ssdm name="array_out_addr_116"/></StgValue>
</operation>

<operation id="1100" st_id="145" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_26 = load i32* %array_out_addr_116, align 4

]]></node>
<StgValue><ssdm name="array_out_load_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1101" st_id="146" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_26 = load i32* %array_out_addr_116, align 4

]]></node>
<StgValue><ssdm name="array_out_load_26"/></StgValue>
</operation>

<operation id="1102" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_25 = icmp sgt i32 %array_out_load_26, %array_out_load_63

]]></node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="1103" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_25, label %78, label %.critedge.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
<literal name="tmp_5_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
<literal name="tmp_5_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_25 = zext i5 %j_0_in_25 to i64

]]></node>
<StgValue><ssdm name="tmp_8_25"/></StgValue>
</operation>

<operation id="1106" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
<literal name="tmp_5_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_117 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_25

]]></node>
<StgValue><ssdm name="array_out_addr_117"/></StgValue>
</operation>

<operation id="1107" st_id="146" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
<literal name="tmp_5_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_26, i32* %array_out_addr_117, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1108" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3_25" val="0"/>
<literal name="tmp_5_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3_25" val="1"/>
</and_exp><and_exp><literal name="tmp_5_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="64" op_0_bw="5">
<![CDATA[
.critedge.26:0  %tmp_6_25 = zext i5 %j_0_in_25 to i64

]]></node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="1110" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3_25" val="1"/>
</and_exp><and_exp><literal name="tmp_5_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.26:1  %array_out_addr_118 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_25

]]></node>
<StgValue><ssdm name="array_out_addr_118"/></StgValue>
</operation>

<operation id="1111" st_id="146" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3_25" val="1"/>
</and_exp><and_exp><literal name="tmp_5_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.26:2  store i32 %array_out_load_63, i32* %array_out_addr_118, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1112" st_id="147" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="6">
<![CDATA[
.critedge.26:5  %array_out_load_64 = load i32* %array_out_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_out_load_64"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1113" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.26:3  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_28) nounwind

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1114" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.26:4  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1115" st_id="148" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="6">
<![CDATA[
.critedge.26:5  %array_out_load_64 = load i32* %array_out_addr_28, align 4

]]></node>
<StgValue><ssdm name="array_out_load_64"/></StgValue>
</operation>

<operation id="1116" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="0">
<![CDATA[
.critedge.26:6  br label %80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1117" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_26 = phi i5 [ -4, %.critedge.26 ], [ %tmp_61, %81 ]

]]></node>
<StgValue><ssdm name="j_0_in_26"/></StgValue>
</operation>

<operation id="1118" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_26_cast = zext i5 %j_0_in_26 to i6

]]></node>
<StgValue><ssdm name="j_0_in_26_cast"/></StgValue>
</operation>

<operation id="1119" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_26 = add i6 -1, %j_0_in_26_cast

]]></node>
<StgValue><ssdm name="j_26"/></StgValue>
</operation>

<operation id="1120" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_26_cast1 = sext i6 %j_26 to i32

]]></node>
<StgValue><ssdm name="j_26_cast1"/></StgValue>
</operation>

<operation id="1121" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_61 = trunc i6 %j_26 to i5

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1122" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_26 = icmp eq i5 %j_0_in_26, 0

]]></node>
<StgValue><ssdm name="tmp_3_26"/></StgValue>
</operation>

<operation id="1123" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 28, i64 14) nounwind

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1124" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_26, label %.critedge.27, label %82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_26 = zext i32 %j_26_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_26"/></StgValue>
</operation>

<operation id="1126" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_119 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_26

]]></node>
<StgValue><ssdm name="array_out_addr_119"/></StgValue>
</operation>

<operation id="1127" st_id="149" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_27 = load i32* %array_out_addr_119, align 4

]]></node>
<StgValue><ssdm name="array_out_load_27"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1128" st_id="150" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_27 = load i32* %array_out_addr_119, align 4

]]></node>
<StgValue><ssdm name="array_out_load_27"/></StgValue>
</operation>

<operation id="1129" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_26 = icmp sgt i32 %array_out_load_27, %array_out_load_64

]]></node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="1130" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_26, label %81, label %.critedge.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
<literal name="tmp_5_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
<literal name="tmp_5_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_26 = zext i5 %j_0_in_26 to i64

]]></node>
<StgValue><ssdm name="tmp_8_26"/></StgValue>
</operation>

<operation id="1133" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
<literal name="tmp_5_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_120 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_26

]]></node>
<StgValue><ssdm name="array_out_addr_120"/></StgValue>
</operation>

<operation id="1134" st_id="150" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
<literal name="tmp_5_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_27, i32* %array_out_addr_120, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_3_26" val="0"/>
<literal name="tmp_5_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_3_26" val="1"/>
</and_exp><and_exp><literal name="tmp_5_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="64" op_0_bw="5">
<![CDATA[
.critedge.27:0  %tmp_6_26 = zext i5 %j_0_in_26 to i64

]]></node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="1137" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_3_26" val="1"/>
</and_exp><and_exp><literal name="tmp_5_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.27:1  %array_out_addr_121 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_26

]]></node>
<StgValue><ssdm name="array_out_addr_121"/></StgValue>
</operation>

<operation id="1138" st_id="150" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_3_26" val="1"/>
</and_exp><and_exp><literal name="tmp_5_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.27:2  store i32 %array_out_load_64, i32* %array_out_addr_121, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1139" st_id="151" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="6">
<![CDATA[
.critedge.27:5  %array_out_load_65 = load i32* %array_out_addr_29, align 4

]]></node>
<StgValue><ssdm name="array_out_load_65"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1140" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.27:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_29) nounwind

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1141" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.27:4  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1142" st_id="152" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="6">
<![CDATA[
.critedge.27:5  %array_out_load_65 = load i32* %array_out_addr_29, align 4

]]></node>
<StgValue><ssdm name="array_out_load_65"/></StgValue>
</operation>

<operation id="1143" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="0" op_0_bw="0">
<![CDATA[
.critedge.27:6  br label %83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1144" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_27 = phi i5 [ -3, %.critedge.27 ], [ %tmp_62, %84 ]

]]></node>
<StgValue><ssdm name="j_0_in_27"/></StgValue>
</operation>

<operation id="1145" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_27_cast = zext i5 %j_0_in_27 to i6

]]></node>
<StgValue><ssdm name="j_0_in_27_cast"/></StgValue>
</operation>

<operation id="1146" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_27 = add i6 -1, %j_0_in_27_cast

]]></node>
<StgValue><ssdm name="j_27"/></StgValue>
</operation>

<operation id="1147" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_27_cast1 = sext i6 %j_27 to i32

]]></node>
<StgValue><ssdm name="j_27_cast1"/></StgValue>
</operation>

<operation id="1148" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_62 = trunc i6 %j_27 to i5

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1149" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_27 = icmp eq i5 %j_0_in_27, 0

]]></node>
<StgValue><ssdm name="tmp_3_27"/></StgValue>
</operation>

<operation id="1150" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 29, i64 15) nounwind

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1151" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_27, label %.critedge.28, label %85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1152" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_27 = zext i32 %j_27_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_27"/></StgValue>
</operation>

<operation id="1153" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_122 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_27

]]></node>
<StgValue><ssdm name="array_out_addr_122"/></StgValue>
</operation>

<operation id="1154" st_id="153" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_28 = load i32* %array_out_addr_122, align 4

]]></node>
<StgValue><ssdm name="array_out_load_28"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1155" st_id="154" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_28 = load i32* %array_out_addr_122, align 4

]]></node>
<StgValue><ssdm name="array_out_load_28"/></StgValue>
</operation>

<operation id="1156" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_27 = icmp sgt i32 %array_out_load_28, %array_out_load_65

]]></node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="1157" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_27, label %84, label %.critedge.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1158" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
<literal name="tmp_5_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
<literal name="tmp_5_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_27 = zext i5 %j_0_in_27 to i64

]]></node>
<StgValue><ssdm name="tmp_8_27"/></StgValue>
</operation>

<operation id="1160" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
<literal name="tmp_5_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_123 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_27

]]></node>
<StgValue><ssdm name="array_out_addr_123"/></StgValue>
</operation>

<operation id="1161" st_id="154" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
<literal name="tmp_5_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_28, i32* %array_out_addr_123, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_3_27" val="0"/>
<literal name="tmp_5_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_3_27" val="1"/>
</and_exp><and_exp><literal name="tmp_5_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="64" op_0_bw="5">
<![CDATA[
.critedge.28:0  %tmp_6_27 = zext i5 %j_0_in_27 to i64

]]></node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="1164" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_3_27" val="1"/>
</and_exp><and_exp><literal name="tmp_5_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.28:1  %array_out_addr_124 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_27

]]></node>
<StgValue><ssdm name="array_out_addr_124"/></StgValue>
</operation>

<operation id="1165" st_id="154" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_3_27" val="1"/>
</and_exp><and_exp><literal name="tmp_5_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.28:2  store i32 %array_out_load_65, i32* %array_out_addr_124, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1166" st_id="155" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="6">
<![CDATA[
.critedge.28:5  %array_out_load_66 = load i32* %array_out_addr_30, align 4

]]></node>
<StgValue><ssdm name="array_out_load_66"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1167" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.28:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_30) nounwind

]]></node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1168" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.28:4  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1169" st_id="156" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="6">
<![CDATA[
.critedge.28:5  %array_out_load_66 = load i32* %array_out_addr_30, align 4

]]></node>
<StgValue><ssdm name="array_out_load_66"/></StgValue>
</operation>

<operation id="1170" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="0" op_0_bw="0">
<![CDATA[
.critedge.28:6  br label %86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1171" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_28 = phi i5 [ -2, %.critedge.28 ], [ %tmp_63, %87 ]

]]></node>
<StgValue><ssdm name="j_0_in_28"/></StgValue>
</operation>

<operation id="1172" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_28_cast = zext i5 %j_0_in_28 to i6

]]></node>
<StgValue><ssdm name="j_0_in_28_cast"/></StgValue>
</operation>

<operation id="1173" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_28 = add i6 -1, %j_0_in_28_cast

]]></node>
<StgValue><ssdm name="j_28"/></StgValue>
</operation>

<operation id="1174" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_28_cast1 = sext i6 %j_28 to i32

]]></node>
<StgValue><ssdm name="j_28_cast1"/></StgValue>
</operation>

<operation id="1175" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_63 = trunc i6 %j_28 to i5

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1176" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_28 = icmp eq i5 %j_0_in_28, 0

]]></node>
<StgValue><ssdm name="tmp_3_28"/></StgValue>
</operation>

<operation id="1177" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 30, i64 15) nounwind

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1178" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_28, label %.critedge.29, label %88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_28 = zext i32 %j_28_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_28"/></StgValue>
</operation>

<operation id="1180" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_125 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_28

]]></node>
<StgValue><ssdm name="array_out_addr_125"/></StgValue>
</operation>

<operation id="1181" st_id="157" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_29 = load i32* %array_out_addr_125, align 4

]]></node>
<StgValue><ssdm name="array_out_load_29"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1182" st_id="158" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_29 = load i32* %array_out_addr_125, align 4

]]></node>
<StgValue><ssdm name="array_out_load_29"/></StgValue>
</operation>

<operation id="1183" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_28 = icmp sgt i32 %array_out_load_29, %array_out_load_66

]]></node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>

<operation id="1184" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_28, label %87, label %.critedge.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
<literal name="tmp_5_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
<literal name="tmp_5_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_28 = zext i5 %j_0_in_28 to i64

]]></node>
<StgValue><ssdm name="tmp_8_28"/></StgValue>
</operation>

<operation id="1187" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
<literal name="tmp_5_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_126 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_28

]]></node>
<StgValue><ssdm name="array_out_addr_126"/></StgValue>
</operation>

<operation id="1188" st_id="158" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
<literal name="tmp_5_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_29, i32* %array_out_addr_126, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_3_28" val="0"/>
<literal name="tmp_5_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_3_28" val="1"/>
</and_exp><and_exp><literal name="tmp_5_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="64" op_0_bw="5">
<![CDATA[
.critedge.29:0  %tmp_6_28 = zext i5 %j_0_in_28 to i64

]]></node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="1191" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_3_28" val="1"/>
</and_exp><and_exp><literal name="tmp_5_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.29:1  %array_out_addr_127 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_28

]]></node>
<StgValue><ssdm name="array_out_addr_127"/></StgValue>
</operation>

<operation id="1192" st_id="158" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_3_28" val="1"/>
</and_exp><and_exp><literal name="tmp_5_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.29:2  store i32 %array_out_load_66, i32* %array_out_addr_127, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1193" st_id="159" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="6">
<![CDATA[
.critedge.29:5  %array_out_load_67 = load i32* %array_out_addr_31, align 4

]]></node>
<StgValue><ssdm name="array_out_load_67"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1194" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.29:3  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_31) nounwind

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1195" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.29:4  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1196" st_id="160" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="6">
<![CDATA[
.critedge.29:5  %array_out_load_67 = load i32* %array_out_addr_31, align 4

]]></node>
<StgValue><ssdm name="array_out_load_67"/></StgValue>
</operation>

<operation id="1197" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="0" op_0_bw="0">
<![CDATA[
.critedge.29:6  br label %89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1198" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j_0_in_29 = phi i5 [ -1, %.critedge.29 ], [ %tmp_64, %90 ]

]]></node>
<StgValue><ssdm name="j_0_in_29"/></StgValue>
</operation>

<operation id="1199" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="6" op_0_bw="5">
<![CDATA[
:1  %j_0_in_29_cast = zext i5 %j_0_in_29 to i6

]]></node>
<StgValue><ssdm name="j_0_in_29_cast"/></StgValue>
</operation>

<operation id="1200" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %j_29 = add i6 -1, %j_0_in_29_cast

]]></node>
<StgValue><ssdm name="j_29"/></StgValue>
</operation>

<operation id="1201" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="6">
<![CDATA[
:3  %j_29_cast1 = sext i6 %j_29 to i32

]]></node>
<StgValue><ssdm name="j_29_cast1"/></StgValue>
</operation>

<operation id="1202" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="5" op_0_bw="6">
<![CDATA[
:4  %tmp_64 = trunc i6 %j_29 to i5

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1203" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_3_29 = icmp eq i5 %j_0_in_29, 0

]]></node>
<StgValue><ssdm name="tmp_3_29"/></StgValue>
</operation>

<operation id="1204" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 31, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1205" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_29, label %.critedge.30, label %91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_29 = zext i32 %j_29_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_29"/></StgValue>
</operation>

<operation id="1207" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_128 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_29

]]></node>
<StgValue><ssdm name="array_out_addr_128"/></StgValue>
</operation>

<operation id="1208" st_id="161" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_30 = load i32* %array_out_addr_128, align 4

]]></node>
<StgValue><ssdm name="array_out_load_30"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1209" st_id="162" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_30 = load i32* %array_out_addr_128, align 4

]]></node>
<StgValue><ssdm name="array_out_load_30"/></StgValue>
</operation>

<operation id="1210" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_29 = icmp sgt i32 %array_out_load_30, %array_out_load_67

]]></node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>

<operation id="1211" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_29, label %90, label %.critedge.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
<literal name="tmp_5_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
<literal name="tmp_5_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_8_29 = zext i5 %j_0_in_29 to i64

]]></node>
<StgValue><ssdm name="tmp_8_29"/></StgValue>
</operation>

<operation id="1214" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
<literal name="tmp_5_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_129 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_29

]]></node>
<StgValue><ssdm name="array_out_addr_129"/></StgValue>
</operation>

<operation id="1215" st_id="162" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
<literal name="tmp_5_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_30, i32* %array_out_addr_129, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_3_29" val="0"/>
<literal name="tmp_5_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_3_29" val="1"/>
</and_exp><and_exp><literal name="tmp_5_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="64" op_0_bw="5">
<![CDATA[
.critedge.30:0  %tmp_6_29 = zext i5 %j_0_in_29 to i64

]]></node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="1218" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_3_29" val="1"/>
</and_exp><and_exp><literal name="tmp_5_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.30:1  %array_out_addr_130 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_29

]]></node>
<StgValue><ssdm name="array_out_addr_130"/></StgValue>
</operation>

<operation id="1219" st_id="162" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_3_29" val="1"/>
</and_exp><and_exp><literal name="tmp_5_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.30:2  store i32 %array_out_load_67, i32* %array_out_addr_130, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1220" st_id="163" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="6">
<![CDATA[
.critedge.30:5  %array_out_load_68 = load i32* %array_out_addr_32, align 4

]]></node>
<StgValue><ssdm name="array_out_load_68"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1221" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.30:3  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_32) nounwind

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1222" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.30:4  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1223" st_id="164" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="6">
<![CDATA[
.critedge.30:5  %array_out_load_68 = load i32* %array_out_addr_32, align 4

]]></node>
<StgValue><ssdm name="array_out_load_68"/></StgValue>
</operation>

<operation id="1224" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="0" op_0_bw="0">
<![CDATA[
.critedge.30:6  br label %92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1225" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_in_30 = phi i6 [ -32, %.critedge.30 ], [ %j_30, %93 ]

]]></node>
<StgValue><ssdm name="j_0_in_30"/></StgValue>
</operation>

<operation id="1226" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %j_30 = add i6 %j_0_in_30, -1

]]></node>
<StgValue><ssdm name="j_30"/></StgValue>
</operation>

<operation id="1227" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="6">
<![CDATA[
:2  %j_30_cast = sext i6 %j_30 to i32

]]></node>
<StgValue><ssdm name="j_30_cast"/></StgValue>
</operation>

<operation id="1228" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_3_30 = icmp eq i6 %j_0_in_30, 0

]]></node>
<StgValue><ssdm name="tmp_3_30"/></StgValue>
</operation>

<operation id="1229" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 32, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1230" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3_30, label %.critedge.31, label %94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_30 = zext i32 %j_30_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4_30"/></StgValue>
</operation>

<operation id="1232" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_131 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_30

]]></node>
<StgValue><ssdm name="array_out_addr_131"/></StgValue>
</operation>

<operation id="1233" st_id="165" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_31 = load i32* %array_out_addr_131, align 4

]]></node>
<StgValue><ssdm name="array_out_load_31"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1234" st_id="166" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_31 = load i32* %array_out_addr_131, align 4

]]></node>
<StgValue><ssdm name="array_out_load_31"/></StgValue>
</operation>

<operation id="1235" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_30 = icmp sgt i32 %array_out_load_31, %array_out_load_68

]]></node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>

<operation id="1236" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_30, label %93, label %.critedge.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
<literal name="tmp_5_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1238" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
<literal name="tmp_5_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_30 = zext i6 %j_0_in_30 to i64

]]></node>
<StgValue><ssdm name="tmp_8_30"/></StgValue>
</operation>

<operation id="1239" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
<literal name="tmp_5_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_132 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_30

]]></node>
<StgValue><ssdm name="array_out_addr_132"/></StgValue>
</operation>

<operation id="1240" st_id="166" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
<literal name="tmp_5_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_31, i32* %array_out_addr_132, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1241" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_3_30" val="0"/>
<literal name="tmp_5_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_3_30" val="1"/>
</and_exp><and_exp><literal name="tmp_5_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="64" op_0_bw="6">
<![CDATA[
.critedge.31:0  %tmp_6_30 = zext i6 %j_0_in_30 to i64

]]></node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="1243" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_3_30" val="1"/>
</and_exp><and_exp><literal name="tmp_5_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.31:1  %array_out_addr_133 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_30

]]></node>
<StgValue><ssdm name="array_out_addr_133"/></StgValue>
</operation>

<operation id="1244" st_id="166" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_3_30" val="1"/>
</and_exp><and_exp><literal name="tmp_5_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.31:2  store i32 %array_out_load_68, i32* %array_out_addr_133, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1245" st_id="167" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="6">
<![CDATA[
.critedge.31:5  %array_out_load_69 = load i32* %array_out_addr_33, align 4

]]></node>
<StgValue><ssdm name="array_out_load_69"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1246" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.31:3  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_33) nounwind

]]></node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1247" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.31:4  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1248" st_id="168" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="6">
<![CDATA[
.critedge.31:5  %array_out_load_69 = load i32* %array_out_addr_33, align 4

]]></node>
<StgValue><ssdm name="array_out_load_69"/></StgValue>
</operation>

<operation id="1249" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="0" op_0_bw="0">
<![CDATA[
.critedge.31:6  br label %95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1250" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_in_31 = phi i6 [ -31, %.critedge.31 ], [ %tmp_65, %96 ]

]]></node>
<StgValue><ssdm name="j_0_in_31"/></StgValue>
</operation>

<operation id="1251" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="7" op_0_bw="6">
<![CDATA[
:1  %j_0_in_31_cast = zext i6 %j_0_in_31 to i7

]]></node>
<StgValue><ssdm name="j_0_in_31_cast"/></StgValue>
</operation>

<operation id="1252" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %j_31 = add i7 -1, %j_0_in_31_cast

]]></node>
<StgValue><ssdm name="j_31"/></StgValue>
</operation>

<operation id="1253" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="7">
<![CDATA[
:3  %j_31_cast1 = sext i7 %j_31 to i32

]]></node>
<StgValue><ssdm name="j_31_cast1"/></StgValue>
</operation>

<operation id="1254" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="6" op_0_bw="7">
<![CDATA[
:4  %tmp_65 = trunc i7 %j_31 to i6

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1255" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_3_31 = icmp eq i6 %j_0_in_31, 0

]]></node>
<StgValue><ssdm name="tmp_3_31"/></StgValue>
</operation>

<operation id="1256" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 33, i64 17) nounwind

]]></node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1257" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_31, label %.critedge.32, label %97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_31 = zext i32 %j_31_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_31"/></StgValue>
</operation>

<operation id="1259" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_134 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_31

]]></node>
<StgValue><ssdm name="array_out_addr_134"/></StgValue>
</operation>

<operation id="1260" st_id="169" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_32 = load i32* %array_out_addr_134, align 4

]]></node>
<StgValue><ssdm name="array_out_load_32"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1261" st_id="170" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_32 = load i32* %array_out_addr_134, align 4

]]></node>
<StgValue><ssdm name="array_out_load_32"/></StgValue>
</operation>

<operation id="1262" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_31 = icmp sgt i32 %array_out_load_32, %array_out_load_69

]]></node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>

<operation id="1263" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_31, label %96, label %.critedge.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
<literal name="tmp_5_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
<literal name="tmp_5_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_31 = zext i6 %j_0_in_31 to i64

]]></node>
<StgValue><ssdm name="tmp_8_31"/></StgValue>
</operation>

<operation id="1266" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
<literal name="tmp_5_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_135 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_31

]]></node>
<StgValue><ssdm name="array_out_addr_135"/></StgValue>
</operation>

<operation id="1267" st_id="170" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
<literal name="tmp_5_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_32, i32* %array_out_addr_135, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_3_31" val="0"/>
<literal name="tmp_5_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_3_31" val="1"/>
</and_exp><and_exp><literal name="tmp_5_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1104" bw="64" op_0_bw="6">
<![CDATA[
.critedge.32:0  %tmp_6_31 = zext i6 %j_0_in_31 to i64

]]></node>
<StgValue><ssdm name="tmp_6_31"/></StgValue>
</operation>

<operation id="1270" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_3_31" val="1"/>
</and_exp><and_exp><literal name="tmp_5_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.32:1  %array_out_addr_136 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_31

]]></node>
<StgValue><ssdm name="array_out_addr_136"/></StgValue>
</operation>

<operation id="1271" st_id="170" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_3_31" val="1"/>
</and_exp><and_exp><literal name="tmp_5_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.32:2  store i32 %array_out_load_69, i32* %array_out_addr_136, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1272" st_id="171" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="6">
<![CDATA[
.critedge.32:5  %array_out_load_70 = load i32* %array_out_addr_34, align 4

]]></node>
<StgValue><ssdm name="array_out_load_70"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1273" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.32:3  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_34) nounwind

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1274" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.32:4  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1275" st_id="172" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="6">
<![CDATA[
.critedge.32:5  %array_out_load_70 = load i32* %array_out_addr_34, align 4

]]></node>
<StgValue><ssdm name="array_out_load_70"/></StgValue>
</operation>

<operation id="1276" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="0" op_0_bw="0">
<![CDATA[
.critedge.32:6  br label %98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1277" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_in_32 = phi i6 [ -30, %.critedge.32 ], [ %tmp_66, %99 ]

]]></node>
<StgValue><ssdm name="j_0_in_32"/></StgValue>
</operation>

<operation id="1278" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="7" op_0_bw="6">
<![CDATA[
:1  %j_0_in_32_cast = zext i6 %j_0_in_32 to i7

]]></node>
<StgValue><ssdm name="j_0_in_32_cast"/></StgValue>
</operation>

<operation id="1279" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %j_32 = add i7 -1, %j_0_in_32_cast

]]></node>
<StgValue><ssdm name="j_32"/></StgValue>
</operation>

<operation id="1280" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="7">
<![CDATA[
:3  %j_32_cast1 = sext i7 %j_32 to i32

]]></node>
<StgValue><ssdm name="j_32_cast1"/></StgValue>
</operation>

<operation id="1281" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="6" op_0_bw="7">
<![CDATA[
:4  %tmp_66 = trunc i7 %j_32 to i6

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1282" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_3_32 = icmp eq i6 %j_0_in_32, 0

]]></node>
<StgValue><ssdm name="tmp_3_32"/></StgValue>
</operation>

<operation id="1283" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 34, i64 17) nounwind

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1284" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_32, label %.critedge.33, label %100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1285" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_32 = zext i32 %j_32_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_32"/></StgValue>
</operation>

<operation id="1286" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_137 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_32

]]></node>
<StgValue><ssdm name="array_out_addr_137"/></StgValue>
</operation>

<operation id="1287" st_id="173" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_33 = load i32* %array_out_addr_137, align 4

]]></node>
<StgValue><ssdm name="array_out_load_33"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1288" st_id="174" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_33 = load i32* %array_out_addr_137, align 4

]]></node>
<StgValue><ssdm name="array_out_load_33"/></StgValue>
</operation>

<operation id="1289" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_32 = icmp sgt i32 %array_out_load_33, %array_out_load_70

]]></node>
<StgValue><ssdm name="tmp_5_32"/></StgValue>
</operation>

<operation id="1290" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_32, label %99, label %.critedge.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1291" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
<literal name="tmp_5_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
<literal name="tmp_5_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_32 = zext i6 %j_0_in_32 to i64

]]></node>
<StgValue><ssdm name="tmp_8_32"/></StgValue>
</operation>

<operation id="1293" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
<literal name="tmp_5_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_138 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_32

]]></node>
<StgValue><ssdm name="array_out_addr_138"/></StgValue>
</operation>

<operation id="1294" st_id="174" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
<literal name="tmp_5_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_33, i32* %array_out_addr_138, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1295" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_3_32" val="0"/>
<literal name="tmp_5_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_3_32" val="1"/>
</and_exp><and_exp><literal name="tmp_5_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="64" op_0_bw="6">
<![CDATA[
.critedge.33:0  %tmp_6_32 = zext i6 %j_0_in_32 to i64

]]></node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>

<operation id="1297" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_3_32" val="1"/>
</and_exp><and_exp><literal name="tmp_5_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.33:1  %array_out_addr_139 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_32

]]></node>
<StgValue><ssdm name="array_out_addr_139"/></StgValue>
</operation>

<operation id="1298" st_id="174" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_3_32" val="1"/>
</and_exp><and_exp><literal name="tmp_5_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.33:2  store i32 %array_out_load_70, i32* %array_out_addr_139, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1299" st_id="175" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="6">
<![CDATA[
.critedge.33:5  %array_out_load_71 = load i32* %array_out_addr_35, align 4

]]></node>
<StgValue><ssdm name="array_out_load_71"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1300" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.33:3  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_35) nounwind

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1301" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.33:4  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1302" st_id="176" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="6">
<![CDATA[
.critedge.33:5  %array_out_load_71 = load i32* %array_out_addr_35, align 4

]]></node>
<StgValue><ssdm name="array_out_load_71"/></StgValue>
</operation>

<operation id="1303" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="0" op_0_bw="0">
<![CDATA[
.critedge.33:6  br label %101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1304" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_in_33 = phi i6 [ -29, %.critedge.33 ], [ %tmp_67, %102 ]

]]></node>
<StgValue><ssdm name="j_0_in_33"/></StgValue>
</operation>

<operation id="1305" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="7" op_0_bw="6">
<![CDATA[
:1  %j_0_in_33_cast = zext i6 %j_0_in_33 to i7

]]></node>
<StgValue><ssdm name="j_0_in_33_cast"/></StgValue>
</operation>

<operation id="1306" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %j_33 = add i7 -1, %j_0_in_33_cast

]]></node>
<StgValue><ssdm name="j_33"/></StgValue>
</operation>

<operation id="1307" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="32" op_0_bw="7">
<![CDATA[
:3  %j_33_cast9 = sext i7 %j_33 to i32

]]></node>
<StgValue><ssdm name="j_33_cast9"/></StgValue>
</operation>

<operation id="1308" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="6" op_0_bw="7">
<![CDATA[
:4  %tmp_67 = trunc i7 %j_33 to i6

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1309" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_3_33 = icmp eq i6 %j_0_in_33, 0

]]></node>
<StgValue><ssdm name="tmp_3_33"/></StgValue>
</operation>

<operation id="1310" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 35, i64 18) nounwind

]]></node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1311" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_33, label %.critedge.34, label %103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_33 = zext i32 %j_33_cast9 to i64

]]></node>
<StgValue><ssdm name="tmp_4_33"/></StgValue>
</operation>

<operation id="1313" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_140 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_33

]]></node>
<StgValue><ssdm name="array_out_addr_140"/></StgValue>
</operation>

<operation id="1314" st_id="177" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_34 = load i32* %array_out_addr_140, align 4

]]></node>
<StgValue><ssdm name="array_out_load_34"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1315" st_id="178" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_34 = load i32* %array_out_addr_140, align 4

]]></node>
<StgValue><ssdm name="array_out_load_34"/></StgValue>
</operation>

<operation id="1316" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_33 = icmp sgt i32 %array_out_load_34, %array_out_load_71

]]></node>
<StgValue><ssdm name="tmp_5_33"/></StgValue>
</operation>

<operation id="1317" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_33, label %102, label %.critedge.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1318" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
<literal name="tmp_5_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
<literal name="tmp_5_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_33 = zext i6 %j_0_in_33 to i64

]]></node>
<StgValue><ssdm name="tmp_8_33"/></StgValue>
</operation>

<operation id="1320" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
<literal name="tmp_5_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_141 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_33

]]></node>
<StgValue><ssdm name="array_out_addr_141"/></StgValue>
</operation>

<operation id="1321" st_id="178" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
<literal name="tmp_5_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_34, i32* %array_out_addr_141, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1322" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_3_33" val="0"/>
<literal name="tmp_5_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1323" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_3_33" val="1"/>
</and_exp><and_exp><literal name="tmp_5_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="64" op_0_bw="6">
<![CDATA[
.critedge.34:0  %tmp_6_33 = zext i6 %j_0_in_33 to i64

]]></node>
<StgValue><ssdm name="tmp_6_33"/></StgValue>
</operation>

<operation id="1324" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_3_33" val="1"/>
</and_exp><and_exp><literal name="tmp_5_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.34:1  %array_out_addr_142 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_33

]]></node>
<StgValue><ssdm name="array_out_addr_142"/></StgValue>
</operation>

<operation id="1325" st_id="178" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_3_33" val="1"/>
</and_exp><and_exp><literal name="tmp_5_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.34:2  store i32 %array_out_load_71, i32* %array_out_addr_142, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1326" st_id="179" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="6">
<![CDATA[
.critedge.34:5  %array_out_load_72 = load i32* %array_out_addr_36, align 4

]]></node>
<StgValue><ssdm name="array_out_load_72"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1327" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.34:3  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_36) nounwind

]]></node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1328" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.34:4  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1329" st_id="180" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="6">
<![CDATA[
.critedge.34:5  %array_out_load_72 = load i32* %array_out_addr_36, align 4

]]></node>
<StgValue><ssdm name="array_out_load_72"/></StgValue>
</operation>

<operation id="1330" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="0" op_0_bw="0">
<![CDATA[
.critedge.34:6  br label %104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1331" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_in_34 = phi i6 [ -28, %.critedge.34 ], [ %tmp_68, %105 ]

]]></node>
<StgValue><ssdm name="j_0_in_34"/></StgValue>
</operation>

<operation id="1332" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="7" op_0_bw="6">
<![CDATA[
:1  %j_0_in_34_cast = zext i6 %j_0_in_34 to i7

]]></node>
<StgValue><ssdm name="j_0_in_34_cast"/></StgValue>
</operation>

<operation id="1333" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %j_34 = add i7 -1, %j_0_in_34_cast

]]></node>
<StgValue><ssdm name="j_34"/></StgValue>
</operation>

<operation id="1334" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="7">
<![CDATA[
:3  %j_34_cast7 = sext i7 %j_34 to i32

]]></node>
<StgValue><ssdm name="j_34_cast7"/></StgValue>
</operation>

<operation id="1335" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="6" op_0_bw="7">
<![CDATA[
:4  %tmp_68 = trunc i7 %j_34 to i6

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1336" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_3_34 = icmp eq i6 %j_0_in_34, 0

]]></node>
<StgValue><ssdm name="tmp_3_34"/></StgValue>
</operation>

<operation id="1337" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 36, i64 18) nounwind

]]></node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1338" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_34, label %.critedge.35, label %106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1339" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_34 = zext i32 %j_34_cast7 to i64

]]></node>
<StgValue><ssdm name="tmp_4_34"/></StgValue>
</operation>

<operation id="1340" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_143 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_34

]]></node>
<StgValue><ssdm name="array_out_addr_143"/></StgValue>
</operation>

<operation id="1341" st_id="181" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_35 = load i32* %array_out_addr_143, align 4

]]></node>
<StgValue><ssdm name="array_out_load_35"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1342" st_id="182" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_35 = load i32* %array_out_addr_143, align 4

]]></node>
<StgValue><ssdm name="array_out_load_35"/></StgValue>
</operation>

<operation id="1343" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_34 = icmp sgt i32 %array_out_load_35, %array_out_load_72

]]></node>
<StgValue><ssdm name="tmp_5_34"/></StgValue>
</operation>

<operation id="1344" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_34, label %105, label %.critedge.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
<literal name="tmp_5_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1346" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
<literal name="tmp_5_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_34 = zext i6 %j_0_in_34 to i64

]]></node>
<StgValue><ssdm name="tmp_8_34"/></StgValue>
</operation>

<operation id="1347" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
<literal name="tmp_5_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_144 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_34

]]></node>
<StgValue><ssdm name="array_out_addr_144"/></StgValue>
</operation>

<operation id="1348" st_id="182" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
<literal name="tmp_5_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_35, i32* %array_out_addr_144, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_3_34" val="0"/>
<literal name="tmp_5_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_3_34" val="1"/>
</and_exp><and_exp><literal name="tmp_5_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="64" op_0_bw="6">
<![CDATA[
.critedge.35:0  %tmp_6_34 = zext i6 %j_0_in_34 to i64

]]></node>
<StgValue><ssdm name="tmp_6_34"/></StgValue>
</operation>

<operation id="1351" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_3_34" val="1"/>
</and_exp><and_exp><literal name="tmp_5_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.35:1  %array_out_addr_145 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_34

]]></node>
<StgValue><ssdm name="array_out_addr_145"/></StgValue>
</operation>

<operation id="1352" st_id="182" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_3_34" val="1"/>
</and_exp><and_exp><literal name="tmp_5_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.35:2  store i32 %array_out_load_72, i32* %array_out_addr_145, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1353" st_id="183" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="6">
<![CDATA[
.critedge.35:5  %array_out_load_73 = load i32* %array_out_addr_37, align 4

]]></node>
<StgValue><ssdm name="array_out_load_73"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1354" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.35:3  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_37) nounwind

]]></node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1355" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.35:4  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1356" st_id="184" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="6">
<![CDATA[
.critedge.35:5  %array_out_load_73 = load i32* %array_out_addr_37, align 4

]]></node>
<StgValue><ssdm name="array_out_load_73"/></StgValue>
</operation>

<operation id="1357" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="0" op_0_bw="0">
<![CDATA[
.critedge.35:6  br label %107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1358" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_in_35 = phi i6 [ -27, %.critedge.35 ], [ %tmp_69, %108 ]

]]></node>
<StgValue><ssdm name="j_0_in_35"/></StgValue>
</operation>

<operation id="1359" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="7" op_0_bw="6">
<![CDATA[
:1  %j_0_in_35_cast = zext i6 %j_0_in_35 to i7

]]></node>
<StgValue><ssdm name="j_0_in_35_cast"/></StgValue>
</operation>

<operation id="1360" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %j_35 = add i7 -1, %j_0_in_35_cast

]]></node>
<StgValue><ssdm name="j_35"/></StgValue>
</operation>

<operation id="1361" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="32" op_0_bw="7">
<![CDATA[
:3  %j_35_cast5 = sext i7 %j_35 to i32

]]></node>
<StgValue><ssdm name="j_35_cast5"/></StgValue>
</operation>

<operation id="1362" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="6" op_0_bw="7">
<![CDATA[
:4  %tmp_69 = trunc i7 %j_35 to i6

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1363" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_3_35 = icmp eq i6 %j_0_in_35, 0

]]></node>
<StgValue><ssdm name="tmp_3_35"/></StgValue>
</operation>

<operation id="1364" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 37, i64 19) nounwind

]]></node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1365" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_35, label %.critedge.36, label %109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_35 = zext i32 %j_35_cast5 to i64

]]></node>
<StgValue><ssdm name="tmp_4_35"/></StgValue>
</operation>

<operation id="1367" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_146 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_35

]]></node>
<StgValue><ssdm name="array_out_addr_146"/></StgValue>
</operation>

<operation id="1368" st_id="185" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1210" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_36 = load i32* %array_out_addr_146, align 4

]]></node>
<StgValue><ssdm name="array_out_load_36"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1369" st_id="186" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1210" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_36 = load i32* %array_out_addr_146, align 4

]]></node>
<StgValue><ssdm name="array_out_load_36"/></StgValue>
</operation>

<operation id="1370" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_35 = icmp sgt i32 %array_out_load_36, %array_out_load_73

]]></node>
<StgValue><ssdm name="tmp_5_35"/></StgValue>
</operation>

<operation id="1371" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_35, label %108, label %.critedge.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1372" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
<literal name="tmp_5_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
<literal name="tmp_5_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_35 = zext i6 %j_0_in_35 to i64

]]></node>
<StgValue><ssdm name="tmp_8_35"/></StgValue>
</operation>

<operation id="1374" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
<literal name="tmp_5_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_147 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_35

]]></node>
<StgValue><ssdm name="array_out_addr_147"/></StgValue>
</operation>

<operation id="1375" st_id="186" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
<literal name="tmp_5_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_36, i32* %array_out_addr_147, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_3_35" val="0"/>
<literal name="tmp_5_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_3_35" val="1"/>
</and_exp><and_exp><literal name="tmp_5_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="64" op_0_bw="6">
<![CDATA[
.critedge.36:0  %tmp_6_35 = zext i6 %j_0_in_35 to i64

]]></node>
<StgValue><ssdm name="tmp_6_35"/></StgValue>
</operation>

<operation id="1378" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_3_35" val="1"/>
</and_exp><and_exp><literal name="tmp_5_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.36:1  %array_out_addr_148 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_35

]]></node>
<StgValue><ssdm name="array_out_addr_148"/></StgValue>
</operation>

<operation id="1379" st_id="186" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_3_35" val="1"/>
</and_exp><and_exp><literal name="tmp_5_35" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.36:2  store i32 %array_out_load_73, i32* %array_out_addr_148, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1380" st_id="187" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="6">
<![CDATA[
.critedge.36:5  %array_out_load_74 = load i32* %array_out_addr_38, align 4

]]></node>
<StgValue><ssdm name="array_out_load_74"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1381" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.36:3  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_38) nounwind

]]></node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1382" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.36:4  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1383" st_id="188" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="6">
<![CDATA[
.critedge.36:5  %array_out_load_74 = load i32* %array_out_addr_38, align 4

]]></node>
<StgValue><ssdm name="array_out_load_74"/></StgValue>
</operation>

<operation id="1384" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="0" op_0_bw="0">
<![CDATA[
.critedge.36:6  br label %110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1385" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_in_36 = phi i6 [ -26, %.critedge.36 ], [ %tmp_70, %111 ]

]]></node>
<StgValue><ssdm name="j_0_in_36"/></StgValue>
</operation>

<operation id="1386" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="7" op_0_bw="6">
<![CDATA[
:1  %j_0_in_36_cast = zext i6 %j_0_in_36 to i7

]]></node>
<StgValue><ssdm name="j_0_in_36_cast"/></StgValue>
</operation>

<operation id="1387" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %j_36 = add i7 -1, %j_0_in_36_cast

]]></node>
<StgValue><ssdm name="j_36"/></StgValue>
</operation>

<operation id="1388" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="32" op_0_bw="7">
<![CDATA[
:3  %j_36_cast3 = sext i7 %j_36 to i32

]]></node>
<StgValue><ssdm name="j_36_cast3"/></StgValue>
</operation>

<operation id="1389" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="6" op_0_bw="7">
<![CDATA[
:4  %tmp_70 = trunc i7 %j_36 to i6

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1390" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_3_36 = icmp eq i6 %j_0_in_36, 0

]]></node>
<StgValue><ssdm name="tmp_3_36"/></StgValue>
</operation>

<operation id="1391" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 38, i64 19) nounwind

]]></node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1392" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_36, label %.critedge.37, label %112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_36 = zext i32 %j_36_cast3 to i64

]]></node>
<StgValue><ssdm name="tmp_4_36"/></StgValue>
</operation>

<operation id="1394" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_149 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_36

]]></node>
<StgValue><ssdm name="array_out_addr_149"/></StgValue>
</operation>

<operation id="1395" st_id="189" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_37 = load i32* %array_out_addr_149, align 4

]]></node>
<StgValue><ssdm name="array_out_load_37"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1396" st_id="190" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_37 = load i32* %array_out_addr_149, align 4

]]></node>
<StgValue><ssdm name="array_out_load_37"/></StgValue>
</operation>

<operation id="1397" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_36 = icmp sgt i32 %array_out_load_37, %array_out_load_74

]]></node>
<StgValue><ssdm name="tmp_5_36"/></StgValue>
</operation>

<operation id="1398" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_36, label %111, label %.critedge.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
<literal name="tmp_5_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1400" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
<literal name="tmp_5_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_36 = zext i6 %j_0_in_36 to i64

]]></node>
<StgValue><ssdm name="tmp_8_36"/></StgValue>
</operation>

<operation id="1401" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
<literal name="tmp_5_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_150 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_36

]]></node>
<StgValue><ssdm name="array_out_addr_150"/></StgValue>
</operation>

<operation id="1402" st_id="190" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
<literal name="tmp_5_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_37, i32* %array_out_addr_150, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="tmp_3_36" val="0"/>
<literal name="tmp_5_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_3_36" val="1"/>
</and_exp><and_exp><literal name="tmp_5_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="64" op_0_bw="6">
<![CDATA[
.critedge.37:0  %tmp_6_36 = zext i6 %j_0_in_36 to i64

]]></node>
<StgValue><ssdm name="tmp_6_36"/></StgValue>
</operation>

<operation id="1405" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_3_36" val="1"/>
</and_exp><and_exp><literal name="tmp_5_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.37:1  %array_out_addr_151 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_36

]]></node>
<StgValue><ssdm name="array_out_addr_151"/></StgValue>
</operation>

<operation id="1406" st_id="190" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_3_36" val="1"/>
</and_exp><and_exp><literal name="tmp_5_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.37:2  store i32 %array_out_load_74, i32* %array_out_addr_151, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1407" st_id="191" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="32" op_0_bw="6">
<![CDATA[
.critedge.37:5  %array_out_load_75 = load i32* %array_out_addr_39, align 4

]]></node>
<StgValue><ssdm name="array_out_load_75"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1408" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.37:3  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_39) nounwind

]]></node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1409" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.37:4  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1410" st_id="192" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="32" op_0_bw="6">
<![CDATA[
.critedge.37:5  %array_out_load_75 = load i32* %array_out_addr_39, align 4

]]></node>
<StgValue><ssdm name="array_out_load_75"/></StgValue>
</operation>

<operation id="1411" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="0" op_0_bw="0">
<![CDATA[
.critedge.37:6  br label %113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1412" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_0_in_37 = phi i6 [ -25, %.critedge.37 ], [ %tmp_71, %114 ]

]]></node>
<StgValue><ssdm name="j_0_in_37"/></StgValue>
</operation>

<operation id="1413" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="7" op_0_bw="6">
<![CDATA[
:1  %j_0_in_37_cast = zext i6 %j_0_in_37 to i7

]]></node>
<StgValue><ssdm name="j_0_in_37_cast"/></StgValue>
</operation>

<operation id="1414" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %j_37 = add i7 -1, %j_0_in_37_cast

]]></node>
<StgValue><ssdm name="j_37"/></StgValue>
</operation>

<operation id="1415" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="7">
<![CDATA[
:3  %j_37_cast1 = sext i7 %j_37 to i32

]]></node>
<StgValue><ssdm name="j_37_cast1"/></StgValue>
</operation>

<operation id="1416" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="6" op_0_bw="7">
<![CDATA[
:4  %tmp_71 = trunc i7 %j_37 to i6

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1417" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_3_37 = icmp eq i6 %j_0_in_37, 0

]]></node>
<StgValue><ssdm name="tmp_3_37"/></StgValue>
</operation>

<operation id="1418" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 39, i64 20) nounwind

]]></node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1419" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_3_37, label %.critedge.38, label %115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1420" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4_37 = zext i32 %j_37_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_4_37"/></StgValue>
</operation>

<operation id="1421" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_out_addr_152 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_4_37

]]></node>
<StgValue><ssdm name="array_out_addr_152"/></StgValue>
</operation>

<operation id="1422" st_id="193" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_38 = load i32* %array_out_addr_152, align 4

]]></node>
<StgValue><ssdm name="array_out_load_38"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1423" st_id="194" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="6">
<![CDATA[
:2  %array_out_load_38 = load i32* %array_out_addr_152, align 4

]]></node>
<StgValue><ssdm name="array_out_load_38"/></StgValue>
</operation>

<operation id="1424" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_37 = icmp sgt i32 %array_out_load_38, %array_out_load_75

]]></node>
<StgValue><ssdm name="tmp_5_37"/></StgValue>
</operation>

<operation id="1425" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_37, label %114, label %.critedge.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1426" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
<literal name="tmp_5_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
<literal name="tmp_5_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_8_37 = zext i6 %j_0_in_37 to i64

]]></node>
<StgValue><ssdm name="tmp_8_37"/></StgValue>
</operation>

<operation id="1428" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
<literal name="tmp_5_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %array_out_addr_153 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_8_37

]]></node>
<StgValue><ssdm name="array_out_addr_153"/></StgValue>
</operation>

<operation id="1429" st_id="194" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
<literal name="tmp_5_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %array_out_load_38, i32* %array_out_addr_153, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3_37" val="0"/>
<literal name="tmp_5_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1431" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_3_37" val="1"/>
</and_exp><and_exp><literal name="tmp_5_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="6">
<![CDATA[
.critedge.38:0  %tmp_6_37 = zext i6 %j_0_in_37 to i64

]]></node>
<StgValue><ssdm name="tmp_6_37"/></StgValue>
</operation>

<operation id="1432" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_3_37" val="1"/>
</and_exp><and_exp><literal name="tmp_5_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.38:1  %array_out_addr_154 = getelementptr [40 x i32]* %array_out, i64 0, i64 %tmp_6_37

]]></node>
<StgValue><ssdm name="array_out_addr_154"/></StgValue>
</operation>

<operation id="1433" st_id="194" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_3_37" val="1"/>
</and_exp><and_exp><literal name="tmp_5_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1280" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.critedge.38:2  store i32 %array_out_load_75, i32* %array_out_addr_154, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_3_37" val="1"/>
</and_exp><and_exp><literal name="tmp_5_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.38:3  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_40) nounwind

]]></node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1435" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_3_37" val="1"/>
</and_exp><and_exp><literal name="tmp_5_37" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="0">
<![CDATA[
.critedge.38:4  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
