static int F_1 ( const T_1 * V_1 )\r\n{\r\nif( ( V_1 -> V_2 == 0 ) || ( V_1 -> V_3 == NULL ) )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_2 ( const T_1 * V_1 , const char * V_4 )\r\n{\r\nint V_5 = 0 ;\r\nwhile( ! F_1 ( V_1 ) && ( strcmp ( V_1 -> V_3 , V_4 ) != 0 ) )\r\n{\r\nV_5 ++ ;\r\nV_1 ++ ;\r\n}\r\nif( F_1 ( V_1 ) )\r\nreturn - 1 ;\r\nreturn V_5 ;\r\n}\r\nstatic int F_3 ( const T_1 * V_1 , unsigned int V_6 )\r\n{\r\nint V_5 = 0 ;\r\nwhile( ! F_1 ( V_1 ) && ( V_1 -> V_2 < V_6 ) )\r\n{\r\nV_5 ++ ;\r\nV_1 ++ ;\r\n}\r\nif( V_1 -> V_2 == V_6 )\r\nreturn V_5 ;\r\nreturn - 1 ;\r\n}\r\nstatic int F_4 ( T_2 * V_7 , int V_8 , long V_9 , void * V_10 ,\r\nvoid (* F_5)( void ) )\r\n{\r\nint V_5 ;\r\nchar * V_4 = ( char * ) V_10 ;\r\nif( V_8 == V_11 )\r\n{\r\nif( ( V_7 -> V_12 == NULL ) || F_1 ( V_7 -> V_12 ) )\r\nreturn 0 ;\r\nreturn V_7 -> V_12 -> V_2 ;\r\n}\r\nif( ( V_8 == V_13 ) ||\r\n( V_8 == V_14 ) ||\r\n( V_8 == V_15 ) )\r\n{\r\nif( V_4 == NULL )\r\n{\r\nF_6 ( V_16 ,\r\nV_17 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nif( V_8 == V_13 )\r\n{\r\nif( ( V_7 -> V_12 == NULL ) || ( ( V_5 = F_2 (\r\nV_7 -> V_12 , V_4 ) ) < 0 ) )\r\n{\r\nF_6 ( V_16 ,\r\nV_18 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn V_7 -> V_12 [ V_5 ] . V_2 ;\r\n}\r\nif( ( V_7 -> V_12 == NULL ) || ( ( V_5 = F_3 ( V_7 -> V_12 ,\r\n( unsigned int ) V_9 ) ) < 0 ) )\r\n{\r\nF_6 ( V_16 ,\r\nV_19 ) ;\r\nreturn - 1 ;\r\n}\r\nswitch( V_8 )\r\n{\r\ncase V_20 :\r\nV_5 ++ ;\r\nif( F_1 ( V_7 -> V_12 + V_5 ) )\r\nreturn 0 ;\r\nelse\r\nreturn V_7 -> V_12 [ V_5 ] . V_2 ;\r\ncase V_21 :\r\nreturn strlen ( V_7 -> V_12 [ V_5 ] . V_3 ) ;\r\ncase V_14 :\r\nreturn F_7 ( V_4 , strlen ( V_7 -> V_12 [ V_5 ] . V_3 ) + 1 ,\r\nL_1 , V_7 -> V_12 [ V_5 ] . V_3 ) ;\r\ncase V_22 :\r\nif( V_7 -> V_12 [ V_5 ] . V_23 )\r\nreturn strlen ( V_7 -> V_12 [ V_5 ] . V_23 ) ;\r\nreturn strlen ( V_24 ) ;\r\ncase V_15 :\r\nif( V_7 -> V_12 [ V_5 ] . V_23 )\r\nreturn F_7 ( V_4 ,\r\nstrlen ( V_7 -> V_12 [ V_5 ] . V_23 ) + 1 ,\r\nL_1 , V_7 -> V_12 [ V_5 ] . V_23 ) ;\r\nreturn F_7 ( V_4 , strlen ( V_24 ) + 1 , L_1 ,\r\nV_24 ) ;\r\ncase V_25 :\r\nreturn V_7 -> V_12 [ V_5 ] . V_26 ;\r\n}\r\nF_6 ( V_16 , V_27 ) ;\r\nreturn - 1 ;\r\n}\r\nint F_8 ( T_2 * V_7 , int V_8 , long V_9 , void * V_10 , void (* F_5)( void ) )\r\n{\r\nint V_28 , V_29 ;\r\nif( V_7 == NULL )\r\n{\r\nF_6 ( V_30 , V_17 ) ;\r\nreturn 0 ;\r\n}\r\nF_9 ( V_31 ) ;\r\nV_29 = ( ( V_7 -> V_32 > 0 ) ? 1 : 0 ) ;\r\nF_10 ( V_31 ) ;\r\nV_28 = ( ( V_7 -> V_33 == NULL ) ? 0 : 1 ) ;\r\nif( ! V_29 )\r\n{\r\nF_6 ( V_30 , V_34 ) ;\r\nreturn 0 ;\r\n}\r\nswitch( V_8 )\r\n{\r\ncase V_35 :\r\nreturn V_28 ;\r\ncase V_11 :\r\ncase V_20 :\r\ncase V_13 :\r\ncase V_21 :\r\ncase V_14 :\r\ncase V_22 :\r\ncase V_15 :\r\ncase V_25 :\r\nif( V_28 && ! ( V_7 -> V_36 & V_37 ) )\r\nreturn F_4 ( V_7 , V_8 , V_9 , V_10 , F_5 ) ;\r\nif( ! V_28 )\r\n{\r\nF_6 ( V_30 , V_38 ) ;\r\nreturn - 1 ;\r\n}\r\ndefault:\r\nbreak;\r\n}\r\nif( ! V_28 )\r\n{\r\nF_6 ( V_30 , V_38 ) ;\r\nreturn 0 ;\r\n}\r\nreturn V_7 -> V_33 ( V_7 , V_8 , V_9 , V_10 , F_5 ) ;\r\n}\r\nint F_11 ( T_2 * V_7 , int V_8 )\r\n{\r\nint V_36 ;\r\nif( ( V_36 = F_8 ( V_7 , V_25 , V_8 , NULL , NULL ) ) < 0 )\r\n{\r\nF_6 ( V_39 ,\r\nV_19 ) ;\r\nreturn 0 ;\r\n}\r\nif( ! ( V_36 & V_40 ) &&\r\n! ( V_36 & V_41 ) &&\r\n! ( V_36 & V_42 ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nint F_12 ( T_2 * V_7 , const char * V_3 ,\r\nlong V_9 , void * V_10 , void (* F_5)( void ) , int V_43 )\r\n{\r\nint V_6 ;\r\nif( ( V_7 == NULL ) || ( V_3 == NULL ) )\r\n{\r\nF_6 ( V_44 ,\r\nV_17 ) ;\r\nreturn 0 ;\r\n}\r\nif( ( V_7 -> V_33 == NULL ) || ( ( V_6 = F_8 ( V_7 ,\r\nV_13 ,\r\n0 , ( void * ) V_3 , NULL ) ) <= 0 ) )\r\n{\r\nif( V_43 )\r\n{\r\nF_13 () ;\r\nreturn 1 ;\r\n}\r\nF_6 ( V_44 ,\r\nV_18 ) ;\r\nreturn 0 ;\r\n}\r\nif ( F_8 ( V_7 , V_6 , V_9 , V_10 , F_5 ) > 0 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nint F_14 ( T_2 * V_7 , const char * V_3 , const char * V_45 ,\r\nint V_43 )\r\n{\r\nint V_6 , V_36 ;\r\nlong V_46 ;\r\nchar * V_47 ;\r\nif( ( V_7 == NULL ) || ( V_3 == NULL ) )\r\n{\r\nF_6 ( V_48 ,\r\nV_17 ) ;\r\nreturn 0 ;\r\n}\r\nif( ( V_7 -> V_33 == NULL ) || ( ( V_6 = F_8 ( V_7 ,\r\nV_13 ,\r\n0 , ( void * ) V_3 , NULL ) ) <= 0 ) )\r\n{\r\nif( V_43 )\r\n{\r\nF_13 () ;\r\nreturn 1 ;\r\n}\r\nF_6 ( V_48 ,\r\nV_18 ) ;\r\nreturn 0 ;\r\n}\r\nif( ! F_11 ( V_7 , V_6 ) )\r\n{\r\nF_6 ( V_48 ,\r\nV_49 ) ;\r\nreturn 0 ;\r\n}\r\nif( ( V_36 = F_8 ( V_7 , V_25 , V_6 , NULL , NULL ) ) < 0 )\r\n{\r\nF_6 ( V_48 ,\r\nV_27 ) ;\r\nreturn 0 ;\r\n}\r\nif( V_36 & V_40 )\r\n{\r\nif( V_45 != NULL )\r\n{\r\nF_6 ( V_48 ,\r\nV_50 ) ;\r\nreturn 0 ;\r\n}\r\nif( F_8 ( V_7 , V_6 , 0 , ( void * ) V_45 , NULL ) > 0 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nif( V_45 == NULL )\r\n{\r\nF_6 ( V_48 ,\r\nV_51 ) ;\r\nreturn 0 ;\r\n}\r\nif( V_36 & V_42 )\r\n{\r\nif( F_8 ( V_7 , V_6 , 0 , ( void * ) V_45 , NULL ) > 0 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nif( ! ( V_36 & V_41 ) )\r\n{\r\nF_6 ( V_48 ,\r\nV_27 ) ;\r\nreturn 0 ;\r\n}\r\nV_46 = strtol ( V_45 , & V_47 , 10 ) ;\r\nif( ( V_45 == V_47 ) || ( * V_47 != '\0' ) )\r\n{\r\nF_6 ( V_48 ,\r\nV_52 ) ;\r\nreturn 0 ;\r\n}\r\nif( F_8 ( V_7 , V_6 , V_46 , NULL , NULL ) > 0 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}
