-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity writeV2calc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    voltagesBackup_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    voltagesBackup_ce0 : OUT STD_LOGIC;
    voltagesBackup_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    voltagesBackup_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    voltagesBackup_ce1 : OUT STD_LOGIC;
    voltagesBackup_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    simConfig_rowsToSimu_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    simConfig_rowsToSimu_empty_n : IN STD_LOGIC;
    simConfig_rowsToSimu_read : OUT STD_LOGIC;
    simConfig_BLOCK_NUMBERS_V_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    simConfig_BLOCK_NUMBERS_V_empty_n : IN STD_LOGIC;
    simConfig_BLOCK_NUMBERS_V_read : OUT STD_LOGIC;
    Vi_idx_V_data_V_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    Vi_idx_V_data_V_0_empty_n : IN STD_LOGIC;
    Vi_idx_V_data_V_0_read : OUT STD_LOGIC;
    Vi_idx_V_data_V_1_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    Vi_idx_V_data_V_1_empty_n : IN STD_LOGIC;
    Vi_idx_V_data_V_1_read : OUT STD_LOGIC;
    Vi_idx_V_data_V_2_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    Vi_idx_V_data_V_2_empty_n : IN STD_LOGIC;
    Vi_idx_V_data_V_2_read : OUT STD_LOGIC;
    Vi_idx_V_data_V_3_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    Vi_idx_V_data_V_3_empty_n : IN STD_LOGIC;
    Vi_idx_V_data_V_3_read : OUT STD_LOGIC;
    fixedData_V_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fixedData_V_data_full_n : IN STD_LOGIC;
    fixedData_V_data_write : OUT STD_LOGIC;
    fixedData_V_tlast_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    fixedData_V_tlast_V_full_n : IN STD_LOGIC;
    fixedData_V_tlast_V_write : OUT STD_LOGIC;
    Vj_idx_V_data_V_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    Vj_idx_V_data_V_0_empty_n : IN STD_LOGIC;
    Vj_idx_V_data_V_0_read : OUT STD_LOGIC;
    Vj_idx_V_data_V_1_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    Vj_idx_V_data_V_1_empty_n : IN STD_LOGIC;
    Vj_idx_V_data_V_1_read : OUT STD_LOGIC;
    Vj_idx_V_data_V_2_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    Vj_idx_V_data_V_2_empty_n : IN STD_LOGIC;
    Vj_idx_V_data_V_2_read : OUT STD_LOGIC;
    Vj_idx_V_data_V_3_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    Vj_idx_V_data_V_3_empty_n : IN STD_LOGIC;
    Vj_idx_V_data_V_3_read : OUT STD_LOGIC;
    processedData_V_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    processedData_V_data_full_n : IN STD_LOGIC;
    processedData_V_data_write : OUT STD_LOGIC;
    processedData_V_data_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    processedData_V_data_1_full_n : IN STD_LOGIC;
    processedData_V_data_1_write : OUT STD_LOGIC;
    processedData_V_data_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    processedData_V_data_2_full_n : IN STD_LOGIC;
    processedData_V_data_2_write : OUT STD_LOGIC;
    processedData_V_data_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    processedData_V_data_3_full_n : IN STD_LOGIC;
    processedData_V_data_3_write : OUT STD_LOGIC );
end;


architecture behav of writeV2calc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv26_1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal simConfig_rowsToSimu_blk_n : STD_LOGIC;
    signal simConfig_BLOCK_NUMBERS_V_blk_n : STD_LOGIC;
    signal Vi_idx_V_data_V_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_3_i_i_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Vi_idx_V_data_V_1_blk_n : STD_LOGIC;
    signal Vi_idx_V_data_V_2_blk_n : STD_LOGIC;
    signal Vi_idx_V_data_V_3_blk_n : STD_LOGIC;
    signal fixedData_V_data_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_9_i_i_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal fixedData_V_tlast_V_blk_n : STD_LOGIC;
    signal Vj_idx_V_data_V_0_blk_n : STD_LOGIC;
    signal Vj_idx_V_data_V_1_blk_n : STD_LOGIC;
    signal Vj_idx_V_data_V_2_blk_n : STD_LOGIC;
    signal Vj_idx_V_data_V_3_blk_n : STD_LOGIC;
    signal processedData_V_data_blk_n : STD_LOGIC;
    signal processedData_V_data_1_blk_n : STD_LOGIC;
    signal processedData_V_data_2_blk_n : STD_LOGIC;
    signal processedData_V_data_3_blk_n : STD_LOGIC;
    signal p_1_i_i_reg_235 : STD_LOGIC_VECTOR (25 downto 0);
    signal simConfig_BLOCK_NUMB_reg_344 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_condition_190 : BOOLEAN;
    signal simConfig_rowsToSimu_1_reg_349 : STD_LOGIC_VECTOR (26 downto 0);
    signal i_V_fu_255_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_357 : STD_LOGIC_VECTOR (11 downto 0);
    signal Vi_idx_V_data_V_00_status : STD_LOGIC;
    signal tmp_data_2_V_reg_362 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_data_3_V_reg_367 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_data_reg_382 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_data_1_reg_387 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_reg_402 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_data_3_reg_407 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_i_i_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal fixedData_V_data1_status : STD_LOGIC;
    signal processedData_V_data1_status : STD_LOGIC;
    signal ap_condition_241 : BOOLEAN;
    signal j_V_fu_304_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal j_V_reg_416 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_data_2_V_1_reg_421 : STD_LOGIC_VECTOR (26 downto 0);
    signal Vj_idx_V_data_V_00_status : STD_LOGIC;
    signal ap_condition_261 : BOOLEAN;
    signal tmp_data_3_V_1_reg_426 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_data_0_reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_1_12_reg_446 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_13_reg_461 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_14_reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_i_reg_224 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal p_1_i_i_phi_fu_239_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_5_i_i_fu_277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_i_i_fu_282_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_i_i_fu_287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_i_i_fu_291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_i_i_fu_326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_1_i_i_fu_331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_2_i_i_fu_336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_3_i_i_fu_340_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal Vi_idx_V_data_V_00_update : STD_LOGIC;
    signal Vj_idx_V_data_V_00_update : STD_LOGIC;
    signal fixedData_V_data1_update : STD_LOGIC;
    signal processedData_V_data1_update : STD_LOGIC;
    signal p_i_i_cast_fu_246_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_1_i_i_cast_fu_295_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_3_i_i_fu_250_p2 = ap_const_lv1_0) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1))) and (ap_const_lv1_0 = tmp_9_i_i_fu_299_p2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_9_i_i_reg_412) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1)))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_1_i_i_reg_235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                p_1_i_i_reg_235 <= ap_const_lv26_0;
            elsif ((not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1))))) then 
                p_1_i_i_reg_235 <= j_V_reg_416;
            end if; 
        end if;
    end process;

    p_i_i_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state12))) then 
                p_i_i_reg_224 <= i_V_reg_357;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_190 = ap_const_boolean_1)))) then 
                p_i_i_reg_224 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1))))) then
                ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412 <= tmp_9_i_i_reg_412;
                tmp_9_i_i_reg_412 <= tmp_9_i_i_fu_299_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0))))) then
                i_V_reg_357 <= i_V_fu_255_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1))))) then
                j_V_reg_416 <= j_V_fu_304_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_190 = ap_const_boolean_1)))) then
                simConfig_BLOCK_NUMB_reg_344 <= simConfig_BLOCK_NUMBERS_V_dout;
                simConfig_rowsToSimu_1_reg_349 <= simConfig_rowsToSimu_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))) then
                tmp_data_0_reg_441 <= voltagesBackup_q0;
                tmp_data_1_12_reg_446 <= voltagesBackup_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state3))) then
                tmp_data_1_reg_387 <= voltagesBackup_q1;
                tmp_data_reg_382 <= voltagesBackup_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1))))) then
                tmp_data_2_13_reg_461 <= voltagesBackup_q0;
                tmp_data_3_14_reg_466 <= voltagesBackup_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))))) then
                tmp_data_2_V_1_reg_421 <= Vj_idx_V_data_V_2_dout;
                tmp_data_3_V_1_reg_426 <= Vj_idx_V_data_V_3_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0))))) then
                tmp_data_2_V_reg_362 <= Vi_idx_V_data_V_2_dout;
                tmp_data_3_V_reg_367 <= Vi_idx_V_data_V_3_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then
                tmp_data_2_reg_402 <= voltagesBackup_q0;
                tmp_data_3_reg_407 <= voltagesBackup_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, tmp_3_i_i_fu_250_p2, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_condition_190, Vi_idx_V_data_V_00_status, tmp_9_i_i_fu_299_p2, ap_condition_241, Vj_idx_V_data_V_00_status, ap_condition_261)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_condition_190 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1))) and (ap_const_lv1_0 = tmp_9_i_i_fu_299_p2) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1))) and (ap_const_lv1_0 = tmp_9_i_i_fu_299_p2) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter0)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    Vi_idx_V_data_V_00_status <= (Vi_idx_V_data_V_0_empty_n and Vi_idx_V_data_V_1_empty_n and Vi_idx_V_data_V_2_empty_n and Vi_idx_V_data_V_3_empty_n);

    Vi_idx_V_data_V_00_update_assign_proc : process(ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2, Vi_idx_V_data_V_00_status)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0))))) then 
            Vi_idx_V_data_V_00_update <= ap_const_logic_1;
        else 
            Vi_idx_V_data_V_00_update <= ap_const_logic_0;
        end if; 
    end process;


    Vi_idx_V_data_V_0_blk_n_assign_proc : process(Vi_idx_V_data_V_0_empty_n, ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)))) then 
            Vi_idx_V_data_V_0_blk_n <= Vi_idx_V_data_V_0_empty_n;
        else 
            Vi_idx_V_data_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vi_idx_V_data_V_0_read <= Vi_idx_V_data_V_00_update;

    Vi_idx_V_data_V_1_blk_n_assign_proc : process(Vi_idx_V_data_V_1_empty_n, ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)))) then 
            Vi_idx_V_data_V_1_blk_n <= Vi_idx_V_data_V_1_empty_n;
        else 
            Vi_idx_V_data_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vi_idx_V_data_V_1_read <= Vi_idx_V_data_V_00_update;

    Vi_idx_V_data_V_2_blk_n_assign_proc : process(Vi_idx_V_data_V_2_empty_n, ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)))) then 
            Vi_idx_V_data_V_2_blk_n <= Vi_idx_V_data_V_2_empty_n;
        else 
            Vi_idx_V_data_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vi_idx_V_data_V_2_read <= Vi_idx_V_data_V_00_update;

    Vi_idx_V_data_V_3_blk_n_assign_proc : process(Vi_idx_V_data_V_3_empty_n, ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)))) then 
            Vi_idx_V_data_V_3_blk_n <= Vi_idx_V_data_V_3_empty_n;
        else 
            Vi_idx_V_data_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vi_idx_V_data_V_3_read <= Vi_idx_V_data_V_00_update;
    Vj_idx_V_data_V_00_status <= (Vj_idx_V_data_V_0_empty_n and Vj_idx_V_data_V_1_empty_n and Vj_idx_V_data_V_2_empty_n and Vj_idx_V_data_V_3_empty_n);

    Vj_idx_V_data_V_00_update_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, Vj_idx_V_data_V_00_status, ap_condition_261)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))))) then 
            Vj_idx_V_data_V_00_update <= ap_const_logic_1;
        else 
            Vj_idx_V_data_V_00_update <= ap_const_logic_0;
        end if; 
    end process;


    Vj_idx_V_data_V_0_blk_n_assign_proc : process(Vj_idx_V_data_V_0_empty_n, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            Vj_idx_V_data_V_0_blk_n <= Vj_idx_V_data_V_0_empty_n;
        else 
            Vj_idx_V_data_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vj_idx_V_data_V_0_read <= Vj_idx_V_data_V_00_update;

    Vj_idx_V_data_V_1_blk_n_assign_proc : process(Vj_idx_V_data_V_1_empty_n, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            Vj_idx_V_data_V_1_blk_n <= Vj_idx_V_data_V_1_empty_n;
        else 
            Vj_idx_V_data_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vj_idx_V_data_V_1_read <= Vj_idx_V_data_V_00_update;

    Vj_idx_V_data_V_2_blk_n_assign_proc : process(Vj_idx_V_data_V_2_empty_n, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            Vj_idx_V_data_V_2_blk_n <= Vj_idx_V_data_V_2_empty_n;
        else 
            Vj_idx_V_data_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vj_idx_V_data_V_2_read <= Vj_idx_V_data_V_00_update;

    Vj_idx_V_data_V_3_blk_n_assign_proc : process(Vj_idx_V_data_V_3_empty_n, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            Vj_idx_V_data_V_3_blk_n <= Vj_idx_V_data_V_3_empty_n;
        else 
            Vj_idx_V_data_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vj_idx_V_data_V_3_read <= Vj_idx_V_data_V_00_update;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state12 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3 downto 3);

    ap_condition_190_assign_proc : process(ap_start, ap_done_reg, simConfig_rowsToSimu_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n)
    begin
                ap_condition_190 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowsToSimu_empty_n = ap_const_logic_0));
    end process;


    ap_condition_241_assign_proc : process(tmp_9_i_i_reg_412, fixedData_V_data1_status, processedData_V_data1_status)
    begin
                ap_condition_241 <= ((not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (fixedData_V_data1_status = ap_const_logic_0)) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (processedData_V_data1_status = ap_const_logic_0)));
    end process;


    ap_condition_261_assign_proc : process(ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, fixedData_V_data1_status, processedData_V_data1_status)
    begin
                ap_condition_261 <= ((not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (fixedData_V_data1_status = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (processedData_V_data1_status = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2, Vi_idx_V_data_V_00_status)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_3_i_i_fu_250_p2 = ap_const_lv1_0) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0)))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2, Vi_idx_V_data_V_00_status)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_3_i_i_fu_250_p2 = ap_const_lv1_0) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    fixedData_V_data1_status <= (fixedData_V_data_full_n and fixedData_V_tlast_V_full_n);

    fixedData_V_data1_update_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2, ap_condition_241, Vj_idx_V_data_V_00_status, ap_condition_261)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1)))) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))))) then 
            fixedData_V_data1_update <= ap_const_logic_1;
        else 
            fixedData_V_data1_update <= ap_const_logic_0;
        end if; 
    end process;


    fixedData_V_data_blk_n_assign_proc : process(fixedData_V_data_full_n, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412))) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)))) then 
            fixedData_V_data_blk_n <= fixedData_V_data_full_n;
        else 
            fixedData_V_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fixedData_V_data_din_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2, tmp_data_reg_382, tmp_data_1_reg_387, tmp_data_2_reg_402, tmp_data_3_reg_407, ap_condition_241, Vj_idx_V_data_V_00_status, ap_condition_261)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))) then 
            fixedData_V_data_din <= tmp_data_3_reg_407;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))))) then 
            fixedData_V_data_din <= tmp_data_2_reg_402;
        elsif ((not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1))))) then 
            fixedData_V_data_din <= tmp_data_1_reg_387;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1))))) then 
            fixedData_V_data_din <= tmp_data_reg_382;
        else 
            fixedData_V_data_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    fixedData_V_data_write <= fixedData_V_data1_update;

    fixedData_V_tlast_V_blk_n_assign_proc : process(fixedData_V_tlast_V_full_n, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412))) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)))) then 
            fixedData_V_tlast_V_blk_n <= fixedData_V_tlast_V_full_n;
        else 
            fixedData_V_tlast_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fixedData_V_tlast_V_din <= ap_const_lv1_0;
    fixedData_V_tlast_V_write <= fixedData_V_data1_update;
    i_V_fu_255_p2 <= std_logic_vector(unsigned(p_i_i_reg_224) + unsigned(ap_const_lv12_1));
    j_V_fu_304_p2 <= std_logic_vector(unsigned(p_1_i_i_phi_fu_239_p4) + unsigned(ap_const_lv26_1));
    p_1_i_i_cast_fu_295_p1 <= std_logic_vector(resize(unsigned(p_1_i_i_phi_fu_239_p4),27));

    p_1_i_i_phi_fu_239_p4_assign_proc : process(tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_1_i_i_reg_235, j_V_reg_416)
    begin
        if ((not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            p_1_i_i_phi_fu_239_p4 <= j_V_reg_416;
        else 
            p_1_i_i_phi_fu_239_p4 <= p_1_i_i_reg_235;
        end if; 
    end process;

    p_i_i_cast_fu_246_p1 <= std_logic_vector(resize(unsigned(p_i_i_reg_224),27));
    processedData_V_data1_status <= (processedData_V_data_full_n and processedData_V_data_1_full_n and processedData_V_data_2_full_n and processedData_V_data_3_full_n);

    processedData_V_data1_update_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2, ap_condition_241, Vj_idx_V_data_V_00_status, ap_condition_261)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1)))) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))))) then 
            processedData_V_data1_update <= ap_const_logic_1;
        else 
            processedData_V_data1_update <= ap_const_logic_0;
        end if; 
    end process;


    processedData_V_data_1_blk_n_assign_proc : process(processedData_V_data_1_full_n, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412))) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)))) then 
            processedData_V_data_1_blk_n <= processedData_V_data_1_full_n;
        else 
            processedData_V_data_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    processedData_V_data_1_din <= tmp_data_1_12_reg_446;
    processedData_V_data_1_write <= processedData_V_data1_update;

    processedData_V_data_2_blk_n_assign_proc : process(processedData_V_data_2_full_n, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412))) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)))) then 
            processedData_V_data_2_blk_n <= processedData_V_data_2_full_n;
        else 
            processedData_V_data_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    processedData_V_data_2_din_assign_proc : process(voltagesBackup_q0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2, ap_condition_241, Vj_idx_V_data_V_00_status, ap_condition_261, tmp_data_2_13_reg_461)
    begin
        if (((not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))))) then 
            processedData_V_data_2_din <= tmp_data_2_13_reg_461;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1))))) then 
            processedData_V_data_2_din <= voltagesBackup_q0;
        else 
            processedData_V_data_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    processedData_V_data_2_write <= processedData_V_data1_update;

    processedData_V_data_3_blk_n_assign_proc : process(processedData_V_data_3_full_n, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412))) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)))) then 
            processedData_V_data_3_blk_n <= processedData_V_data_3_full_n;
        else 
            processedData_V_data_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    processedData_V_data_3_din_assign_proc : process(voltagesBackup_q1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2, ap_condition_241, Vj_idx_V_data_V_00_status, ap_condition_261, tmp_data_3_14_reg_466)
    begin
        if (((not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_241 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))))) then 
            processedData_V_data_3_din <= tmp_data_3_14_reg_466;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_condition_241 = ap_const_boolean_1))))) then 
            processedData_V_data_3_din <= voltagesBackup_q1;
        else 
            processedData_V_data_3_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    processedData_V_data_3_write <= processedData_V_data1_update;

    processedData_V_data_blk_n_assign_proc : process(processedData_V_data_full_n, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412))) or (not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_tmp_9_i_i_reg_412)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)))) then 
            processedData_V_data_blk_n <= processedData_V_data_full_n;
        else 
            processedData_V_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    processedData_V_data_din <= tmp_data_0_reg_441;
    processedData_V_data_write <= processedData_V_data1_update;

    simConfig_BLOCK_NUMBERS_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, simConfig_BLOCK_NUMBERS_V_empty_n)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            simConfig_BLOCK_NUMBERS_V_blk_n <= simConfig_BLOCK_NUMBERS_V_empty_n;
        else 
            simConfig_BLOCK_NUMBERS_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    simConfig_BLOCK_NUMBERS_V_read_assign_proc : process(ap_CS_fsm_state1, ap_condition_190)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_190 = ap_const_boolean_1)))) then 
            simConfig_BLOCK_NUMBERS_V_read <= ap_const_logic_1;
        else 
            simConfig_BLOCK_NUMBERS_V_read <= ap_const_logic_0;
        end if; 
    end process;


    simConfig_rowsToSimu_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowsToSimu_empty_n)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            simConfig_rowsToSimu_blk_n <= simConfig_rowsToSimu_empty_n;
        else 
            simConfig_rowsToSimu_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    simConfig_rowsToSimu_read_assign_proc : process(ap_CS_fsm_state1, ap_condition_190)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_190 = ap_const_boolean_1)))) then 
            simConfig_rowsToSimu_read <= ap_const_logic_1;
        else 
            simConfig_rowsToSimu_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_13_1_i_i_fu_331_p1 <= std_logic_vector(resize(unsigned(Vj_idx_V_data_V_1_dout),64));
    tmp_13_2_i_i_fu_336_p1 <= std_logic_vector(resize(unsigned(tmp_data_2_V_1_reg_421),64));
    tmp_13_3_i_i_fu_340_p1 <= std_logic_vector(resize(unsigned(tmp_data_3_V_1_reg_426),64));
    tmp_13_i_i_fu_326_p1 <= std_logic_vector(resize(unsigned(Vj_idx_V_data_V_0_dout),64));
    tmp_3_i_i_fu_250_p2 <= "1" when (signed(p_i_i_cast_fu_246_p1) < signed(simConfig_rowsToSimu_1_reg_349)) else "0";
    tmp_5_i_i_fu_277_p1 <= std_logic_vector(resize(unsigned(Vi_idx_V_data_V_0_dout),64));
    tmp_6_i_i_fu_282_p1 <= std_logic_vector(resize(unsigned(Vi_idx_V_data_V_1_dout),64));
    tmp_7_i_i_fu_287_p1 <= std_logic_vector(resize(unsigned(tmp_data_2_V_reg_362),64));
    tmp_8_i_i_fu_291_p1 <= std_logic_vector(resize(unsigned(tmp_data_3_V_reg_367),64));
    tmp_9_i_i_fu_299_p2 <= "1" when (signed(p_1_i_i_cast_fu_295_p1) < signed(simConfig_BLOCK_NUMB_reg_344)) else "0";

    voltagesBackup_address0_assign_proc : process(ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_state3, tmp_5_i_i_fu_277_p1, tmp_7_i_i_fu_287_p1, tmp_13_i_i_fu_326_p1, tmp_13_2_i_i_fu_336_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            voltagesBackup_address0 <= tmp_13_2_i_i_fu_336_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            voltagesBackup_address0 <= tmp_13_i_i_fu_326_p1(14 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            voltagesBackup_address0 <= tmp_7_i_i_fu_287_p1(14 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            voltagesBackup_address0 <= tmp_5_i_i_fu_277_p1(14 - 1 downto 0);
        else 
            voltagesBackup_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    voltagesBackup_address1_assign_proc : process(ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_state3, tmp_6_i_i_fu_282_p1, tmp_8_i_i_fu_291_p1, tmp_13_1_i_i_fu_331_p1, tmp_13_3_i_i_fu_340_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            voltagesBackup_address1 <= tmp_13_3_i_i_fu_340_p1(14 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            voltagesBackup_address1 <= tmp_13_1_i_i_fu_331_p1(14 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state3))) then 
            voltagesBackup_address1 <= tmp_8_i_i_fu_291_p1(14 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            voltagesBackup_address1 <= tmp_6_i_i_fu_282_p1(14 - 1 downto 0);
        else 
            voltagesBackup_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    voltagesBackup_ce0_assign_proc : process(ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, Vi_idx_V_data_V_00_status, ap_CS_fsm_state3, Vj_idx_V_data_V_00_status, ap_condition_261)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))))) then 
            voltagesBackup_ce0 <= ap_const_logic_1;
        else 
            voltagesBackup_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    voltagesBackup_ce1_assign_proc : process(ap_CS_fsm_state2, tmp_3_i_i_fu_250_p2, ap_enable_reg_pp0_iter0, tmp_9_i_i_reg_412, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, Vi_idx_V_data_V_00_status, ap_CS_fsm_state3, Vj_idx_V_data_V_00_status, ap_condition_261)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2) and not((not((tmp_3_i_i_fu_250_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_00_status = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1)))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = tmp_9_i_i_reg_412)) and (Vj_idx_V_data_V_00_status = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_261 = ap_const_boolean_1))))))) then 
            voltagesBackup_ce1 <= ap_const_logic_1;
        else 
            voltagesBackup_ce1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
