\t (00:00:05) allegro 16.6-2015 S051 (v16-6-112EA) Windows 32
\t (00:00:05)     Journal start - Mon Apr 25 22:32:43 2016
\t (00:00:05)         Host=QUANGTHANH-PC User=QUANGTHANH Pid=6776 CPUs=4
\t (00:00:05) CmdLine= C:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:05) 
\t (00:00:06) Opening existing design...
\d (00:00:06) Design opened: E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/PIC1823-RCSERVO-USB2SERIAL.brd
\i (00:00:07) trapsize 3975
\i (00:00:07) trapsize 3903
\i (00:00:07) trapsize 3987
\i (00:00:07) trapsize 4021
\i (00:00:07) trapsize 10090
\i (00:00:08) shapeedit 
\i (00:05:21) exit 
\t (00:05:22)     Journal end - Mon Apr 25 22:38:00 2016
