<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 23600, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  3236, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  2611, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  3561, user inline pragmas are applied</column>
            <column name="">(4) simplification,  1009, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  1454, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  1344, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  1344, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  1339, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  1339, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  1137, loop and instruction simplification</column>
            <column name="">(2) parallelization,  1137, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  1137, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  1137, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  1143, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  1115, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="top_module" col1="top_module.cpp:8" col2="23600" col3="1009" col4="1339" col5="1137" col6="1115">
                    <row id="13" col0="data_hazard_detection" col1="top_module.cpp:92" col2="800" col3="" col4="" col5="" col6=""/>
                    <row id="4" col0="hart" col1="hart.cpp:12" col2="21482" col2_disp="21,482 (2 calls)" col3="846" col3_disp=" 846 (2 calls)" col4="846" col4_disp=" 846 (2 calls)" col5="660" col5_disp=" 660 (2 calls)" col6="648" col6_disp=" 648 (2 calls)">
                        <row id="11" col0="OP_AL_32I" col1="OP_AL_32I.cpp:5" col2="9540" col2_disp="9,540 (4 calls)" col3="464" col3_disp=" 464 (4 calls)" col4="464" col4_disp=" 464 (4 calls)" col5="344" col5_disp=" 344 (4 calls)" col6="344" col6_disp=" 344 (4 calls)">
                            <row id="5" col0="ALU_SUM" col1="OP_AL_32I.cpp:79" col2="1536" col2_disp="1,536 (12 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="7" col0="ALU_SLL" col1="OP_AL_32I.cpp:87" col2="304" col2_disp="  304 (8 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="15" col0="ALU_SLT" col1="OP_AL_32I.cpp:91" col2="240" col2_disp="  240 (8 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="14" col0="ALU_SLTU" col1="OP_AL_32I.cpp:95" col2="240" col2_disp="  240 (8 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="8" col0="ALU_XOR" col1="OP_AL_32I.cpp:100" col2="392" col2_disp="  392 (8 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="1" col0="ALU_SRL" col1="OP_AL_32I.cpp:104" col2="640" col2_disp="  640 (8 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="9" col0="ALU_OR" col1="OP_AL_32I.cpp:112" col2="392" col2_disp="  392 (8 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="3" col0="ALU_AND" col1="OP_AL_32I.cpp:116" col2="392" col2_disp="  392 (8 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="2" col0="ALU_NEG" col1="OP_AL_32I.cpp:83" col2="584" col2_disp="  584 (4 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="6" col0="ALU_SRA" col1="OP_AL_32I.cpp:108" col2="304" col2_disp="  304 (8 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="10" col0="next_pc_calc" col1="hart.cpp:85" col2="2674" col2_disp="2,674 (14 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="12" col0="OP_AL_32B" col1="OP_AL_32I.cpp:65" col2="860" col2_disp="  860 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="ALU_SUM" col1="OP_AL_32I.cpp:79" col2="768" col2_disp="  768 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

