/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Feb  2 13:25:24 2017
 *                 Full Compile MD5 Checksum  58abe74557319e3069fbd53a8216f666
 *                     (minus title and desc)
 *                 MD5 Checksum               51a937223d1c9c36a33b87dd7a9b9e52
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

BCHP_REGISTER_READONLY_32BIT(BCHP_MBDMA_UNI3_CHANERR                  ,0x00400018) /* [RO][32] Channel error indicators, one bit per channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_MBDMA_UNI3_DIAGOUT                  ,0x00400028) /* [RO][32] Current diag output value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MBDMA_UNI3_CAPTURESTATUS            ,0x00400034) /* [RO][32] Capture status flags for ubus capture trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MBDMA_UNI3_TOKENSTATUS              ,0x00400060) /* [RO][32] Token allocation levels */
BCHP_REGISTER_READONLY_32BIT(BCHP_MBDMA_UNI3_TOKENSTATUS2             ,0x00400064) /* [RO][32] Token free level */
BCHP_REGISTER_READONLY_32BIT(BCHP_MBDMA_UNI3_SCBSTATUS                ,0x0040006c) /* [RO][32] SCB port control */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_INTERFACE0_UNI3_MAC_STATUS   ,0x00400640) /* [RO][32] MAC Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_INTERFACE0_UNI3_PPP_STATUS   ,0x00400648) /* [RO][32] Priority Pause Packet Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_INTERFACE0_UNI3_OVERFLOW_COUNTER ,0x0040064c) /* [RO][32] Receive Overflow Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_INTERFACE0_UNI3_RGMII_ATE_RX_STATUS ,0x00400654) /* [RO][32] RGMII ATE RX Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_INTERFACE0_UNI3_RGMII_IB_STATUS ,0x00400664) /* [RO][32] RGMII In-band Status Delay Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_INTERFACE0_UNI3_INTF_DIAG_OUT ,0x00400668) /* [RO][32] Interface diagnostic read value */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_INTERFACE0_UNI3_UNIMAC_STATUS ,0x0040066c) /* [RO][32] Unimac Core Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_INTERFACE0_UNI3_WOL_STATUS   ,0x00400710) /* [RO][32] Wake-on-LAN status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CORE0_UNI3_UMAC_DUMMY        ,0x00400800) /* [RO][32] UniMAC Dummy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID ,0x0040083c) /* [RO][32] Transmit Two Step Timestamp Sequence ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE       ,0x00400844) /* [RO][32] UniMAC Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL ,0x00400b18) /* [RO][32] UniMAC Timestamp Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_DATA ,0x00400b1c) /* [RO][32] UniMAC Timestamp Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RXFIFO_STAT ,0x00400b38) /* [RO][32] UniMAC RX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT ,0x00400b3c) /* [RO][32] UniMAC TX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SGMII0_UNI3_SINGLE_SERDES_STAT      ,0x00400d00) /* [RO][32] Single Serdes Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SGMII0_UNI3_SINGLE_SERDES_INTERRUPT ,0x00400d10) /* [RO][32] Serdes Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SGMII0_UNI3_SINGLE_SERDES_INTERRUPT_MASK ,0x00400d14) /* [RO][32] Serdes Interrupt Mask Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BaseReserved_UTP_BASE_RESERVED      ,0x00a00000) /* [RO][32] RESERVED ADDRESS SPACE */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_GP_TMR0_CNT             ,0x00a0101c) /* [RO][32] GP TMR0 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_GP_TMR1_CNT             ,0x00a01024) /* [RO][32] GP TMR1 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_DMA_STATUS              ,0x00a01044) /* [RO][32] DMA STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_DMA_0_3_FIFO_STATUS     ,0x00a01048) /* [RO][32] DMA 0 to 3 FIFO STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_DIAG_HIGH               ,0x00a01060) /* [RO][32] DIAG HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_DIAG_LOW                ,0x00a01064) /* [RO][32] DIAG LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_BAD_ADDRESS             ,0x00a01068) /* [RO][32] BAD ADDRESS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_M4KE_CORE_STATUS        ,0x00a01094) /* [RO][32] 4KE CORE STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_REV_ID                  ,0x00a010b0) /* [RO][32] REVISION ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_UTP_GP_TMR2_CNT             ,0x00a010b8) /* [RO][32] GP TMR2 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IncomingMessageFIFO_UTP_IN_MSG_LAST ,0x00a0123c) /* [RO][32] IN MSG LAST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_UTP_DMA_RSLT_SRC               ,0x00a01310) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_UTP_DMA_RSLT_DEST              ,0x00a01314) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_UTP_DMA_RSLT_HCS               ,0x00a01318) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_UTP_DMA_RSLT_LEN_STAT          ,0x00a0131c) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_UTP_DMA_RSLT_SRC               ,0x00a01330) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_UTP_DMA_RSLT_DEST              ,0x00a01334) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_UTP_DMA_RSLT_HCS               ,0x00a01338) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_UTP_DMA_RSLT_LEN_STAT          ,0x00a0133c) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI0_UTP_DMA_RSLT_SRC_HI          ,0x00a01348) /* [RO][32] DMA RSLT SRC High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI0_UTP_DMA_RSLT_DEST_HI         ,0x00a0134c) /* [RO][32] DMA RSLT DEST High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI1_UTP_DMA_RSLT_SRC_HI          ,0x00a01358) /* [RO][32] DMA RSLT SRC High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI1_UTP_DMA_RSLT_DEST_HI         ,0x00a0135c) /* [RO][32] DMA RSLT DEST High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_UTP_TOK_IDX2PTR_PTR           ,0x00a0140c) /* [RO][32] TOK IDX2PTR PTR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_UTP_TOK_PTR2IDX_IDX           ,0x00a01414) /* [RO][32] TOK PTR2IDX IDX Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_0_31_UTP_DQM_NOT_EMPTY_STS      ,0x00a01c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_0_31_UTP_DQM_NEXT_AVAIL_QUEUE   ,0x00a01c28) /* [RO][32] DQM NEXT AVAIL Queue Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_32_63_UTP_DQM_NOT_EMPTY_STS     ,0x00a01d20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_32_63_UTP_DQM_NEXT_AVAIL_QUEUE  ,0x00a01d28) /* [RO][32] DQM NEXT AVAIL Queue Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_0_timer_cnt     ,0x00a02004) /* [RO][32] Queue 0 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_1_timer_cnt     ,0x00a0200c) /* [RO][32] Queue 1 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_2_timer_cnt     ,0x00a02014) /* [RO][32] Queue 2 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_3_timer_cnt     ,0x00a0201c) /* [RO][32] Queue 3 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_4_timer_cnt     ,0x00a02024) /* [RO][32] Queue 4 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_5_timer_cnt     ,0x00a0202c) /* [RO][32] Queue 5 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_6_timer_cnt     ,0x00a02034) /* [RO][32] Queue 6 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_7_timer_cnt     ,0x00a0203c) /* [RO][32] Queue 7 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_8_timer_cnt     ,0x00a02044) /* [RO][32] Queue 8 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_9_timer_cnt     ,0x00a0204c) /* [RO][32] Queue 9 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_10_timer_cnt    ,0x00a02054) /* [RO][32] Queue 10 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_11_timer_cnt    ,0x00a0205c) /* [RO][32] Queue 11 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_12_timer_cnt    ,0x00a02064) /* [RO][32] Queue 12 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_13_timer_cnt    ,0x00a0206c) /* [RO][32] Queue 13 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_14_timer_cnt    ,0x00a02074) /* [RO][32] Queue 14 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_15_timer_cnt    ,0x00a0207c) /* [RO][32] Queue 15 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_16_timer_cnt    ,0x00a02084) /* [RO][32] Queue 16 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_17_timer_cnt    ,0x00a0208c) /* [RO][32] Queue 17 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_18_timer_cnt    ,0x00a02094) /* [RO][32] Queue 18 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_19_timer_cnt    ,0x00a0209c) /* [RO][32] Queue 19 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_20_timer_cnt    ,0x00a020a4) /* [RO][32] Queue 20 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_21_timer_cnt    ,0x00a020ac) /* [RO][32] Queue 21 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_22_timer_cnt    ,0x00a020b4) /* [RO][32] Queue 22 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_23_timer_cnt    ,0x00a020bc) /* [RO][32] Queue 23 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_24_timer_cnt    ,0x00a020c4) /* [RO][32] Queue 24 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_25_timer_cnt    ,0x00a020cc) /* [RO][32] Queue 25 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_26_timer_cnt    ,0x00a020d4) /* [RO][32] Queue 26 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_27_timer_cnt    ,0x00a020dc) /* [RO][32] Queue 27 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_28_timer_cnt    ,0x00a020e4) /* [RO][32] Queue 28 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_29_timer_cnt    ,0x00a020ec) /* [RO][32] Queue 29 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_30_timer_cnt    ,0x00a020f4) /* [RO][32] Queue 30 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_31_timer_cnt    ,0x00a020fc) /* [RO][32] Queue 31 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_32_timer_cnt    ,0x00a02104) /* [RO][32] Queue 32 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_33_timer_cnt    ,0x00a0210c) /* [RO][32] Queue 33 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_34_timer_cnt    ,0x00a02114) /* [RO][32] Queue 34 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_35_timer_cnt    ,0x00a0211c) /* [RO][32] Queue 35 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_36_timer_cnt    ,0x00a02124) /* [RO][32] Queue 36 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_37_timer_cnt    ,0x00a0212c) /* [RO][32] Queue 37 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_38_timer_cnt    ,0x00a02134) /* [RO][32] Queue 38 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_39_timer_cnt    ,0x00a0213c) /* [RO][32] Queue 39 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_40_timer_cnt    ,0x00a02144) /* [RO][32] Queue 40 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_41_timer_cnt    ,0x00a0214c) /* [RO][32] Queue 41 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_42_timer_cnt    ,0x00a02154) /* [RO][32] Queue 42 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_43_timer_cnt    ,0x00a0215c) /* [RO][32] Queue 43 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_44_timer_cnt    ,0x00a02164) /* [RO][32] Queue 44 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_45_timer_cnt    ,0x00a0216c) /* [RO][32] Queue 45 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_46_timer_cnt    ,0x00a02174) /* [RO][32] Queue 46 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_47_timer_cnt    ,0x00a0217c) /* [RO][32] Queue 47 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_48_timer_cnt    ,0x00a02184) /* [RO][32] Queue 48 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_49_timer_cnt    ,0x00a0218c) /* [RO][32] Queue 49 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_50_timer_cnt    ,0x00a02194) /* [RO][32] Queue 50 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_51_timer_cnt    ,0x00a0219c) /* [RO][32] Queue 51 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_52_timer_cnt    ,0x00a021a4) /* [RO][32] Queue 52 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_53_timer_cnt    ,0x00a021ac) /* [RO][32] Queue 53 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_54_timer_cnt    ,0x00a021b4) /* [RO][32] Queue 54 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_55_timer_cnt    ,0x00a021bc) /* [RO][32] Queue 55 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_56_timer_cnt    ,0x00a021c4) /* [RO][32] Queue 56 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_57_timer_cnt    ,0x00a021cc) /* [RO][32] Queue 57 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_58_timer_cnt    ,0x00a021d4) /* [RO][32] Queue 58 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_59_timer_cnt    ,0x00a021dc) /* [RO][32] Queue 59 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_60_timer_cnt    ,0x00a021e4) /* [RO][32] Queue 60 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_61_timer_cnt    ,0x00a021ec) /* [RO][32] Queue 61 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_62_timer_cnt    ,0x00a021f4) /* [RO][32] Queue 62 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_UTP_DQM_63_timer_cnt    ,0x00a021fc) /* [RO][32] Queue 63 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_DQM_UTP_OL_DQM_NOT_EMPTY_STS     ,0x00a06c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_UTP_HEAD_PTR       ,0x00a07c00) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_UTP_TAIL_PTR       ,0x00a07c04) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_UTP_HEAD_PTR       ,0x00a07c08) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_UTP_TAIL_PTR       ,0x00a07c0c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_UTP_HEAD_PTR       ,0x00a07c10) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_UTP_TAIL_PTR       ,0x00a07c14) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_UTP_HEAD_PTR       ,0x00a07c18) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_UTP_TAIL_PTR       ,0x00a07c1c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_UTP_HEAD_PTR       ,0x00a07c20) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_UTP_TAIL_PTR       ,0x00a07c24) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_UTP_HEAD_PTR       ,0x00a07c28) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_UTP_TAIL_PTR       ,0x00a07c2c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_UTP_HEAD_PTR       ,0x00a07c30) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_UTP_TAIL_PTR       ,0x00a07c34) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_UTP_HEAD_PTR       ,0x00a07c38) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_UTP_TAIL_PTR       ,0x00a07c3c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_UTP_HEAD_PTR       ,0x00a07c40) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_UTP_TAIL_PTR       ,0x00a07c44) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_UTP_HEAD_PTR       ,0x00a07c48) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_UTP_TAIL_PTR       ,0x00a07c4c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_UTP_HEAD_PTR      ,0x00a07c50) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_UTP_TAIL_PTR      ,0x00a07c54) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_UTP_HEAD_PTR      ,0x00a07c58) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_UTP_TAIL_PTR      ,0x00a07c5c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_UTP_HEAD_PTR      ,0x00a07c60) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_UTP_TAIL_PTR      ,0x00a07c64) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_UTP_HEAD_PTR      ,0x00a07c68) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_UTP_TAIL_PTR      ,0x00a07c6c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_UTP_HEAD_PTR      ,0x00a07c70) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_UTP_TAIL_PTR      ,0x00a07c74) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_UTP_HEAD_PTR      ,0x00a07c78) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_UTP_TAIL_PTR      ,0x00a07c7c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_UTP_HEAD_PTR      ,0x00a07c80) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_UTP_TAIL_PTR      ,0x00a07c84) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_UTP_HEAD_PTR      ,0x00a07c88) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_UTP_TAIL_PTR      ,0x00a07c8c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_UTP_HEAD_PTR      ,0x00a07c90) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_UTP_TAIL_PTR      ,0x00a07c94) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_UTP_HEAD_PTR      ,0x00a07c98) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_UTP_TAIL_PTR      ,0x00a07c9c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_UTP_HEAD_PTR      ,0x00a07ca0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_UTP_TAIL_PTR      ,0x00a07ca4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_UTP_HEAD_PTR      ,0x00a07ca8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_UTP_TAIL_PTR      ,0x00a07cac) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_UTP_HEAD_PTR      ,0x00a07cb0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_UTP_TAIL_PTR      ,0x00a07cb4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_UTP_HEAD_PTR      ,0x00a07cb8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_UTP_TAIL_PTR      ,0x00a07cbc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_UTP_HEAD_PTR      ,0x00a07cc0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_UTP_TAIL_PTR      ,0x00a07cc4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_UTP_HEAD_PTR      ,0x00a07cc8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_UTP_TAIL_PTR      ,0x00a07ccc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_UTP_HEAD_PTR      ,0x00a07cd0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_UTP_TAIL_PTR      ,0x00a07cd4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_UTP_HEAD_PTR      ,0x00a07cd8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_UTP_TAIL_PTR      ,0x00a07cdc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_UTP_HEAD_PTR      ,0x00a07ce0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_UTP_TAIL_PTR      ,0x00a07ce4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_UTP_HEAD_PTR      ,0x00a07ce8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_UTP_TAIL_PTR      ,0x00a07cec) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_UTP_HEAD_PTR      ,0x00a07cf0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_UTP_TAIL_PTR      ,0x00a07cf4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_UTP_HEAD_PTR      ,0x00a07cf8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_UTP_TAIL_PTR      ,0x00a07cfc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CONFIG_UTP_DYN_GNT_ALLOC     ,0x00a20004) /* [RO][32] Dynamic Grant Allocation Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CONFIG_UTP_CONFIG_RSVD_2     ,0x00a20008) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_1          ,0x00a20108) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_2          ,0x00a2010c) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_3          ,0x00a20118) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_4          ,0x00a2011c) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_5          ,0x00a20128) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_6          ,0x00a2012c) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_7          ,0x00a20134) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_8          ,0x00a20138) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_HOST_UTP_RSVD_9          ,0x00a2013c) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_1           ,0x00a20208) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_2           ,0x00a2020c) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_3           ,0x00a20218) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_4           ,0x00a2021c) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_5           ,0x00a20228) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_6           ,0x00a2022c) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_7           ,0x00a20234) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_8           ,0x00a20238) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_IRQ_UTP_UTP_RSVD_9           ,0x00a2023c) /* [RO][32] IRQ Space Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_IDLE                ,0x00a20300) /* [RO][32] Status - Pipeline, Channel and Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_FLOW_IDLE           ,0x00a20304) /* [RO][32] Status - Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_RSVD_1              ,0x00a20308) /* [RO][32] Status - Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN9_FLOW_IDLE     ,0x00a20310) /* [RO][32] Status - Channel 9 Flow Idles  (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN8_FLOW_IDLE     ,0x00a20314) /* [RO][32] Status - Channel 8 Flow Idles  (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN7_FLOW_IDLE     ,0x00a20318) /* [RO][32] Status - Channel 7 Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN6_FLOW_IDLE     ,0x00a2031c) /* [RO][32] Status - Channel 6 Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN5_FLOW_IDLE     ,0x00a20320) /* [RO][32] Status - Channel 5 Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN4_FLOW_IDLE     ,0x00a20324) /* [RO][32] Status - Channel 4 Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN3_FLOW_IDLE     ,0x00a20328) /* [RO][32] Status - Channel 3 Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN2_FLOW_IDLE     ,0x00a2032c) /* [RO][32] Status - Channel 2 Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN1_FLOW_IDLE     ,0x00a20330) /* [RO][32] Status - Channel 1 Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN0_FLOW_IDLE     ,0x00a20334) /* [RO][32] Status - Channel 0 Flow Idles */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STATUS_WORD         ,0x00a20338) /* [RO][32] Status from All Processing Modules */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_SPARE_RDBACK1       ,0x00a2033c) /* [RO][32] Status - Spare ReadBack Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_SPARE_RDBACK2       ,0x00a20340) /* [RO][32] Status - Spare ReadBack Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_RSVD_7              ,0x00a20344) /* [RO][32] Status - Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD1        ,0x00a20348) /* [RO][32] Status - Segmenter Status RAM Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD2        ,0x00a2034c) /* [RO][32] Status - Segmenter Status RAM Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD3        ,0x00a20350) /* [RO][32] Status - Segmenter Status RAM Word 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD4        ,0x00a20354) /* [RO][32] Status - Segmenter Status RAM Word 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD5        ,0x00a20358) /* [RO][32] Status - Segmenter Status RAM Word 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD6        ,0x00a2035c) /* [RO][32] Status - Segmenter Status RAM Word 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD7        ,0x00a20360) /* [RO][32] Status - Segmenter Status RAM Word 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD8        ,0x00a20364) /* [RO][32] Status - Segmenter Status RAM Word 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD9        ,0x00a20368) /* [RO][32] Status - Segmenter Status RAM Word 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_STS_RAM_WRD10       ,0x00a2036c) /* [RO][32] Status - Segmenter Status RAM Word 10 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN9_SEQ_NUMBER    ,0x00a20370) /* [RO][32] Status - Channel 9 Sequence Numbers  (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN8_SEQ_NUMBER    ,0x00a20374) /* [RO][32] Status - Channel 8 Sequence Numbers  (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN7_SEQ_NUMBER    ,0x00a20378) /* [RO][32] Status - Channel 7 Sequence Numbers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN6_SEQ_NUMBER    ,0x00a2037c) /* [RO][32] Status - Channel 6 Sequence Numbers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN5_SEQ_NUMBER    ,0x00a20380) /* [RO][32] Status - Channel 5 Sequence Numbers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN4_SEQ_NUMBER    ,0x00a20384) /* [RO][32] Status - Channel 4 Sequence Numbers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN3_SEQ_NUMBER    ,0x00a20388) /* [RO][32] Status - Channel 3 Sequence Numbers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN2_SEQ_NUMBER    ,0x00a2038c) /* [RO][32] Status - Channel 2 Sequence Numbers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN1_SEQ_NUMBER    ,0x00a20390) /* [RO][32] Status - Channel 1 Sequence Numbers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_CHAN0_SEQ_NUMBER    ,0x00a20394) /* [RO][32] Status - Channel 0 Sequence Numbers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_RSVD_10             ,0x00a20398) /* [RO][32] Status - PSeg Mon Channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_RSVD_11             ,0x00a2039c) /* [RO][32] Status - Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_RSVD_12             ,0x00a203a0) /* [RO][32] Status - Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_STAT_UTP_RSVD_13             ,0x00a203a4) /* [RO][32] Status - Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_UTP_DIAG_MAIN_RDBACK    ,0x00a20440) /* [RO][32] TEST - Diagnostic Port Main ReadBack */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_UTP_DIAG_1_RDBACK       ,0x00a20444) /* [RO][32] TEST - Diagnostic Port #1 ReadBack */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_UTP_DIAG_2_RDBACK       ,0x00a20448) /* [RO][32] TEST - Diagnostic Port #2 ReadBack */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_UTP_RSVD_5              ,0x00a2044c) /* [RO][32] Status - Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_UTP_DIAG_1_CNT_RDBACK   ,0x00a20450) /* [RO][32] TEST - Diagnostic Port #2 ReadBack */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_UTP_DIAG_2_CNT_RDBACK   ,0x00a20454) /* [RO][32] TEST - Diagnostic Port #2 ReadBack */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_RSVD_1             ,0x00a21008) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_RSVD_2             ,0x00a2100c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_RSVD_3             ,0x00a2101c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_MSGFIFO_DEPTH      ,0x00a21020) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_RSVD_4             ,0x00a21024) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_MAX_UBUS_REQ       ,0x00a21028) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_RSVD_6             ,0x00a2102c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_STATCNT_DMA        ,0x00a21030) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_STATCNT_BFM        ,0x00a21034) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_SEG_GRANT_STS1     ,0x00a21038) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN0_UTP_SEG_GRANT_STS2     ,0x00a2103c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_RSVD_1             ,0x00a21108) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_RSVD_2             ,0x00a2110c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_RSVD_3             ,0x00a2111c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_MSGFIFO_DEPTH      ,0x00a21120) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_RSVD_4             ,0x00a21124) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_MAX_UBUS_REQ       ,0x00a21128) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_RSVD_6             ,0x00a2112c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_STATCNT_DMA        ,0x00a21130) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_STATCNT_BFM        ,0x00a21134) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_SEG_GRANT_STS1     ,0x00a21138) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN1_UTP_SEG_GRANT_STS2     ,0x00a2113c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_RSVD_1             ,0x00a21208) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_RSVD_2             ,0x00a2120c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_RSVD_3             ,0x00a2121c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_MSGFIFO_DEPTH      ,0x00a21220) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_RSVD_4             ,0x00a21224) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_MAX_UBUS_REQ       ,0x00a21228) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_RSVD_6             ,0x00a2122c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_STATCNT_DMA        ,0x00a21230) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_STATCNT_BFM        ,0x00a21234) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_SEG_GRANT_STS1     ,0x00a21238) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN2_UTP_SEG_GRANT_STS2     ,0x00a2123c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_RSVD_1             ,0x00a21308) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_RSVD_2             ,0x00a2130c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_RSVD_3             ,0x00a2131c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_MSGFIFO_DEPTH      ,0x00a21320) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_RSVD_4             ,0x00a21324) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_MAX_UBUS_REQ       ,0x00a21328) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_RSVD_6             ,0x00a2132c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_STATCNT_DMA        ,0x00a21330) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_STATCNT_BFM        ,0x00a21334) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_SEG_GRANT_STS1     ,0x00a21338) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN3_UTP_SEG_GRANT_STS2     ,0x00a2133c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_RSVD_1             ,0x00a21408) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_RSVD_2             ,0x00a2140c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_RSVD_3             ,0x00a2141c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_MSGFIFO_DEPTH      ,0x00a21420) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_RSVD_4             ,0x00a21424) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_MAX_UBUS_REQ       ,0x00a21428) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_RSVD_6             ,0x00a2142c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_STATCNT_DMA        ,0x00a21430) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_STATCNT_BFM        ,0x00a21434) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_SEG_GRANT_STS1     ,0x00a21438) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN4_UTP_SEG_GRANT_STS2     ,0x00a2143c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_RSVD_1             ,0x00a21508) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_RSVD_2             ,0x00a2150c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_RSVD_3             ,0x00a2151c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_MSGFIFO_DEPTH      ,0x00a21520) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_RSVD_4             ,0x00a21524) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_MAX_UBUS_REQ       ,0x00a21528) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_RSVD_6             ,0x00a2152c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_STATCNT_DMA        ,0x00a21530) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_STATCNT_BFM        ,0x00a21534) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_SEG_GRANT_STS1     ,0x00a21538) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN5_UTP_SEG_GRANT_STS2     ,0x00a2153c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_RSVD_1             ,0x00a21608) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_RSVD_2             ,0x00a2160c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_RSVD_3             ,0x00a2161c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_MSGFIFO_DEPTH      ,0x00a21620) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_RSVD_4             ,0x00a21624) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_MAX_UBUS_REQ       ,0x00a21628) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_RSVD_6             ,0x00a2162c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_STATCNT_DMA        ,0x00a21630) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_STATCNT_BFM        ,0x00a21634) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_SEG_GRANT_STS1     ,0x00a21638) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN6_UTP_SEG_GRANT_STS2     ,0x00a2163c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_RSVD_1             ,0x00a21708) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_RSVD_2             ,0x00a2170c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_RSVD_3             ,0x00a2171c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_MSGFIFO_DEPTH      ,0x00a21720) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_RSVD_4             ,0x00a21724) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_MAX_UBUS_REQ       ,0x00a21728) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_RSVD_6             ,0x00a2172c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_STATCNT_DMA        ,0x00a21730) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_STATCNT_BFM        ,0x00a21734) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_SEG_GRANT_STS1     ,0x00a21738) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN7_UTP_SEG_GRANT_STS2     ,0x00a2173c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_RSVD_1             ,0x00a21808) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_RSVD_2             ,0x00a2180c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_RSVD_3             ,0x00a2181c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_MSGFIFO_DEPTH      ,0x00a21820) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_RSVD_4             ,0x00a21824) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_MAX_UBUS_REQ       ,0x00a21828) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_RSVD_6             ,0x00a2182c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_STATCNT_DMA        ,0x00a21830) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_STATCNT_BFM        ,0x00a21834) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_SEG_GRANT_STS1     ,0x00a21838) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN8_UTP_SEG_GRANT_STS2     ,0x00a2183c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_RSVD_1             ,0x00a21908) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_RSVD_2             ,0x00a2190c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_RSVD_3             ,0x00a2191c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_MSGFIFO_DEPTH      ,0x00a21920) /* [RO][32] Channel[X] DMA Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_RSVD_4             ,0x00a21924) /* [RO][32] Channel[X] BFM Message FIFO Depths */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_MAX_UBUS_REQ       ,0x00a21928) /* [RO][32] Channel[X] Max UBUS Req Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_RSVD_6             ,0x00a2192c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_STATCNT_DMA        ,0x00a21930) /* [RO][32] Channel[X] 32-bit DMA Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_STATCNT_BFM        ,0x00a21934) /* [RO][32] Channel[X] 32-bit BFM Status Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_SEG_GRANT_STS1     ,0x00a21938) /* [RO][32] Channel[X] SEG Grant Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_CHAN9_UTP_SEG_GRANT_STS2     ,0x00a2193c) /* [RO][32] Channel[X] SEG Grant Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_RSVD_1             ,0x00a22014) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_RSVD_2             ,0x00a22018) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_RSVD_3             ,0x00a2201c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_RSVD_4             ,0x00a2202c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_RSVD_5             ,0x00a22034) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_STATUS2            ,0x00a22038) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_STATUS1            ,0x00a2203c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_BYTES_DIS      ,0x00a22040) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_TKIDS_DIS      ,0x00a22044) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_TKIDS_PROC     ,0x00a22048) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_RSVD_7             ,0x00a2204c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH0SEGS_PROC   ,0x00a22050) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH1SEGS_PROC   ,0x00a22054) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH2SEGS_PROC   ,0x00a22058) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH3SEGS_PROC   ,0x00a2205c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH4SEGS_PROC   ,0x00a22060) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH5SEGS_PROC   ,0x00a22064) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH6SEGS_PROC   ,0x00a22068) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH7SEGS_PROC   ,0x00a2206c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH8SEGS_PROC   ,0x00a22070) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW0_UTP_MIB_CH9SEGS_PROC   ,0x00a22074) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_RSVD_1             ,0x00a22114) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_RSVD_2             ,0x00a22118) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_RSVD_3             ,0x00a2211c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_RSVD_4             ,0x00a2212c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_RSVD_5             ,0x00a22134) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_STATUS2            ,0x00a22138) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_STATUS1            ,0x00a2213c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_BYTES_DIS      ,0x00a22140) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_TKIDS_DIS      ,0x00a22144) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_TKIDS_PROC     ,0x00a22148) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_RSVD_7             ,0x00a2214c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH0SEGS_PROC   ,0x00a22150) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH1SEGS_PROC   ,0x00a22154) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH2SEGS_PROC   ,0x00a22158) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH3SEGS_PROC   ,0x00a2215c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH4SEGS_PROC   ,0x00a22160) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH5SEGS_PROC   ,0x00a22164) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH6SEGS_PROC   ,0x00a22168) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH7SEGS_PROC   ,0x00a2216c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH8SEGS_PROC   ,0x00a22170) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW1_UTP_MIB_CH9SEGS_PROC   ,0x00a22174) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_RSVD_1             ,0x00a22214) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_RSVD_2             ,0x00a22218) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_RSVD_3             ,0x00a2221c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_RSVD_4             ,0x00a2222c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_RSVD_5             ,0x00a22234) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_STATUS2            ,0x00a22238) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_STATUS1            ,0x00a2223c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_BYTES_DIS      ,0x00a22240) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_TKIDS_DIS      ,0x00a22244) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_TKIDS_PROC     ,0x00a22248) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_RSVD_7             ,0x00a2224c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH0SEGS_PROC   ,0x00a22250) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH1SEGS_PROC   ,0x00a22254) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH2SEGS_PROC   ,0x00a22258) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH3SEGS_PROC   ,0x00a2225c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH4SEGS_PROC   ,0x00a22260) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH5SEGS_PROC   ,0x00a22264) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH6SEGS_PROC   ,0x00a22268) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH7SEGS_PROC   ,0x00a2226c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH8SEGS_PROC   ,0x00a22270) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW2_UTP_MIB_CH9SEGS_PROC   ,0x00a22274) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_RSVD_1             ,0x00a22314) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_RSVD_2             ,0x00a22318) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_RSVD_3             ,0x00a2231c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_RSVD_4             ,0x00a2232c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_RSVD_5             ,0x00a22334) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_STATUS2            ,0x00a22338) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_STATUS1            ,0x00a2233c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_BYTES_DIS      ,0x00a22340) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_TKIDS_DIS      ,0x00a22344) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_TKIDS_PROC     ,0x00a22348) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_RSVD_7             ,0x00a2234c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH0SEGS_PROC   ,0x00a22350) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH1SEGS_PROC   ,0x00a22354) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH2SEGS_PROC   ,0x00a22358) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH3SEGS_PROC   ,0x00a2235c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH4SEGS_PROC   ,0x00a22360) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH5SEGS_PROC   ,0x00a22364) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH6SEGS_PROC   ,0x00a22368) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH7SEGS_PROC   ,0x00a2236c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH8SEGS_PROC   ,0x00a22370) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW3_UTP_MIB_CH9SEGS_PROC   ,0x00a22374) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_RSVD_1             ,0x00a22414) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_RSVD_2             ,0x00a22418) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_RSVD_3             ,0x00a2241c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_RSVD_4             ,0x00a2242c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_RSVD_5             ,0x00a22434) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_STATUS2            ,0x00a22438) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_STATUS1            ,0x00a2243c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_BYTES_DIS      ,0x00a22440) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_TKIDS_DIS      ,0x00a22444) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_TKIDS_PROC     ,0x00a22448) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_RSVD_7             ,0x00a2244c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH0SEGS_PROC   ,0x00a22450) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH1SEGS_PROC   ,0x00a22454) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH2SEGS_PROC   ,0x00a22458) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH3SEGS_PROC   ,0x00a2245c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH4SEGS_PROC   ,0x00a22460) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH5SEGS_PROC   ,0x00a22464) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH6SEGS_PROC   ,0x00a22468) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH7SEGS_PROC   ,0x00a2246c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH8SEGS_PROC   ,0x00a22470) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW4_UTP_MIB_CH9SEGS_PROC   ,0x00a22474) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_RSVD_1             ,0x00a22514) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_RSVD_2             ,0x00a22518) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_RSVD_3             ,0x00a2251c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_RSVD_4             ,0x00a2252c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_RSVD_5             ,0x00a22534) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_STATUS2            ,0x00a22538) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_STATUS1            ,0x00a2253c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_BYTES_DIS      ,0x00a22540) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_TKIDS_DIS      ,0x00a22544) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_TKIDS_PROC     ,0x00a22548) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_RSVD_7             ,0x00a2254c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH0SEGS_PROC   ,0x00a22550) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH1SEGS_PROC   ,0x00a22554) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH2SEGS_PROC   ,0x00a22558) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH3SEGS_PROC   ,0x00a2255c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH4SEGS_PROC   ,0x00a22560) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH5SEGS_PROC   ,0x00a22564) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH6SEGS_PROC   ,0x00a22568) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH7SEGS_PROC   ,0x00a2256c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH8SEGS_PROC   ,0x00a22570) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW5_UTP_MIB_CH9SEGS_PROC   ,0x00a22574) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_RSVD_1             ,0x00a22614) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_RSVD_2             ,0x00a22618) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_RSVD_3             ,0x00a2261c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_RSVD_4             ,0x00a2262c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_RSVD_5             ,0x00a22634) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_STATUS2            ,0x00a22638) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_STATUS1            ,0x00a2263c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_BYTES_DIS      ,0x00a22640) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_TKIDS_DIS      ,0x00a22644) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_TKIDS_PROC     ,0x00a22648) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_RSVD_7             ,0x00a2264c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH0SEGS_PROC   ,0x00a22650) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH1SEGS_PROC   ,0x00a22654) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH2SEGS_PROC   ,0x00a22658) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH3SEGS_PROC   ,0x00a2265c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH4SEGS_PROC   ,0x00a22660) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH5SEGS_PROC   ,0x00a22664) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH6SEGS_PROC   ,0x00a22668) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH7SEGS_PROC   ,0x00a2266c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH8SEGS_PROC   ,0x00a22670) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW6_UTP_MIB_CH9SEGS_PROC   ,0x00a22674) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_RSVD_1             ,0x00a22714) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_RSVD_2             ,0x00a22718) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_RSVD_3             ,0x00a2271c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_RSVD_4             ,0x00a2272c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_RSVD_5             ,0x00a22734) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_STATUS2            ,0x00a22738) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_STATUS1            ,0x00a2273c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_BYTES_DIS      ,0x00a22740) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_TKIDS_DIS      ,0x00a22744) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_TKIDS_PROC     ,0x00a22748) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_RSVD_7             ,0x00a2274c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH0SEGS_PROC   ,0x00a22750) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH1SEGS_PROC   ,0x00a22754) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH2SEGS_PROC   ,0x00a22758) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH3SEGS_PROC   ,0x00a2275c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH4SEGS_PROC   ,0x00a22760) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH5SEGS_PROC   ,0x00a22764) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH6SEGS_PROC   ,0x00a22768) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH7SEGS_PROC   ,0x00a2276c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH8SEGS_PROC   ,0x00a22770) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW7_UTP_MIB_CH9SEGS_PROC   ,0x00a22774) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_RSVD_1             ,0x00a22814) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_RSVD_2             ,0x00a22818) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_RSVD_3             ,0x00a2281c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_RSVD_4             ,0x00a2282c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_RSVD_5             ,0x00a22834) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_STATUS2            ,0x00a22838) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_STATUS1            ,0x00a2283c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_BYTES_DIS      ,0x00a22840) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_TKIDS_DIS      ,0x00a22844) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_TKIDS_PROC     ,0x00a22848) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_RSVD_7             ,0x00a2284c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH0SEGS_PROC   ,0x00a22850) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH1SEGS_PROC   ,0x00a22854) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH2SEGS_PROC   ,0x00a22858) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH3SEGS_PROC   ,0x00a2285c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH4SEGS_PROC   ,0x00a22860) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH5SEGS_PROC   ,0x00a22864) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH6SEGS_PROC   ,0x00a22868) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH7SEGS_PROC   ,0x00a2286c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH8SEGS_PROC   ,0x00a22870) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW8_UTP_MIB_CH9SEGS_PROC   ,0x00a22874) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_RSVD_1             ,0x00a22914) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_RSVD_2             ,0x00a22918) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_RSVD_3             ,0x00a2291c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_RSVD_4             ,0x00a2292c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_RSVD_5             ,0x00a22934) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_STATUS2            ,0x00a22938) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_STATUS1            ,0x00a2293c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_BYTES_DIS      ,0x00a22940) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_TKIDS_DIS      ,0x00a22944) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_TKIDS_PROC     ,0x00a22948) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_RSVD_7             ,0x00a2294c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH0SEGS_PROC   ,0x00a22950) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH1SEGS_PROC   ,0x00a22954) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH2SEGS_PROC   ,0x00a22958) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH3SEGS_PROC   ,0x00a2295c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH4SEGS_PROC   ,0x00a22960) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH5SEGS_PROC   ,0x00a22964) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH6SEGS_PROC   ,0x00a22968) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH7SEGS_PROC   ,0x00a2296c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH8SEGS_PROC   ,0x00a22970) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW9_UTP_MIB_CH9SEGS_PROC   ,0x00a22974) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_RSVD_1            ,0x00a22a14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_RSVD_2            ,0x00a22a18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_RSVD_3            ,0x00a22a1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_RSVD_4            ,0x00a22a2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_RSVD_5            ,0x00a22a34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_STATUS2           ,0x00a22a38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_STATUS1           ,0x00a22a3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_BYTES_DIS     ,0x00a22a40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_TKIDS_DIS     ,0x00a22a44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_TKIDS_PROC    ,0x00a22a48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_RSVD_7            ,0x00a22a4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH0SEGS_PROC  ,0x00a22a50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH1SEGS_PROC  ,0x00a22a54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH2SEGS_PROC  ,0x00a22a58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH3SEGS_PROC  ,0x00a22a5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH4SEGS_PROC  ,0x00a22a60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH5SEGS_PROC  ,0x00a22a64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH6SEGS_PROC  ,0x00a22a68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH7SEGS_PROC  ,0x00a22a6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH8SEGS_PROC  ,0x00a22a70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW10_UTP_MIB_CH9SEGS_PROC  ,0x00a22a74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_RSVD_1            ,0x00a22b14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_RSVD_2            ,0x00a22b18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_RSVD_3            ,0x00a22b1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_RSVD_4            ,0x00a22b2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_RSVD_5            ,0x00a22b34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_STATUS2           ,0x00a22b38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_STATUS1           ,0x00a22b3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_BYTES_DIS     ,0x00a22b40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_TKIDS_DIS     ,0x00a22b44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_TKIDS_PROC    ,0x00a22b48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_RSVD_7            ,0x00a22b4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH0SEGS_PROC  ,0x00a22b50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH1SEGS_PROC  ,0x00a22b54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH2SEGS_PROC  ,0x00a22b58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH3SEGS_PROC  ,0x00a22b5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH4SEGS_PROC  ,0x00a22b60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH5SEGS_PROC  ,0x00a22b64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH6SEGS_PROC  ,0x00a22b68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH7SEGS_PROC  ,0x00a22b6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH8SEGS_PROC  ,0x00a22b70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW11_UTP_MIB_CH9SEGS_PROC  ,0x00a22b74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_RSVD_1            ,0x00a22c14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_RSVD_2            ,0x00a22c18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_RSVD_3            ,0x00a22c1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_RSVD_4            ,0x00a22c2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_RSVD_5            ,0x00a22c34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_STATUS2           ,0x00a22c38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_STATUS1           ,0x00a22c3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_BYTES_DIS     ,0x00a22c40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_TKIDS_DIS     ,0x00a22c44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_TKIDS_PROC    ,0x00a22c48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_RSVD_7            ,0x00a22c4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH0SEGS_PROC  ,0x00a22c50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH1SEGS_PROC  ,0x00a22c54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH2SEGS_PROC  ,0x00a22c58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH3SEGS_PROC  ,0x00a22c5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH4SEGS_PROC  ,0x00a22c60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH5SEGS_PROC  ,0x00a22c64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH6SEGS_PROC  ,0x00a22c68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH7SEGS_PROC  ,0x00a22c6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH8SEGS_PROC  ,0x00a22c70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW12_UTP_MIB_CH9SEGS_PROC  ,0x00a22c74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_RSVD_1            ,0x00a22d14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_RSVD_2            ,0x00a22d18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_RSVD_3            ,0x00a22d1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_RSVD_4            ,0x00a22d2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_RSVD_5            ,0x00a22d34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_STATUS2           ,0x00a22d38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_STATUS1           ,0x00a22d3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_BYTES_DIS     ,0x00a22d40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_TKIDS_DIS     ,0x00a22d44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_TKIDS_PROC    ,0x00a22d48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_RSVD_7            ,0x00a22d4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH0SEGS_PROC  ,0x00a22d50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH1SEGS_PROC  ,0x00a22d54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH2SEGS_PROC  ,0x00a22d58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH3SEGS_PROC  ,0x00a22d5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH4SEGS_PROC  ,0x00a22d60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH5SEGS_PROC  ,0x00a22d64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH6SEGS_PROC  ,0x00a22d68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH7SEGS_PROC  ,0x00a22d6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH8SEGS_PROC  ,0x00a22d70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW13_UTP_MIB_CH9SEGS_PROC  ,0x00a22d74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_RSVD_1            ,0x00a22e14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_RSVD_2            ,0x00a22e18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_RSVD_3            ,0x00a22e1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_RSVD_4            ,0x00a22e2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_RSVD_5            ,0x00a22e34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_STATUS2           ,0x00a22e38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_STATUS1           ,0x00a22e3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_BYTES_DIS     ,0x00a22e40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_TKIDS_DIS     ,0x00a22e44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_TKIDS_PROC    ,0x00a22e48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_RSVD_7            ,0x00a22e4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH0SEGS_PROC  ,0x00a22e50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH1SEGS_PROC  ,0x00a22e54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH2SEGS_PROC  ,0x00a22e58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH3SEGS_PROC  ,0x00a22e5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH4SEGS_PROC  ,0x00a22e60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH5SEGS_PROC  ,0x00a22e64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH6SEGS_PROC  ,0x00a22e68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH7SEGS_PROC  ,0x00a22e6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH8SEGS_PROC  ,0x00a22e70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW14_UTP_MIB_CH9SEGS_PROC  ,0x00a22e74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_RSVD_1            ,0x00a22f14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_RSVD_2            ,0x00a22f18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_RSVD_3            ,0x00a22f1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_RSVD_4            ,0x00a22f2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_RSVD_5            ,0x00a22f34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_STATUS2           ,0x00a22f38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_STATUS1           ,0x00a22f3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_BYTES_DIS     ,0x00a22f40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_TKIDS_DIS     ,0x00a22f44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_TKIDS_PROC    ,0x00a22f48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_RSVD_7            ,0x00a22f4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH0SEGS_PROC  ,0x00a22f50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH1SEGS_PROC  ,0x00a22f54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH2SEGS_PROC  ,0x00a22f58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH3SEGS_PROC  ,0x00a22f5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH4SEGS_PROC  ,0x00a22f60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH5SEGS_PROC  ,0x00a22f64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH6SEGS_PROC  ,0x00a22f68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH7SEGS_PROC  ,0x00a22f6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH8SEGS_PROC  ,0x00a22f70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW15_UTP_MIB_CH9SEGS_PROC  ,0x00a22f74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_RSVD_1            ,0x00a23014) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_RSVD_2            ,0x00a23018) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_RSVD_3            ,0x00a2301c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_RSVD_4            ,0x00a2302c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_RSVD_5            ,0x00a23034) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_STATUS2           ,0x00a23038) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_STATUS1           ,0x00a2303c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_BYTES_DIS     ,0x00a23040) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_TKIDS_DIS     ,0x00a23044) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_TKIDS_PROC    ,0x00a23048) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_RSVD_7            ,0x00a2304c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH0SEGS_PROC  ,0x00a23050) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH1SEGS_PROC  ,0x00a23054) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH2SEGS_PROC  ,0x00a23058) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH3SEGS_PROC  ,0x00a2305c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH4SEGS_PROC  ,0x00a23060) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH5SEGS_PROC  ,0x00a23064) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH6SEGS_PROC  ,0x00a23068) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH7SEGS_PROC  ,0x00a2306c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH8SEGS_PROC  ,0x00a23070) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_MIB_CH9SEGS_PROC  ,0x00a23074) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_RSVD_14           ,0x00a23078) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW16_UTP_RSVD_15           ,0x00a2307c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_RSVD_1            ,0x00a23114) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_RSVD_2            ,0x00a23118) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_RSVD_3            ,0x00a2311c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_RSVD_4            ,0x00a2312c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_RSVD_5            ,0x00a23134) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_STATUS2           ,0x00a23138) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_STATUS1           ,0x00a2313c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_BYTES_DIS     ,0x00a23140) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_TKIDS_DIS     ,0x00a23144) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_TKIDS_PROC    ,0x00a23148) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_RSVD_7            ,0x00a2314c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH0SEGS_PROC  ,0x00a23150) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH1SEGS_PROC  ,0x00a23154) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH2SEGS_PROC  ,0x00a23158) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH3SEGS_PROC  ,0x00a2315c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH4SEGS_PROC  ,0x00a23160) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH5SEGS_PROC  ,0x00a23164) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH6SEGS_PROC  ,0x00a23168) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH7SEGS_PROC  ,0x00a2316c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH8SEGS_PROC  ,0x00a23170) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_MIB_CH9SEGS_PROC  ,0x00a23174) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_RSVD_14           ,0x00a23178) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW17_UTP_RSVD_15           ,0x00a2317c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_RSVD_1            ,0x00a23214) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_RSVD_2            ,0x00a23218) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_RSVD_3            ,0x00a2321c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_RSVD_4            ,0x00a2322c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_RSVD_5            ,0x00a23234) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_STATUS2           ,0x00a23238) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_STATUS1           ,0x00a2323c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_BYTES_DIS     ,0x00a23240) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_TKIDS_DIS     ,0x00a23244) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_TKIDS_PROC    ,0x00a23248) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_RSVD_7            ,0x00a2324c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH0SEGS_PROC  ,0x00a23250) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH1SEGS_PROC  ,0x00a23254) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH2SEGS_PROC  ,0x00a23258) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH3SEGS_PROC  ,0x00a2325c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH4SEGS_PROC  ,0x00a23260) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH5SEGS_PROC  ,0x00a23264) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH6SEGS_PROC  ,0x00a23268) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH7SEGS_PROC  ,0x00a2326c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH8SEGS_PROC  ,0x00a23270) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_MIB_CH9SEGS_PROC  ,0x00a23274) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_RSVD_14           ,0x00a23278) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW18_UTP_RSVD_15           ,0x00a2327c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_RSVD_1            ,0x00a23314) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_RSVD_2            ,0x00a23318) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_RSVD_3            ,0x00a2331c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_RSVD_4            ,0x00a2332c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_RSVD_5            ,0x00a23334) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_STATUS2           ,0x00a23338) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_STATUS1           ,0x00a2333c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_BYTES_DIS     ,0x00a23340) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_TKIDS_DIS     ,0x00a23344) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_TKIDS_PROC    ,0x00a23348) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_RSVD_7            ,0x00a2334c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH0SEGS_PROC  ,0x00a23350) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH1SEGS_PROC  ,0x00a23354) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH2SEGS_PROC  ,0x00a23358) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH3SEGS_PROC  ,0x00a2335c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH4SEGS_PROC  ,0x00a23360) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH5SEGS_PROC  ,0x00a23364) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH6SEGS_PROC  ,0x00a23368) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH7SEGS_PROC  ,0x00a2336c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH8SEGS_PROC  ,0x00a23370) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_MIB_CH9SEGS_PROC  ,0x00a23374) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_RSVD_14           ,0x00a23378) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW19_UTP_RSVD_15           ,0x00a2337c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_RSVD_1            ,0x00a23414) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_RSVD_2            ,0x00a23418) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_RSVD_3            ,0x00a2341c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_RSVD_4            ,0x00a2342c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_RSVD_5            ,0x00a23434) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_STATUS2           ,0x00a23438) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_STATUS1           ,0x00a2343c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_BYTES_DIS     ,0x00a23440) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_TKIDS_DIS     ,0x00a23444) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_TKIDS_PROC    ,0x00a23448) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_RSVD_7            ,0x00a2344c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH0SEGS_PROC  ,0x00a23450) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH1SEGS_PROC  ,0x00a23454) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH2SEGS_PROC  ,0x00a23458) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH3SEGS_PROC  ,0x00a2345c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH4SEGS_PROC  ,0x00a23460) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH5SEGS_PROC  ,0x00a23464) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH6SEGS_PROC  ,0x00a23468) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH7SEGS_PROC  ,0x00a2346c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH8SEGS_PROC  ,0x00a23470) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_MIB_CH9SEGS_PROC  ,0x00a23474) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_RSVD_14           ,0x00a23478) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW20_UTP_RSVD_15           ,0x00a2347c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_RSVD_1            ,0x00a23514) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_RSVD_2            ,0x00a23518) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_RSVD_3            ,0x00a2351c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_RSVD_4            ,0x00a2352c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_RSVD_5            ,0x00a23534) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_STATUS2           ,0x00a23538) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_STATUS1           ,0x00a2353c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_BYTES_DIS     ,0x00a23540) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_TKIDS_DIS     ,0x00a23544) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_TKIDS_PROC    ,0x00a23548) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_RSVD_7            ,0x00a2354c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH0SEGS_PROC  ,0x00a23550) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH1SEGS_PROC  ,0x00a23554) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH2SEGS_PROC  ,0x00a23558) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH3SEGS_PROC  ,0x00a2355c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH4SEGS_PROC  ,0x00a23560) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH5SEGS_PROC  ,0x00a23564) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH6SEGS_PROC  ,0x00a23568) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH7SEGS_PROC  ,0x00a2356c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH8SEGS_PROC  ,0x00a23570) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_MIB_CH9SEGS_PROC  ,0x00a23574) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_RSVD_14           ,0x00a23578) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW21_UTP_RSVD_15           ,0x00a2357c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_RSVD_1            ,0x00a23614) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_RSVD_2            ,0x00a23618) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_RSVD_3            ,0x00a2361c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_RSVD_4            ,0x00a2362c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_RSVD_5            ,0x00a23634) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_STATUS2           ,0x00a23638) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_STATUS1           ,0x00a2363c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_BYTES_DIS     ,0x00a23640) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_TKIDS_DIS     ,0x00a23644) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_TKIDS_PROC    ,0x00a23648) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_RSVD_7            ,0x00a2364c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH0SEGS_PROC  ,0x00a23650) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH1SEGS_PROC  ,0x00a23654) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH2SEGS_PROC  ,0x00a23658) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH3SEGS_PROC  ,0x00a2365c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH4SEGS_PROC  ,0x00a23660) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH5SEGS_PROC  ,0x00a23664) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH6SEGS_PROC  ,0x00a23668) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH7SEGS_PROC  ,0x00a2366c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH8SEGS_PROC  ,0x00a23670) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_MIB_CH9SEGS_PROC  ,0x00a23674) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_RSVD_14           ,0x00a23678) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW22_UTP_RSVD_15           ,0x00a2367c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_RSVD_1            ,0x00a23714) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_RSVD_2            ,0x00a23718) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_RSVD_3            ,0x00a2371c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_RSVD_4            ,0x00a2372c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_RSVD_5            ,0x00a23734) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_STATUS2           ,0x00a23738) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_STATUS1           ,0x00a2373c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_BYTES_DIS     ,0x00a23740) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_TKIDS_DIS     ,0x00a23744) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_TKIDS_PROC    ,0x00a23748) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_RSVD_7            ,0x00a2374c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH0SEGS_PROC  ,0x00a23750) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH1SEGS_PROC  ,0x00a23754) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH2SEGS_PROC  ,0x00a23758) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH3SEGS_PROC  ,0x00a2375c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH4SEGS_PROC  ,0x00a23760) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH5SEGS_PROC  ,0x00a23764) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH6SEGS_PROC  ,0x00a23768) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH7SEGS_PROC  ,0x00a2376c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH8SEGS_PROC  ,0x00a23770) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_MIB_CH9SEGS_PROC  ,0x00a23774) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_RSVD_14           ,0x00a23778) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW23_UTP_RSVD_15           ,0x00a2377c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_RSVD_1            ,0x00a23814) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_RSVD_2            ,0x00a23818) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_RSVD_3            ,0x00a2381c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_RSVD_4            ,0x00a2382c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_RSVD_5            ,0x00a23834) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_STATUS2           ,0x00a23838) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_STATUS1           ,0x00a2383c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_BYTES_DIS     ,0x00a23840) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_TKIDS_DIS     ,0x00a23844) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_TKIDS_PROC    ,0x00a23848) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_RSVD_7            ,0x00a2384c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH0SEGS_PROC  ,0x00a23850) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH1SEGS_PROC  ,0x00a23854) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH2SEGS_PROC  ,0x00a23858) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH3SEGS_PROC  ,0x00a2385c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH4SEGS_PROC  ,0x00a23860) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH5SEGS_PROC  ,0x00a23864) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH6SEGS_PROC  ,0x00a23868) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH7SEGS_PROC  ,0x00a2386c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH8SEGS_PROC  ,0x00a23870) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_MIB_CH9SEGS_PROC  ,0x00a23874) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_RSVD_14           ,0x00a23878) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW24_UTP_RSVD_15           ,0x00a2387c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_RSVD_1            ,0x00a23914) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_RSVD_2            ,0x00a23918) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_RSVD_3            ,0x00a2391c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_RSVD_4            ,0x00a2392c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_RSVD_5            ,0x00a23934) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_STATUS2           ,0x00a23938) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_STATUS1           ,0x00a2393c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_BYTES_DIS     ,0x00a23940) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_TKIDS_DIS     ,0x00a23944) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_TKIDS_PROC    ,0x00a23948) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_RSVD_7            ,0x00a2394c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH0SEGS_PROC  ,0x00a23950) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH1SEGS_PROC  ,0x00a23954) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH2SEGS_PROC  ,0x00a23958) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH3SEGS_PROC  ,0x00a2395c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH4SEGS_PROC  ,0x00a23960) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH5SEGS_PROC  ,0x00a23964) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH6SEGS_PROC  ,0x00a23968) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH7SEGS_PROC  ,0x00a2396c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH8SEGS_PROC  ,0x00a23970) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_MIB_CH9SEGS_PROC  ,0x00a23974) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_RSVD_14           ,0x00a23978) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW25_UTP_RSVD_15           ,0x00a2397c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_RSVD_1            ,0x00a23a14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_RSVD_2            ,0x00a23a18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_RSVD_3            ,0x00a23a1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_RSVD_4            ,0x00a23a2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_RSVD_5            ,0x00a23a34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_STATUS2           ,0x00a23a38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_STATUS1           ,0x00a23a3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_BYTES_DIS     ,0x00a23a40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_TKIDS_DIS     ,0x00a23a44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_TKIDS_PROC    ,0x00a23a48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_RSVD_7            ,0x00a23a4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH0SEGS_PROC  ,0x00a23a50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH1SEGS_PROC  ,0x00a23a54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH2SEGS_PROC  ,0x00a23a58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH3SEGS_PROC  ,0x00a23a5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH4SEGS_PROC  ,0x00a23a60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH5SEGS_PROC  ,0x00a23a64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH6SEGS_PROC  ,0x00a23a68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH7SEGS_PROC  ,0x00a23a6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH8SEGS_PROC  ,0x00a23a70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_MIB_CH9SEGS_PROC  ,0x00a23a74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_RSVD_14           ,0x00a23a78) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW26_UTP_RSVD_15           ,0x00a23a7c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_RSVD_1            ,0x00a23b14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_RSVD_2            ,0x00a23b18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_RSVD_3            ,0x00a23b1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_RSVD_4            ,0x00a23b2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_RSVD_5            ,0x00a23b34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_STATUS2           ,0x00a23b38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_STATUS1           ,0x00a23b3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_BYTES_DIS     ,0x00a23b40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_TKIDS_DIS     ,0x00a23b44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_TKIDS_PROC    ,0x00a23b48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_RSVD_7            ,0x00a23b4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH0SEGS_PROC  ,0x00a23b50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH1SEGS_PROC  ,0x00a23b54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH2SEGS_PROC  ,0x00a23b58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH3SEGS_PROC  ,0x00a23b5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH4SEGS_PROC  ,0x00a23b60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH5SEGS_PROC  ,0x00a23b64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH6SEGS_PROC  ,0x00a23b68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH7SEGS_PROC  ,0x00a23b6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH8SEGS_PROC  ,0x00a23b70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_MIB_CH9SEGS_PROC  ,0x00a23b74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_RSVD_14           ,0x00a23b78) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW27_UTP_RSVD_15           ,0x00a23b7c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_RSVD_1            ,0x00a23c14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_RSVD_2            ,0x00a23c18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_RSVD_3            ,0x00a23c1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_RSVD_4            ,0x00a23c2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_RSVD_5            ,0x00a23c34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_STATUS2           ,0x00a23c38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_STATUS1           ,0x00a23c3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_BYTES_DIS     ,0x00a23c40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_TKIDS_DIS     ,0x00a23c44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_TKIDS_PROC    ,0x00a23c48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_RSVD_7            ,0x00a23c4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH0SEGS_PROC  ,0x00a23c50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH1SEGS_PROC  ,0x00a23c54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH2SEGS_PROC  ,0x00a23c58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH3SEGS_PROC  ,0x00a23c5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH4SEGS_PROC  ,0x00a23c60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH5SEGS_PROC  ,0x00a23c64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH6SEGS_PROC  ,0x00a23c68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH7SEGS_PROC  ,0x00a23c6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH8SEGS_PROC  ,0x00a23c70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_MIB_CH9SEGS_PROC  ,0x00a23c74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_RSVD_14           ,0x00a23c78) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW28_UTP_RSVD_15           ,0x00a23c7c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_RSVD_1            ,0x00a23d14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_RSVD_2            ,0x00a23d18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_RSVD_3            ,0x00a23d1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_RSVD_4            ,0x00a23d2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_RSVD_5            ,0x00a23d34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_STATUS2           ,0x00a23d38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_STATUS1           ,0x00a23d3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_BYTES_DIS     ,0x00a23d40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_TKIDS_DIS     ,0x00a23d44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_TKIDS_PROC    ,0x00a23d48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_RSVD_7            ,0x00a23d4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH0SEGS_PROC  ,0x00a23d50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH1SEGS_PROC  ,0x00a23d54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH2SEGS_PROC  ,0x00a23d58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH3SEGS_PROC  ,0x00a23d5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH4SEGS_PROC  ,0x00a23d60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH5SEGS_PROC  ,0x00a23d64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH6SEGS_PROC  ,0x00a23d68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH7SEGS_PROC  ,0x00a23d6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH8SEGS_PROC  ,0x00a23d70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_MIB_CH9SEGS_PROC  ,0x00a23d74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_RSVD_14           ,0x00a23d78) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW29_UTP_RSVD_15           ,0x00a23d7c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_RSVD_1            ,0x00a23e14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_RSVD_2            ,0x00a23e18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_RSVD_3            ,0x00a23e1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_RSVD_4            ,0x00a23e2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_RSVD_5            ,0x00a23e34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_STATUS2           ,0x00a23e38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_STATUS1           ,0x00a23e3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_BYTES_DIS     ,0x00a23e40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_TKIDS_DIS     ,0x00a23e44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_TKIDS_PROC    ,0x00a23e48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_RSVD_7            ,0x00a23e4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH0SEGS_PROC  ,0x00a23e50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH1SEGS_PROC  ,0x00a23e54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH2SEGS_PROC  ,0x00a23e58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH3SEGS_PROC  ,0x00a23e5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH4SEGS_PROC  ,0x00a23e60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH5SEGS_PROC  ,0x00a23e64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH6SEGS_PROC  ,0x00a23e68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH7SEGS_PROC  ,0x00a23e6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH8SEGS_PROC  ,0x00a23e70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_MIB_CH9SEGS_PROC  ,0x00a23e74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_RSVD_14           ,0x00a23e78) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW30_UTP_RSVD_15           ,0x00a23e7c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_RSVD_1            ,0x00a23f14) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_RSVD_2            ,0x00a23f18) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_RSVD_3            ,0x00a23f1c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_RSVD_4            ,0x00a23f2c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_RSVD_5            ,0x00a23f34) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_STATUS2           ,0x00a23f38) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_STATUS1           ,0x00a23f3c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_BYTES_DIS     ,0x00a23f40) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_TKIDS_DIS     ,0x00a23f44) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_TKIDS_PROC    ,0x00a23f48) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_RSVD_7            ,0x00a23f4c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH0SEGS_PROC  ,0x00a23f50) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH1SEGS_PROC  ,0x00a23f54) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH2SEGS_PROC  ,0x00a23f58) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH3SEGS_PROC  ,0x00a23f5c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH4SEGS_PROC  ,0x00a23f60) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH5SEGS_PROC  ,0x00a23f64) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH6SEGS_PROC  ,0x00a23f68) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH7SEGS_PROC  ,0x00a23f6c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH8SEGS_PROC  ,0x00a23f70) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_MIB_CH9SEGS_PROC  ,0x00a23f74) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_RSVD_14           ,0x00a23f78) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_FLOW31_UTP_RSVD_15           ,0x00a23f7c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_RSVD_1         ,0x00a24014) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_RSVD_2         ,0x00a24018) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_RSVD_3         ,0x00a2401c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_RSVD_4         ,0x00a2402c) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_RSVD_5         ,0x00a24034) /* [RO][32] Reserved for Future Use */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_STATUS2        ,0x00a24038) /* [RO][32] Idle Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_STATUS1        ,0x00a2403c) /* [RO][32] Idle Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_BYTES_DIS  ,0x00a24040) /* [RO][32] MIB - Bytes Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_TKIDS_DIS  ,0x00a24044) /* [RO][32] MIB - Token-Ids Discarded */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_TKIDS_PROC ,0x00a24048) /* [RO][32] MIB - Token-Ids Processed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_RSVD_7         ,0x00a2404c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH0SEGS_PROC ,0x00a24050) /* [RO][32] MIB - Segments Processed Channel 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH1SEGS_PROC ,0x00a24054) /* [RO][32] MIB - Segments Processed Channel 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH2SEGS_PROC ,0x00a24058) /* [RO][32] MIB - Segments Processed Channel 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH3SEGS_PROC ,0x00a2405c) /* [RO][32] MIB - Segments Processed Channel 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH4SEGS_PROC ,0x00a24060) /* [RO][32] MIB - Segments Processed Channel 4 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH5SEGS_PROC ,0x00a24064) /* [RO][32] MIB - Segments Processed Channel 5 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH6SEGS_PROC ,0x00a24068) /* [RO][32] MIB - Segments Processed Channel 6 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH7SEGS_PROC ,0x00a2406c) /* [RO][32] MIB - Segments Processed Channel 7 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH8SEGS_PROC ,0x00a24070) /* [RO][32] MIB - Segments Processed Channel 8 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_MIB_CH9SEGS_PROC ,0x00a24074) /* [RO][32] MIB - Segments Processed Channel 9 (++ New Register ++) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_RSVD_14        ,0x00a24078) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SEGDMA_TEST_FLOW_UTP_RSVD_15        ,0x00a2407c) /* [RO][32] Reserved 32-bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_REQ_MSG_00               ,0x00a30010) /* [RO][32] USPP Request Msg in process */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_REQ_MSG_04               ,0x00a30014) /* [RO][32] USPP Request Msg in process */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_REQ_MSG_08               ,0x00a30018) /* [RO][32] USPP Request Msg in process */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_REQ_MSG_0C               ,0x00a3001c) /* [RO][32] USPP Request Msg in process */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_ERR_MSG_14               ,0x00a30024) /* [RO][32] ERR MSG 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NEXT_NEW_TOKEN_0_0       ,0x00a30048) /* [RO][32] Current token being held for FPM Pool 0 token 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DEST_PKT_CNT             ,0x00a3004c) /* [RO][32] Destination Packet Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_STAT_1            ,0x00a30050) /* [RO][32] Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_STAT_2            ,0x00a30054) /* [RO][32] Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_STAT_3            ,0x00a30058) /* [RO][32] Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_STAT_4            ,0x00a3005c) /* [RO][32] Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_MASK_1               ,0x00a300f4) /* [RO][32] PHS_MASK_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_MASK_2               ,0x00a300f8) /* [RO][32] PHS_MASK_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_MASK_3               ,0x00a300fc) /* [RO][32] PHS_MASK_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_MASK_4               ,0x00a30100) /* [RO][32] PHS_MASK_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_MASK_5               ,0x00a30104) /* [RO][32] PHS_MASK_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_MASK_6               ,0x00a30108) /* [RO][32] PHS_MASK_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_MASK_7               ,0x00a3010c) /* [RO][32] PHS_MASK_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_MASK_8               ,0x00a30110) /* [RO][32] PHS_MASK_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_REVISION_REG             ,0x00a30114) /* [RO][32] REVISION_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_WATCHDOG_COUNTER         ,0x00a3011c) /* [RO][32] WATCHDOG_COUNTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_COMMAND_FIFO_SPACE       ,0x00a30124) /* [RO][32] Locations available in Command Message FIFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NEXT_NEW_TOKEN_0_1       ,0x00a30134) /* [RO][32] Current token being held for FPM Pool 1 token 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NEXT_NEW_TOKEN_0_2       ,0x00a30138) /* [RO][32] Current token being held for FPM Pool 2 token 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NEXT_NEW_TOKEN_0_3       ,0x00a3013c) /* [RO][32] Current token being held for FPM Pool 3 token 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_RX_MSG_COUNT             ,0x00a30220) /* [RO][32] RX MSG COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLUSHED_MSG_COUNT        ,0x00a30224) /* [RO][32] FLUSHED MSG COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_RX_PKT_COUNT             ,0x00a30228) /* [RO][32] RX PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLUSHED_PKT_COUNT        ,0x00a3022c) /* [RO][32] FLUSHED PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_INVLD_DEST_TKN_COUNT     ,0x00a30230) /* [RO][32] INVLD DEST TKN COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_INVLD_SRC_TKN_COUNT      ,0x00a30234) /* [RO][32] INVLD SRC TKN COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NO_EOP_COUNT             ,0x00a30238) /* [RO][32] NO EOP COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NO_SOP_COUNT             ,0x00a3023c) /* [RO][32] NO SOP COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW_RX_PKT_COUNT0       ,0x00a30240) /* [RO][32] FLOW RX PKT COUNT0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW_FLUSHED_PKT_COUNT0  ,0x00a30244) /* [RO][32] FLOW FLUSHED PKT COUNT0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW_RX_PKT_COUNT1       ,0x00a30248) /* [RO][32] FLOW RX PKT COUNT1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW_FLUSHED_PKT_COUNT1  ,0x00a3024c) /* [RO][32] FLOW FLUSHED PKT COUNT1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW_RX_PKT_COUNT2       ,0x00a30250) /* [RO][32] FLOW RX PKT COUNT2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW_FLUSHED_PKT_COUNT2  ,0x00a30254) /* [RO][32] FLOW FLUSHED PKT COUNT2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW_RX_PKT_COUNT3       ,0x00a30258) /* [RO][32] FLOW RX PKT COUNT3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW_FLUSHED_PKT_COUNT3  ,0x00a3025c) /* [RO][32] FLOW FLUSHED PKT COUNT3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_STAT_5            ,0x00a30260) /* [RO][32] Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_STAT_6            ,0x00a30264) /* [RO][32] Status Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NEXT_NEW_TOKEN_1_0       ,0x00a30270) /* [RO][32] Current token being held for FPM Pool 0 token 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NEXT_NEW_TOKEN_1_1       ,0x00a30274) /* [RO][32] Current token being held for FPM Pool 1 token 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NEXT_NEW_TOKEN_1_2       ,0x00a30278) /* [RO][32] Current token being held for FPM Pool 2 token 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_NEXT_NEW_TOKEN_1_3       ,0x00a3027c) /* [RO][32] Current token being held for FPM Pool 3 token 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_MSG_STATUS               ,0x00a30280) /* [RO][32] Message Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_WD_STATUS                ,0x00a3028c) /* [RO][32] Watchdog Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CP_STATUS                ,0x00a30290) /* [RO][32] Command Parser Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_UBUS_ERR_SRC_TKN         ,0x00a30294) /* [RO][32] UBUS Error Source Token */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_UBUS_ERR_BUFF_ADDR       ,0x00a30298) /* [RO][32] UBUS Error Buffer Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_UBUS_ERR_GRANT_BUS       ,0x00a3029c) /* [RO][32] UBUS Error Grant Bus */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_UBUS_ERR_REQOUT_ADDR     ,0x00a302a0) /* [RO][32] UBUS Error Reqout Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DMA_ARB_READBACK         ,0x00a302cc) /* [RO][32] DMA ARB Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CMD_PARSER_READBACK      ,0x00a302d0) /* [RO][32] CMD PARSER Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_BYTE_PACKER_READBACK     ,0x00a302d4) /* [RO][32] BYTE PACKER Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_RX_FIFO_READBACK         ,0x00a302d8) /* [RO][32] RX FIFO Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_ENGINES_READBACK         ,0x00a302dc) /* [RO][32] ENGINES Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_TX_FIFO_READBACK         ,0x00a302e0) /* [RO][32] TX FIFO Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_TXP_READBACK             ,0x00a302e4) /* [RO][32] TXP Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_REPLY_READBACK           ,0x00a302e8) /* [RO][32] REPLY Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_TOKEN0_READBACK          ,0x00a302ec) /* [RO][32] TOKEN0 Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_TOKEN1_READBACK          ,0x00a302f0) /* [RO][32] TOKEN1 Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_TOKEN2_READBACK          ,0x00a302f4) /* [RO][32] TOKEN2 Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_TOKEN3_READBACK          ,0x00a302f8) /* [RO][32] TOKEN3 Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_TOKEN_REL_READBACK       ,0x00a302fc) /* [RO][32] Token Release Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_PHS_FETCH_READBACK       ,0x00a30300) /* [RO][32] PHS FETCH Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_IDX_FETCH_READBACK       ,0x00a30304) /* [RO][32] IDX FETCH Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_REG_READBACK      ,0x00a30308) /* [RO][32] CRYPTO REG Readback Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_MSG_COUNT_READBACK       ,0x00a3030c) /* [RO][32] Message Count Readback */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DST_TOKEN_READBACK       ,0x00a30310) /* [RO][32] Dest Token Readback */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_SRC_TOKEN_READBACK       ,0x00a30314) /* [RO][32] Source Token Readback */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_STAT_8            ,0x00a30318) /* [RO][32] Status Register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CRYPTO_STAT_9            ,0x00a3032c) /* [RO][32] Status Register 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CLR_OVERSIZE_DROP_COUNT  ,0x00a30330) /* [RO][32] CLEAR OVERSIZE DROP COUNTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_CLR_OVERSIZE_COUNT       ,0x00a30334) /* [RO][32] CLEAR OVERSIZE COUNTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW0_OVERSIZE_DROP_PKT  ,0x00a30338) /* [RO][32] FLOW0 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW1_OVERSIZE_DROP_PKT  ,0x00a3033c) /* [RO][32] FLOW1 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW2_OVERSIZE_DROP_PKT  ,0x00a30340) /* [RO][32] FLOW2 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW3_OVERSIZE_DROP_PKT  ,0x00a30344) /* [RO][32] FLOW3 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW4_OVERSIZE_DROP_PKT  ,0x00a30348) /* [RO][32] FLOW4 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW5_OVERSIZE_DROP_PKT  ,0x00a3034c) /* [RO][32] FLOW5 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW6_OVERSIZE_DROP_PKT  ,0x00a30350) /* [RO][32] FLOW6 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW7_OVERSIZE_DROP_PKT  ,0x00a30354) /* [RO][32] FLOW7 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW8_OVERSIZE_DROP_PKT  ,0x00a30358) /* [RO][32] FLOW8 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW9_OVERSIZE_DROP_PKT  ,0x00a3035c) /* [RO][32] FLOW9 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW10_OVERSIZE_DROP_PKT ,0x00a30360) /* [RO][32] FLOW10 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW11_OVERSIZE_DROP_PKT ,0x00a30364) /* [RO][32] FLOW11 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW12_OVERSIZE_DROP_PKT ,0x00a30368) /* [RO][32] FLOW12 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW13_OVERSIZE_DROP_PKT ,0x00a3036c) /* [RO][32] FLOW13 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW14_OVERSIZE_DROP_PKT ,0x00a30370) /* [RO][32] FLOW14 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW15_OVERSIZE_DROP_PKT ,0x00a30374) /* [RO][32] FLOW15 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW16_OVERSIZE_DROP_PKT ,0x00a30378) /* [RO][32] FLOW16 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW17_OVERSIZE_DROP_PKT ,0x00a3037c) /* [RO][32] FLOW17 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW18_OVERSIZE_DROP_PKT ,0x00a30380) /* [RO][32] FLOW18 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW19_OVERSIZE_DROP_PKT ,0x00a30384) /* [RO][32] FLOW19 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW20_OVERSIZE_DROP_PKT ,0x00a30388) /* [RO][32] FLOW20 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW21_OVERSIZE_DROP_PKT ,0x00a3038c) /* [RO][32] FLOW21 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW22_OVERSIZE_DROP_PKT ,0x00a30390) /* [RO][32] FLOW22 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW23_OVERSIZE_DROP_PKT ,0x00a30394) /* [RO][32] FLOW23 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW24_OVERSIZE_DROP_PKT ,0x00a30398) /* [RO][32] FLOW24 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW25_OVERSIZE_DROP_PKT ,0x00a3039c) /* [RO][32] FLOW25 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW26_OVERSIZE_DROP_PKT ,0x00a303a0) /* [RO][32] FLOW26 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW27_OVERSIZE_DROP_PKT ,0x00a303a4) /* [RO][32] FLOW27 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW28_OVERSIZE_DROP_PKT ,0x00a303a8) /* [RO][32] FLOW28 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW29_OVERSIZE_DROP_PKT ,0x00a303ac) /* [RO][32] FLOW29 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW30_OVERSIZE_DROP_PKT ,0x00a303b0) /* [RO][32] FLOW30 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW31_OVERSIZE_DROP_PKT ,0x00a303b4) /* [RO][32] FLOW31 OVERSIZE DROP PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW0_OVERSIZE_DROP_BYTE ,0x00a303b8) /* [RO][32] FLOW0 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW1_OVERSIZE_DROP_BYTE ,0x00a303bc) /* [RO][32] FLOW1 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW2_OVERSIZE_DROP_BYTE ,0x00a303c0) /* [RO][32] FLOW2 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW3_OVERSIZE_DROP_BYTE ,0x00a303c4) /* [RO][32] FLOW3 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW4_OVERSIZE_DROP_BYTE ,0x00a303c8) /* [RO][32] FLOW4 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW5_OVERSIZE_DROP_BYTE ,0x00a303cc) /* [RO][32] FLOW5 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW6_OVERSIZE_DROP_BYTE ,0x00a303d0) /* [RO][32] FLOW6 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW7_OVERSIZE_DROP_BYTE ,0x00a303d4) /* [RO][32] FLOW7 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW8_OVERSIZE_DROP_BYTE ,0x00a303d8) /* [RO][32] FLOW8 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW9_OVERSIZE_DROP_BYTE ,0x00a303dc) /* [RO][32] FLOW9 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW10_OVERSIZE_DROP_BYTE ,0x00a303e0) /* [RO][32] FLOW10 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW11_OVERSIZE_DROP_BYTE ,0x00a303e4) /* [RO][32] FLOW11 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW12_OVERSIZE_DROP_BYTE ,0x00a303e8) /* [RO][32] FLOW12 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW13_OVERSIZE_DROP_BYTE ,0x00a303ec) /* [RO][32] FLOW13 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW14_OVERSIZE_DROP_BYTE ,0x00a303f0) /* [RO][32] FLOW14 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW15_OVERSIZE_DROP_BYTE ,0x00a303f4) /* [RO][32] FLOW15 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW16_OVERSIZE_DROP_BYTE ,0x00a303f8) /* [RO][32] FLOW16 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW17_OVERSIZE_DROP_BYTE ,0x00a303fc) /* [RO][32] FLOW17 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW18_OVERSIZE_DROP_BYTE ,0x00a30400) /* [RO][32] FLOW18 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW19_OVERSIZE_DROP_BYTE ,0x00a30404) /* [RO][32] FLOW19 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW20_OVERSIZE_DROP_BYTE ,0x00a30408) /* [RO][32] FLOW20 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW21_OVERSIZE_DROP_BYTE ,0x00a3040c) /* [RO][32] FLOW21 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW22_OVERSIZE_DROP_BYTE ,0x00a30410) /* [RO][32] FLOW22 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW23_OVERSIZE_DROP_BYTE ,0x00a30414) /* [RO][32] FLOW23 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW24_OVERSIZE_DROP_BYTE ,0x00a30418) /* [RO][32] FLOW24 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW25_OVERSIZE_DROP_BYTE ,0x00a3041c) /* [RO][32] FLOW25 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW26_OVERSIZE_DROP_BYTE ,0x00a30420) /* [RO][32] FLOW26 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW27_OVERSIZE_DROP_BYTE ,0x00a30424) /* [RO][32] FLOW27 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW28_OVERSIZE_DROP_BYTE ,0x00a30428) /* [RO][32] FLOW28 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW29_OVERSIZE_DROP_BYTE ,0x00a3042c) /* [RO][32] FLOW29 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW30_OVERSIZE_DROP_BYTE ,0x00a30430) /* [RO][32] FLOW30 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW31_OVERSIZE_DROP_BYTE ,0x00a30434) /* [RO][32] FLOW31 OVERSIZE DROP BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW0_OVERSIZE_PKT       ,0x00a30438) /* [RO][32] FLOW0 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW1_OVERSIZE_PKT       ,0x00a3043c) /* [RO][32] FLOW1 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW2_OVERSIZE_PKT       ,0x00a30440) /* [RO][32] FLOW2 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW3_OVERSIZE_PKT       ,0x00a30444) /* [RO][32] FLOW3 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW4_OVERSIZE_PKT       ,0x00a30448) /* [RO][32] FLOW4 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW5_OVERSIZE_PKT       ,0x00a3044c) /* [RO][32] FLOW5 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW6_OVERSIZE_PKT       ,0x00a30450) /* [RO][32] FLOW6 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW7_OVERSIZE_PKT       ,0x00a30454) /* [RO][32] FLOW7 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW8_OVERSIZE_PKT       ,0x00a30458) /* [RO][32] FLOW8 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW9_OVERSIZE_PKT       ,0x00a3045c) /* [RO][32] FLOW9 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW10_OVERSIZE_PKT      ,0x00a30460) /* [RO][32] FLOW10 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW11_OVERSIZE_PKT      ,0x00a30464) /* [RO][32] FLOW11 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW12_OVERSIZE_PKT      ,0x00a30468) /* [RO][32] FLOW12 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW13_OVERSIZE_PKT      ,0x00a3046c) /* [RO][32] FLOW13 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW14_OVERSIZE_PKT      ,0x00a30470) /* [RO][32] FLOW14 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW15_OVERSIZE_PKT      ,0x00a30474) /* [RO][32] FLOW15 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW16_OVERSIZE_PKT      ,0x00a30478) /* [RO][32] FLOW16 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW17_OVERSIZE_PKT      ,0x00a3047c) /* [RO][32] FLOW17 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW18_OVERSIZE_PKT      ,0x00a30480) /* [RO][32] FLOW18 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW19_OVERSIZE_PKT      ,0x00a30484) /* [RO][32] FLOW19 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW20_OVERSIZE_PKT      ,0x00a30488) /* [RO][32] FLOW20 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW21_OVERSIZE_PKT      ,0x00a3048c) /* [RO][32] FLOW21 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW22_OVERSIZE_PKT      ,0x00a30490) /* [RO][32] FLOW22 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW23_OVERSIZE_PKT      ,0x00a30494) /* [RO][32] FLOW23 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW24_OVERSIZE_PKT      ,0x00a30498) /* [RO][32] FLOW24 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW25_OVERSIZE_PKT      ,0x00a3049c) /* [RO][32] FLOW25 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW26_OVERSIZE_PKT      ,0x00a304a0) /* [RO][32] FLOW26 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW27_OVERSIZE_PKT      ,0x00a304a4) /* [RO][32] FLOW27 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW28_OVERSIZE_PKT      ,0x00a304a8) /* [RO][32] FLOW28 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW29_OVERSIZE_PKT      ,0x00a304ac) /* [RO][32] FLOW29 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW30_OVERSIZE_PKT      ,0x00a304b0) /* [RO][32] FLOW30 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW31_OVERSIZE_PKT      ,0x00a304b4) /* [RO][32] FLOW31 OVERSIZE PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW0_OVERSIZE_BYTE      ,0x00a304b8) /* [RO][32] FLOW0 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW1_OVERSIZE_BYTE      ,0x00a304bc) /* [RO][32] FLOW1 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW2_OVERSIZE_BYTE      ,0x00a304c0) /* [RO][32] FLOW2 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW3_OVERSIZE_BYTE      ,0x00a304c4) /* [RO][32] FLOW3 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW4_OVERSIZE_BYTE      ,0x00a304c8) /* [RO][32] FLOW4 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW5_OVERSIZE_BYTE      ,0x00a304cc) /* [RO][32] FLOW5 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW6_OVERSIZE_BYTE      ,0x00a304d0) /* [RO][32] FLOW6 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW7_OVERSIZE_BYTE      ,0x00a304d4) /* [RO][32] FLOW7 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW8_OVERSIZE_BYTE      ,0x00a304d8) /* [RO][32] FLOW8 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW9_OVERSIZE_BYTE      ,0x00a304dc) /* [RO][32] FLOW9 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW10_OVERSIZE_BYTE     ,0x00a304e0) /* [RO][32] FLOW10 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW11_OVERSIZE_BYTE     ,0x00a304e4) /* [RO][32] FLOW11 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW12_OVERSIZE_BYTE     ,0x00a304e8) /* [RO][32] FLOW12 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW13_OVERSIZE_BYTE     ,0x00a304ec) /* [RO][32] FLOW13 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW14_OVERSIZE_BYTE     ,0x00a304f0) /* [RO][32] FLOW14 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW15_OVERSIZE_BYTE     ,0x00a304f4) /* [RO][32] FLOW15 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW16_OVERSIZE_BYTE     ,0x00a304f8) /* [RO][32] FLOW16 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW17_OVERSIZE_BYTE     ,0x00a304fc) /* [RO][32] FLOW17 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW18_OVERSIZE_BYTE     ,0x00a30500) /* [RO][32] FLOW18 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW19_OVERSIZE_BYTE     ,0x00a30504) /* [RO][32] FLOW19 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW20_OVERSIZE_BYTE     ,0x00a30508) /* [RO][32] FLOW20 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW21_OVERSIZE_BYTE     ,0x00a3050c) /* [RO][32] FLOW21 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW22_OVERSIZE_BYTE     ,0x00a30510) /* [RO][32] FLOW22 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW23_OVERSIZE_BYTE     ,0x00a30514) /* [RO][32] FLOW23 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW24_OVERSIZE_BYTE     ,0x00a30518) /* [RO][32] FLOW24 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW25_OVERSIZE_BYTE     ,0x00a3051c) /* [RO][32] FLOW25 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW26_OVERSIZE_BYTE     ,0x00a30520) /* [RO][32] FLOW26 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW27_OVERSIZE_BYTE     ,0x00a30524) /* [RO][32] FLOW27 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW28_OVERSIZE_BYTE     ,0x00a30528) /* [RO][32] FLOW28 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW29_OVERSIZE_BYTE     ,0x00a3052c) /* [RO][32] FLOW29 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW30_OVERSIZE_BYTE     ,0x00a30530) /* [RO][32] FLOW30 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_FLOW31_OVERSIZE_BYTE     ,0x00a30534) /* [RO][32] FLOW31 OVERSIZE BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DC_MSG0_CNT              ,0x00a30538) /* [RO][32] DC MESSAGE TYPE 0 COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DC_MSG1_CNT              ,0x00a3053c) /* [RO][32] DC MESSAGE TYPE 1 COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DC_MSG2_CNT              ,0x00a30540) /* [RO][32] DC MESSAGE TYPE 2 COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DC_MSG3_CNT              ,0x00a30544) /* [RO][32] DC MESSAGE TYPE 3 COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DC_INVLD_MSG_CNT         ,0x00a30548) /* [RO][32] DC INVALID MESSAGE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DC_RX_PKT_CNT            ,0x00a3054c) /* [RO][32] DC RX PACKET COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_CRYPTO_UTP_DC_RX_BYTE_CNT           ,0x00a30550) /* [RO][32] DC RX BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPIncomingMessageFIFO_UTP_IN_MSG_LAST ,0x00b0573c) /* [RO][32] UTP IN MSG LAST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList0HeadTail ,0x00b05800) /* [RO][32] Queue List 0 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList1HeadTail ,0x00b05804) /* [RO][32] Queue List 1 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList2HeadTail ,0x00b05808) /* [RO][32] Queue List 2 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList3HeadTail ,0x00b0580c) /* [RO][32] Queue List 3 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList4HeadTail ,0x00b05810) /* [RO][32] Queue List 4 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList5HeadTail ,0x00b05814) /* [RO][32] Queue List 5 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList6HeadTail ,0x00b05818) /* [RO][32] Queue List 6 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList7HeadTail ,0x00b0581c) /* [RO][32] Queue List 7 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList8HeadTail ,0x00b05820) /* [RO][32] Queue List 8 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList9HeadTail ,0x00b05824) /* [RO][32] Queue List 9 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList10HeadTail ,0x00b05828) /* [RO][32] Queue List 10 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList11HeadTail ,0x00b0582c) /* [RO][32] Queue List 11 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList12HeadTail ,0x00b05830) /* [RO][32] Queue List 12 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList13HeadTail ,0x00b05834) /* [RO][32] Queue List 13 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList14HeadTail ,0x00b05838) /* [RO][32] Queue List 14 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList15HeadTail ,0x00b0583c) /* [RO][32] Queue List 15 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList16HeadTail ,0x00b05840) /* [RO][32] Queue List 16 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList17HeadTail ,0x00b05844) /* [RO][32] Queue List 17 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList18HeadTail ,0x00b05848) /* [RO][32] Queue List 18 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList19HeadTail ,0x00b0584c) /* [RO][32] Queue List 19 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList20HeadTail ,0x00b05850) /* [RO][32] Queue List 20 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList21HeadTail ,0x00b05854) /* [RO][32] Queue List 21 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList22HeadTail ,0x00b05858) /* [RO][32] Queue List 22 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList23HeadTail ,0x00b0585c) /* [RO][32] Queue List 23 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList24HeadTail ,0x00b05860) /* [RO][32] Queue List 24 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList25HeadTail ,0x00b05864) /* [RO][32] Queue List 25 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList26HeadTail ,0x00b05868) /* [RO][32] Queue List 26 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList27HeadTail ,0x00b0586c) /* [RO][32] Queue List 27 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList28HeadTail ,0x00b05870) /* [RO][32] Queue List 28 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList29HeadTail ,0x00b05874) /* [RO][32] Queue List 29 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList30HeadTail ,0x00b05878) /* [RO][32] Queue List 30 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList31HeadTail ,0x00b0587c) /* [RO][32] Queue List 31 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList32HeadTail ,0x00b05880) /* [RO][32] Queue List 32 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList33HeadTail ,0x00b05884) /* [RO][32] Queue List 33 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList34HeadTail ,0x00b05888) /* [RO][32] Queue List 34 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList35HeadTail ,0x00b0588c) /* [RO][32] Queue List 35 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList36HeadTail ,0x00b05890) /* [RO][32] Queue List 36 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList37HeadTail ,0x00b05894) /* [RO][32] Queue List 37 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList38HeadTail ,0x00b05898) /* [RO][32] Queue List 38 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList39HeadTail ,0x00b0589c) /* [RO][32] Queue List 39 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList40HeadTail ,0x00b058a0) /* [RO][32] Queue List 40 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList41HeadTail ,0x00b058a4) /* [RO][32] Queue List 41 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList42HeadTail ,0x00b058a8) /* [RO][32] Queue List 42 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList43HeadTail ,0x00b058ac) /* [RO][32] Queue List 43 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList44HeadTail ,0x00b058b0) /* [RO][32] Queue List 44 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList45HeadTail ,0x00b058b4) /* [RO][32] Queue List 45 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList46HeadTail ,0x00b058b8) /* [RO][32] Queue List 46 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList47HeadTail ,0x00b058bc) /* [RO][32] Queue List 47 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList48HeadTail ,0x00b058c0) /* [RO][32] Queue List 48 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList49HeadTail ,0x00b058c4) /* [RO][32] Queue List 49 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList50HeadTail ,0x00b058c8) /* [RO][32] Queue List 50 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList51HeadTail ,0x00b058cc) /* [RO][32] Queue List 51 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList52HeadTail ,0x00b058d0) /* [RO][32] Queue List 52 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList53HeadTail ,0x00b058d4) /* [RO][32] Queue List 53 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList54HeadTail ,0x00b058d8) /* [RO][32] Queue List 54 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList55HeadTail ,0x00b058dc) /* [RO][32] Queue List 55 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList56HeadTail ,0x00b058e0) /* [RO][32] Queue List 56 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList57HeadTail ,0x00b058e4) /* [RO][32] Queue List 57 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList58HeadTail ,0x00b058e8) /* [RO][32] Queue List 58 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList59HeadTail ,0x00b058ec) /* [RO][32] Queue List 59 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList60HeadTail ,0x00b058f0) /* [RO][32] Queue List 60 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList61HeadTail ,0x00b058f4) /* [RO][32] Queue List 61 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList62HeadTail ,0x00b058f8) /* [RO][32] Queue List 62 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueListHeadTail_UTP_QueueList63HeadTail ,0x00b058fc) /* [RO][32] Queue List 63 Head Tail Pointers */
BCHP_REGISTER_READONLY_32BIT(BCHP_TokenInsertion_UTP_InsertReplacedToken ,0x00b05a10) /* [RO][32] Insert Replaced Token */
BCHP_REGISTER_READONLY_32BIT(BCHP_TokenInsertion_UTP_InsertReplacedTagAndCount ,0x00b05a14) /* [RO][32] Insert Replaced Tag and Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TokenInsertion_UTP_AckCelDepth      ,0x00b05a18) /* [RO][32] AckCel Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_TokenInsertion_UTP_OKToSend         ,0x00b05a1c) /* [RO][32] OK to Send */
BCHP_REGISTER_READONLY_32BIT(BCHP_TokenDeletion_UTP_DeleteTokenToken  ,0x00b05a28) /* [RO][32] Delete Token Token */
BCHP_REGISTER_READONLY_32BIT(BCHP_TokenDeletion_UTP_GCQueueDirty_lo   ,0x00b05a2c) /* [RO][32] Garbage Collection Queue Dirty */
BCHP_REGISTER_READONLY_32BIT(BCHP_TokenDeletion_UTP_GCQueueDirty_hi   ,0x00b05a30) /* [RO][32] Garbage Collection Queue Dirty */
BCHP_REGISTER_READONLY_32BIT(BCHP_TamMisc_UTP_DiagA                   ,0x00b05a60) /* [RO][32] Diag A */
BCHP_REGISTER_READONLY_32BIT(BCHP_TamMisc_UTP_DiagB                   ,0x00b05a64) /* [RO][32] Diag B */
BCHP_REGISTER_READONLY_32BIT(BCHP_TamMisc_UTP_TAMRevID                ,0x00b05a7c) /* [RO][32] TAM Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_TamMisc_UTP_TAMAllIrqSts            ,0x00b05aa0) /* [RO][32] TAM All Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_0_UTP_TMR_COUNT            ,0x00b05e04) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_1_UTP_TMR_COUNT            ,0x00b05e0c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_2_UTP_TMR_COUNT            ,0x00b05e14) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_3_UTP_TMR_COUNT            ,0x00b05e1c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_4_UTP_TMR_COUNT            ,0x00b05e24) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_5_UTP_TMR_COUNT            ,0x00b05e2c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_6_UTP_TMR_COUNT            ,0x00b05e34) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_7_UTP_TMR_COUNT            ,0x00b05e3c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_8_UTP_TMR_COUNT            ,0x00b05e44) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_9_UTP_TMR_COUNT            ,0x00b05e4c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_10_UTP_TMR_COUNT           ,0x00b05e54) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_11_UTP_TMR_COUNT           ,0x00b05e5c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_12_UTP_TMR_COUNT           ,0x00b05e64) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_13_UTP_TMR_COUNT           ,0x00b05e6c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_14_UTP_TMR_COUNT           ,0x00b05e74) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_15_UTP_TMR_COUNT           ,0x00b05e7c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_16_UTP_TMR_RS_COUNT        ,0x00b05e84) /* [RO][32] UTP RATE SHAPE TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTimer_17_UTP_TMR_AQM_COUNT       ,0x00b05e8c) /* [RO][32] UTP RATE SHAPE TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW0_UTP_COUNT63_32   ,0x00b05f00) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW1_UTP_COUNT63_32   ,0x00b05f08) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW2_UTP_COUNT63_32   ,0x00b05f10) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW3_UTP_COUNT63_32   ,0x00b05f18) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW4_UTP_COUNT63_32   ,0x00b05f20) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW5_UTP_COUNT63_32   ,0x00b05f28) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW6_UTP_COUNT63_32   ,0x00b05f30) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW7_UTP_COUNT63_32   ,0x00b05f38) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW8_UTP_COUNT63_32   ,0x00b05f40) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW9_UTP_COUNT63_32   ,0x00b05f48) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW10_UTP_COUNT63_32  ,0x00b05f50) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW11_UTP_COUNT63_32  ,0x00b05f58) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW12_UTP_COUNT63_32  ,0x00b05f60) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW13_UTP_COUNT63_32  ,0x00b05f68) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW14_UTP_COUNT63_32  ,0x00b05f70) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW15_UTP_COUNT63_32  ,0x00b05f78) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW16_UTP_COUNT63_32  ,0x00b05f80) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW17_UTP_COUNT63_32  ,0x00b05f88) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW18_UTP_COUNT63_32  ,0x00b05f90) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW19_UTP_COUNT63_32  ,0x00b05f98) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW20_UTP_COUNT63_32  ,0x00b05fa0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW21_UTP_COUNT63_32  ,0x00b05fa8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW22_UTP_COUNT63_32  ,0x00b05fb0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW23_UTP_COUNT63_32  ,0x00b05fb8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW24_UTP_COUNT63_32  ,0x00b05fc0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW25_UTP_COUNT63_32  ,0x00b05fc8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW26_UTP_COUNT63_32  ,0x00b05fd0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW27_UTP_COUNT63_32  ,0x00b05fd8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW28_UTP_COUNT63_32  ,0x00b05fe0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW29_UTP_COUNT63_32  ,0x00b05fe8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW30_UTP_COUNT63_32  ,0x00b05ff0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPBytesSent_FLOW31_UTP_COUNT63_32  ,0x00b05ff8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted0_UTP_COUNT63_32   ,0x00b06000) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted1_UTP_COUNT63_32   ,0x00b06008) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted2_UTP_COUNT63_32   ,0x00b06010) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted3_UTP_COUNT63_32   ,0x00b06018) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted4_UTP_COUNT63_32   ,0x00b06020) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted5_UTP_COUNT63_32   ,0x00b06028) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted6_UTP_COUNT63_32   ,0x00b06030) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted7_UTP_COUNT63_32   ,0x00b06038) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted8_UTP_COUNT63_32   ,0x00b06040) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted9_UTP_COUNT63_32   ,0x00b06048) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted10_UTP_COUNT63_32  ,0x00b06050) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted11_UTP_COUNT63_32  ,0x00b06058) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted12_UTP_COUNT63_32  ,0x00b06060) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted13_UTP_COUNT63_32  ,0x00b06068) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted14_UTP_COUNT63_32  ,0x00b06070) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted15_UTP_COUNT63_32  ,0x00b06078) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted16_UTP_COUNT63_32  ,0x00b06080) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted17_UTP_COUNT63_32  ,0x00b06088) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted18_UTP_COUNT63_32  ,0x00b06090) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted19_UTP_COUNT63_32  ,0x00b06098) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted20_UTP_COUNT63_32  ,0x00b060a0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted21_UTP_COUNT63_32  ,0x00b060a8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted22_UTP_COUNT63_32  ,0x00b060b0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted23_UTP_COUNT63_32  ,0x00b060b8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted24_UTP_COUNT63_32  ,0x00b060c0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted25_UTP_COUNT63_32  ,0x00b060c8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted26_UTP_COUNT63_32  ,0x00b060d0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted27_UTP_COUNT63_32  ,0x00b060d8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted28_UTP_COUNT63_32  ,0x00b060e0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted29_UTP_COUNT63_32  ,0x00b060e8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted30_UTP_COUNT63_32  ,0x00b060f0) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPTokensInserted31_UTP_COUNT63_32  ,0x00b060f8) /* [RO][32] UTP MIB HIGH COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPAutoDelete_UTP_AD_FIFO           ,0x00b0640c) /* [RO][32] UTP AUTO DELETE TOKEN FIFO Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPInMsgEngine_UTP_IME_PrevTAMQEmpty ,0x00b06580) /* [RO][32] IME Previous TAM Queue Empty */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPInMsgEngine_UTP_IME_PrevTAMQInsertPtr ,0x00b06584) /* [RO][32] IME Previous TAM Queue Insert Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPInMsgEngine_UTP_IME_PrevTAMQDeletePtr ,0x00b06588) /* [RO][32] IME Previous TAM Queue Delete Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPInMsgEngine_UTP_IME_ReplacedToken ,0x00b0658c) /* [RO][32] IME Replaced Token */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPDQMMsgEngine_UTP_DME_MsgId       ,0x00b06648) /* [RO][32] DME MSGID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPDQMMsgEngine_UTP_DME_QueueNum    ,0x00b0664c) /* [RO][32] DME QUEUENUM Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPDQMMsgEngine_UTP_DME_OKToSend    ,0x00b06650) /* [RO][32] DME OK To Send Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPDQMMsgEngine_UTP_DME_PrevTAMQEmpty ,0x00b06680) /* [RO][32] DME Previous TAM Queue Empty */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPDQMMsgEngine_UTP_DME_PrevTAMQInsertPtr ,0x00b06684) /* [RO][32] DME Previous TAM Queue Insert Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPDQMMsgEngine_UTP_DME_PrevTAMQDeletePtr ,0x00b06688) /* [RO][32] DME Previous TAM Queue Delete Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTPDQMMsgEngine_UTP_DME_ReplacedToken ,0x00b0668c) /* [RO][32] DME Replaced Token */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_0_UTP_TMR_COUNT            ,0x00b07404) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_1_UTP_TMR_COUNT            ,0x00b0740c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_2_UTP_TMR_COUNT            ,0x00b07414) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_3_UTP_TMR_COUNT            ,0x00b0741c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_4_UTP_TMR_COUNT            ,0x00b07424) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_5_UTP_TMR_COUNT            ,0x00b0742c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_6_UTP_TMR_COUNT            ,0x00b07434) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_7_UTP_TMR_COUNT            ,0x00b0743c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_8_UTP_TMR_COUNT            ,0x00b07444) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_9_UTP_TMR_COUNT            ,0x00b0744c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_10_UTP_TMR_COUNT           ,0x00b07454) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_11_UTP_TMR_COUNT           ,0x00b0745c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_12_UTP_TMR_COUNT           ,0x00b07464) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_13_UTP_TMR_COUNT           ,0x00b0746c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_14_UTP_TMR_COUNT           ,0x00b07474) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DLSTimer_15_UTP_TMR_COUNT           ,0x00b0747c) /* [RO][32] UTP TIMER COUNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_US_REQ_DATA_RETRYS ,0x00e00180) /* [RO][32] US REQ DATA RETRYS */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_US_UNICAST_RETRYS  ,0x00e00184) /* [RO][32] US UNICAST RETRYS */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_US_RETRY_FAILS     ,0x00e00188) /* [RO][32] US RETRY FAILS */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_US_PKT_COUNT       ,0x00e0018c) /* [RO][32] US PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_US_CD_MINISLOTS_USED ,0x00e00190) /* [RO][32] US CD MINISLOTS USED */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_US_UNI_MINISLOTS_USED ,0x00e00194) /* [RO][32] US UNI MINISLOTS USED */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_OVER_MAX_SCHED_CODES ,0x00e001b4) /* [RO][32] OVER MAX SCHED CODES */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_US_RANGE_REQS      ,0x00e001b8) /* [RO][32] US RANGE REQS */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEGACY_MAC_USM20_US_TX_BYTE_COUNT   ,0x00e001dc) /* [RO][32] US TX BYTE COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_0_DIAG_RDBACK                    ,0x00e0802c) /* [RO][32] Diagnostic Port Read Back */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_0_TRC_RAW_TSTMP                  ,0x00e0809c) /* [RO][32] TRC Raw TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_0_TRC_ADJ_TSTMP                  ,0x00e080a0) /* [RO][32] TRC Adjusted TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_0_TRC_PHS_ERR                    ,0x00e080a4) /* [RO][32] TRC Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_0_TRC_LAST_GOOD_PHS_ERR          ,0x00e080a8) /* [RO][32] TRC Last Good Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_STATUS                     ,0x00e08310) /* [RO][32] Auxiliary Status Word (TC pipe empty, TIM Status) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_UCD_TIMESTAMP              ,0x00e0832c) /* [RO][32] UCD TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_UCD_MINISLOT               ,0x00e08330) /* [RO][32] UCD Minislot */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_DRIFT_ADJ_ACC              ,0x00e08338) /* [RO][32] Drift Adjustment Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_SYS_MS_COUNT               ,0x00e0833c) /* [RO][32] System Minislot Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_SYS_TSTMP_COUNT            ,0x00e08340) /* [RO][32] System TimeStamp Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_INST_MAP_LEAD_TIME         ,0x00e08344) /* [RO][32] Instantaneous Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_MIN_MAP_LEAD_TIME          ,0x00e08348) /* [RO][32] Minimum Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_AVG_MAP_LEAD_TIME          ,0x00e0834c) /* [RO][32] Average Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_BRST_LEN_IN_SYMBOLS        ,0x00e08350) /* [RO][32] Output Burst Length in Symbols */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_MLT_ABOVE_BELOW_COUNTS     ,0x00e08358) /* [RO][32] Map Lead Time Above and Below Threshold Counts */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_RSVD_WORD_1                ,0x00e0835c) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_RSVD_WORD_2                ,0x00e08374) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_STAT_SM_STATUS             ,0x00e08380) /* [RO][32] Stat - Status Bits for State-Machines / Posted Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_STAT_SEGS_RCV              ,0x00e08384) /* [RO][32] Stat - Number of Segments Received */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_STAT_SEGS_TX               ,0x00e08388) /* [RO][32] Stat - Number of Segments Transmitted */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_STAT_SEGS_ACTIVE           ,0x00e0838c) /* [RO][32] Stat - Number of Segments Active per Module */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_0_STAT_PYLDCNT               ,0x00e08394) /* [RO][32] Stat - Input Burst Payload Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_1_DIAG_RDBACK                    ,0x00e0902c) /* [RO][32] Diagnostic Port Read Back */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_1_TRC_RAW_TSTMP                  ,0x00e0909c) /* [RO][32] TRC Raw TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_1_TRC_ADJ_TSTMP                  ,0x00e090a0) /* [RO][32] TRC Adjusted TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_1_TRC_PHS_ERR                    ,0x00e090a4) /* [RO][32] TRC Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_1_TRC_LAST_GOOD_PHS_ERR          ,0x00e090a8) /* [RO][32] TRC Last Good Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_STATUS                     ,0x00e09310) /* [RO][32] Auxiliary Status Word (TC pipe empty, TIM Status) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_UCD_TIMESTAMP              ,0x00e0932c) /* [RO][32] UCD TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_UCD_MINISLOT               ,0x00e09330) /* [RO][32] UCD Minislot */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_DRIFT_ADJ_ACC              ,0x00e09338) /* [RO][32] Drift Adjustment Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_SYS_MS_COUNT               ,0x00e0933c) /* [RO][32] System Minislot Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_SYS_TSTMP_COUNT            ,0x00e09340) /* [RO][32] System TimeStamp Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_INST_MAP_LEAD_TIME         ,0x00e09344) /* [RO][32] Instantaneous Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_MIN_MAP_LEAD_TIME          ,0x00e09348) /* [RO][32] Minimum Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_AVG_MAP_LEAD_TIME          ,0x00e0934c) /* [RO][32] Average Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_BRST_LEN_IN_SYMBOLS        ,0x00e09350) /* [RO][32] Output Burst Length in Symbols */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_MLT_ABOVE_BELOW_COUNTS     ,0x00e09358) /* [RO][32] Map Lead Time Above and Below Threshold Counts */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_RSVD_WORD_1                ,0x00e0935c) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_RSVD_WORD_2                ,0x00e09374) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_STAT_SM_STATUS             ,0x00e09380) /* [RO][32] Stat - Status Bits for State-Machines / Posted Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_STAT_SEGS_RCV              ,0x00e09384) /* [RO][32] Stat - Number of Segments Received */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_STAT_SEGS_TX               ,0x00e09388) /* [RO][32] Stat - Number of Segments Transmitted */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_STAT_SEGS_ACTIVE           ,0x00e0938c) /* [RO][32] Stat - Number of Segments Active per Module */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_1_STAT_PYLDCNT               ,0x00e09394) /* [RO][32] Stat - Input Burst Payload Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_2_DIAG_RDBACK                    ,0x00e0a02c) /* [RO][32] Diagnostic Port Read Back */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_2_TRC_RAW_TSTMP                  ,0x00e0a09c) /* [RO][32] TRC Raw TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_2_TRC_ADJ_TSTMP                  ,0x00e0a0a0) /* [RO][32] TRC Adjusted TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_2_TRC_PHS_ERR                    ,0x00e0a0a4) /* [RO][32] TRC Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_2_TRC_LAST_GOOD_PHS_ERR          ,0x00e0a0a8) /* [RO][32] TRC Last Good Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_STATUS                     ,0x00e0a310) /* [RO][32] Auxiliary Status Word (TC pipe empty, TIM Status) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_UCD_TIMESTAMP              ,0x00e0a32c) /* [RO][32] UCD TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_UCD_MINISLOT               ,0x00e0a330) /* [RO][32] UCD Minislot */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_DRIFT_ADJ_ACC              ,0x00e0a338) /* [RO][32] Drift Adjustment Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_SYS_MS_COUNT               ,0x00e0a33c) /* [RO][32] System Minislot Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_SYS_TSTMP_COUNT            ,0x00e0a340) /* [RO][32] System TimeStamp Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_INST_MAP_LEAD_TIME         ,0x00e0a344) /* [RO][32] Instantaneous Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_MIN_MAP_LEAD_TIME          ,0x00e0a348) /* [RO][32] Minimum Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_AVG_MAP_LEAD_TIME          ,0x00e0a34c) /* [RO][32] Average Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_BRST_LEN_IN_SYMBOLS        ,0x00e0a350) /* [RO][32] Output Burst Length in Symbols */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_MLT_ABOVE_BELOW_COUNTS     ,0x00e0a358) /* [RO][32] Map Lead Time Above and Below Threshold Counts */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_RSVD_WORD_1                ,0x00e0a35c) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_RSVD_WORD_2                ,0x00e0a374) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_STAT_SM_STATUS             ,0x00e0a380) /* [RO][32] Stat - Status Bits for State-Machines / Posted Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_STAT_SEGS_RCV              ,0x00e0a384) /* [RO][32] Stat - Number of Segments Received */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_STAT_SEGS_TX               ,0x00e0a388) /* [RO][32] Stat - Number of Segments Transmitted */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_STAT_SEGS_ACTIVE           ,0x00e0a38c) /* [RO][32] Stat - Number of Segments Active per Module */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_2_STAT_PYLDCNT               ,0x00e0a394) /* [RO][32] Stat - Input Burst Payload Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_3_DIAG_RDBACK                    ,0x00e0b02c) /* [RO][32] Diagnostic Port Read Back */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_3_TRC_RAW_TSTMP                  ,0x00e0b09c) /* [RO][32] TRC Raw TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_3_TRC_ADJ_TSTMP                  ,0x00e0b0a0) /* [RO][32] TRC Adjusted TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_3_TRC_PHS_ERR                    ,0x00e0b0a4) /* [RO][32] TRC Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_3_TRC_LAST_GOOD_PHS_ERR          ,0x00e0b0a8) /* [RO][32] TRC Last Good Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_STATUS                     ,0x00e0b310) /* [RO][32] Auxiliary Status Word (TC pipe empty, TIM Status) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_UCD_TIMESTAMP              ,0x00e0b32c) /* [RO][32] UCD TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_UCD_MINISLOT               ,0x00e0b330) /* [RO][32] UCD Minislot */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_DRIFT_ADJ_ACC              ,0x00e0b338) /* [RO][32] Drift Adjustment Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_SYS_MS_COUNT               ,0x00e0b33c) /* [RO][32] System Minislot Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_SYS_TSTMP_COUNT            ,0x00e0b340) /* [RO][32] System TimeStamp Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_INST_MAP_LEAD_TIME         ,0x00e0b344) /* [RO][32] Instantaneous Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_MIN_MAP_LEAD_TIME          ,0x00e0b348) /* [RO][32] Minimum Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_AVG_MAP_LEAD_TIME          ,0x00e0b34c) /* [RO][32] Average Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_BRST_LEN_IN_SYMBOLS        ,0x00e0b350) /* [RO][32] Output Burst Length in Symbols */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_MLT_ABOVE_BELOW_COUNTS     ,0x00e0b358) /* [RO][32] Map Lead Time Above and Below Threshold Counts */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_RSVD_WORD_1                ,0x00e0b35c) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_RSVD_WORD_2                ,0x00e0b374) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_STAT_SM_STATUS             ,0x00e0b380) /* [RO][32] Stat - Status Bits for State-Machines / Posted Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_STAT_SEGS_RCV              ,0x00e0b384) /* [RO][32] Stat - Number of Segments Received */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_STAT_SEGS_TX               ,0x00e0b388) /* [RO][32] Stat - Number of Segments Transmitted */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_STAT_SEGS_ACTIVE           ,0x00e0b38c) /* [RO][32] Stat - Number of Segments Active per Module */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_3_STAT_PYLDCNT               ,0x00e0b394) /* [RO][32] Stat - Input Burst Payload Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_4_DIAG_RDBACK                    ,0x00e0c02c) /* [RO][32] Diagnostic Port Read Back */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_4_TRC_RAW_TSTMP                  ,0x00e0c09c) /* [RO][32] TRC Raw TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_4_TRC_ADJ_TSTMP                  ,0x00e0c0a0) /* [RO][32] TRC Adjusted TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_4_TRC_PHS_ERR                    ,0x00e0c0a4) /* [RO][32] TRC Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_4_TRC_LAST_GOOD_PHS_ERR          ,0x00e0c0a8) /* [RO][32] TRC Last Good Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_STATUS                     ,0x00e0c310) /* [RO][32] Auxiliary Status Word (TC pipe empty, TIM Status) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_UCD_TIMESTAMP              ,0x00e0c32c) /* [RO][32] UCD TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_UCD_MINISLOT               ,0x00e0c330) /* [RO][32] UCD Minislot */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_DRIFT_ADJ_ACC              ,0x00e0c338) /* [RO][32] Drift Adjustment Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_SYS_MS_COUNT               ,0x00e0c33c) /* [RO][32] System Minislot Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_SYS_TSTMP_COUNT            ,0x00e0c340) /* [RO][32] System TimeStamp Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_INST_MAP_LEAD_TIME         ,0x00e0c344) /* [RO][32] Instantaneous Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_MIN_MAP_LEAD_TIME          ,0x00e0c348) /* [RO][32] Minimum Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_AVG_MAP_LEAD_TIME          ,0x00e0c34c) /* [RO][32] Average Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_BRST_LEN_IN_SYMBOLS        ,0x00e0c350) /* [RO][32] Output Burst Length in Symbols */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_MLT_ABOVE_BELOW_COUNTS     ,0x00e0c358) /* [RO][32] Map Lead Time Above and Below Threshold Counts */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_RSVD_WORD_1                ,0x00e0c35c) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_RSVD_WORD_2                ,0x00e0c374) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_STAT_SM_STATUS             ,0x00e0c380) /* [RO][32] Stat - Status Bits for State-Machines / Posted Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_STAT_SEGS_RCV              ,0x00e0c384) /* [RO][32] Stat - Number of Segments Received */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_STAT_SEGS_TX               ,0x00e0c388) /* [RO][32] Stat - Number of Segments Transmitted */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_STAT_SEGS_ACTIVE           ,0x00e0c38c) /* [RO][32] Stat - Number of Segments Active per Module */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_4_STAT_PYLDCNT               ,0x00e0c394) /* [RO][32] Stat - Input Burst Payload Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_5_DIAG_RDBACK                    ,0x00e0d02c) /* [RO][32] Diagnostic Port Read Back */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_5_TRC_RAW_TSTMP                  ,0x00e0d09c) /* [RO][32] TRC Raw TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_5_TRC_ADJ_TSTMP                  ,0x00e0d0a0) /* [RO][32] TRC Adjusted TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_5_TRC_PHS_ERR                    ,0x00e0d0a4) /* [RO][32] TRC Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_5_TRC_LAST_GOOD_PHS_ERR          ,0x00e0d0a8) /* [RO][32] TRC Last Good Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_STATUS                     ,0x00e0d310) /* [RO][32] Auxiliary Status Word (TC pipe empty, TIM Status) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_UCD_TIMESTAMP              ,0x00e0d32c) /* [RO][32] UCD TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_UCD_MINISLOT               ,0x00e0d330) /* [RO][32] UCD Minislot */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_DRIFT_ADJ_ACC              ,0x00e0d338) /* [RO][32] Drift Adjustment Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_SYS_MS_COUNT               ,0x00e0d33c) /* [RO][32] System Minislot Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_SYS_TSTMP_COUNT            ,0x00e0d340) /* [RO][32] System TimeStamp Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_INST_MAP_LEAD_TIME         ,0x00e0d344) /* [RO][32] Instantaneous Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_MIN_MAP_LEAD_TIME          ,0x00e0d348) /* [RO][32] Minimum Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_AVG_MAP_LEAD_TIME          ,0x00e0d34c) /* [RO][32] Average Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_BRST_LEN_IN_SYMBOLS        ,0x00e0d350) /* [RO][32] Output Burst Length in Symbols */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_MLT_ABOVE_BELOW_COUNTS     ,0x00e0d358) /* [RO][32] Map Lead Time Above and Below Threshold Counts */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_RSVD_WORD_1                ,0x00e0d35c) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_RSVD_WORD_2                ,0x00e0d374) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_STAT_SM_STATUS             ,0x00e0d380) /* [RO][32] Stat - Status Bits for State-Machines / Posted Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_STAT_SEGS_RCV              ,0x00e0d384) /* [RO][32] Stat - Number of Segments Received */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_STAT_SEGS_TX               ,0x00e0d388) /* [RO][32] Stat - Number of Segments Transmitted */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_STAT_SEGS_ACTIVE           ,0x00e0d38c) /* [RO][32] Stat - Number of Segments Active per Module */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_5_STAT_PYLDCNT               ,0x00e0d394) /* [RO][32] Stat - Input Burst Payload Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_6_DIAG_RDBACK                    ,0x00e0e02c) /* [RO][32] Diagnostic Port Read Back */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_6_TRC_RAW_TSTMP                  ,0x00e0e09c) /* [RO][32] TRC Raw TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_6_TRC_ADJ_TSTMP                  ,0x00e0e0a0) /* [RO][32] TRC Adjusted TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_6_TRC_PHS_ERR                    ,0x00e0e0a4) /* [RO][32] TRC Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_6_TRC_LAST_GOOD_PHS_ERR          ,0x00e0e0a8) /* [RO][32] TRC Last Good Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_STATUS                     ,0x00e0e310) /* [RO][32] Auxiliary Status Word (TC pipe empty, TIM Status) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_UCD_TIMESTAMP              ,0x00e0e32c) /* [RO][32] UCD TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_UCD_MINISLOT               ,0x00e0e330) /* [RO][32] UCD Minislot */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_DRIFT_ADJ_ACC              ,0x00e0e338) /* [RO][32] Drift Adjustment Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_SYS_MS_COUNT               ,0x00e0e33c) /* [RO][32] System Minislot Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_SYS_TSTMP_COUNT            ,0x00e0e340) /* [RO][32] System TimeStamp Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_INST_MAP_LEAD_TIME         ,0x00e0e344) /* [RO][32] Instantaneous Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_MIN_MAP_LEAD_TIME          ,0x00e0e348) /* [RO][32] Minimum Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_AVG_MAP_LEAD_TIME          ,0x00e0e34c) /* [RO][32] Average Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_BRST_LEN_IN_SYMBOLS        ,0x00e0e350) /* [RO][32] Output Burst Length in Symbols */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_MLT_ABOVE_BELOW_COUNTS     ,0x00e0e358) /* [RO][32] Map Lead Time Above and Below Threshold Counts */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_RSVD_WORD_1                ,0x00e0e35c) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_RSVD_WORD_2                ,0x00e0e374) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_STAT_SM_STATUS             ,0x00e0e380) /* [RO][32] Stat - Status Bits for State-Machines / Posted Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_STAT_SEGS_RCV              ,0x00e0e384) /* [RO][32] Stat - Number of Segments Received */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_STAT_SEGS_TX               ,0x00e0e388) /* [RO][32] Stat - Number of Segments Transmitted */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_STAT_SEGS_ACTIVE           ,0x00e0e38c) /* [RO][32] Stat - Number of Segments Active per Module */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_6_STAT_PYLDCNT               ,0x00e0e394) /* [RO][32] Stat - Input Burst Payload Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_7_DIAG_RDBACK                    ,0x00e0f02c) /* [RO][32] Diagnostic Port Read Back */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_7_TRC_RAW_TSTMP                  ,0x00e0f09c) /* [RO][32] TRC Raw TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_7_TRC_ADJ_TSTMP                  ,0x00e0f0a0) /* [RO][32] TRC Adjusted TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_7_TRC_PHS_ERR                    ,0x00e0f0a4) /* [RO][32] TRC Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_7_TRC_LAST_GOOD_PHS_ERR          ,0x00e0f0a8) /* [RO][32] TRC Last Good Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_STATUS                     ,0x00e0f310) /* [RO][32] Auxiliary Status Word (TC pipe empty, TIM Status) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_UCD_TIMESTAMP              ,0x00e0f32c) /* [RO][32] UCD TimeStamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_UCD_MINISLOT               ,0x00e0f330) /* [RO][32] UCD Minislot */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_DRIFT_ADJ_ACC              ,0x00e0f338) /* [RO][32] Drift Adjustment Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_SYS_MS_COUNT               ,0x00e0f33c) /* [RO][32] System Minislot Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_SYS_TSTMP_COUNT            ,0x00e0f340) /* [RO][32] System TimeStamp Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_INST_MAP_LEAD_TIME         ,0x00e0f344) /* [RO][32] Instantaneous Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_MIN_MAP_LEAD_TIME          ,0x00e0f348) /* [RO][32] Minimum Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_AVG_MAP_LEAD_TIME          ,0x00e0f34c) /* [RO][32] Average Map Lead Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_BRST_LEN_IN_SYMBOLS        ,0x00e0f350) /* [RO][32] Output Burst Length in Symbols */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_MLT_ABOVE_BELOW_COUNTS     ,0x00e0f358) /* [RO][32] Map Lead Time Above and Below Threshold Counts */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_RSVD_WORD_1                ,0x00e0f35c) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_RSVD_WORD_2                ,0x00e0f374) /* [RO][32] Reserved Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_STAT_SM_STATUS             ,0x00e0f380) /* [RO][32] Stat - Status Bits for State-Machines / Posted Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_STAT_SEGS_RCV              ,0x00e0f384) /* [RO][32] Stat - Number of Segments Received */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_STAT_SEGS_TX               ,0x00e0f388) /* [RO][32] Stat - Number of Segments Transmitted */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_STAT_SEGS_ACTIVE           ,0x00e0f38c) /* [RO][32] Stat - Number of Segments Active per Module */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC_AUX_7_STAT_PYLDCNT               ,0x00e0f394) /* [RO][32] Stat - Input Burst Payload Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_REV_ID                       ,0x00e10000) /* [RO][32] Upstream Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_STATUS0                      ,0x00e10008) /* [RO][32] Upstream Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_STATUS1                      ,0x00e1000c) /* [RO][32] Upstream Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_STATUS2                      ,0x00e10010) /* [RO][32] Upstream Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ1                         ,0x00e10040) /* [RO][32] Upstream Interrupt1 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ1_MASK                    ,0x00e1004c) /* [RO][32] Upstream Interrupt1 Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ2                         ,0x00e10058) /* [RO][32] Upstream Interrupt2 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ2_MASK                    ,0x00e10064) /* [RO][32] Upstream Interrupt2 Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ3                         ,0x00e10070) /* [RO][32] Upstream Interrupt3 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ3_MASK                    ,0x00e1007c) /* [RO][32] Upstream Interrupt3 Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ4                         ,0x00e10088) /* [RO][32] Upstream Interrupt4 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ4_MASK                    ,0x00e10094) /* [RO][32] Upstream Interrupt4 Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ5                         ,0x00e100a0) /* [RO][32] Upstream Interrupt5 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_IRQ5_MASK                    ,0x00e100ac) /* [RO][32] Upstream Interrupt5 Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_PROGRAMMING_INFO          ,0x00e1015c) /* [RO][32] Upstream Clock Generator Programming Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_PLL_STATUS                   ,0x00e1052c) /* [RO][32] PLL Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_TEST           ,0x00e10588) /* [RO][32] ADC WDAC Test Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_SAMP_CNT            ,0x00e1058c) /* [RO][32] ADC WDAC Sample Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_CNT            ,0x00e10590) /* [RO][32] ADC WDAC Data Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_SUM_1          ,0x00e10594) /* [RO][32] ADC WDAC Data Sum 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_SUM_0          ,0x00e10598) /* [RO][32] ADC WDAC Data Sum 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_AVG_1          ,0x00e1059c) /* [RO][32] ADC WDAC Data Average 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_AVG_0          ,0x00e105a0) /* [RO][32] ADC WDAC Data Average 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_00             ,0x00e10600) /* [RO][32] ADC WDAC Data Sample 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_01             ,0x00e10604) /* [RO][32] ADC WDAC Data Sample 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_02             ,0x00e10608) /* [RO][32] ADC WDAC Data Sample 02 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_03             ,0x00e1060c) /* [RO][32] ADC WDAC Data Sample 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_04             ,0x00e10610) /* [RO][32] ADC WDAC Data Sample 04 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_05             ,0x00e10614) /* [RO][32] ADC WDAC Data Sample 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_06             ,0x00e10618) /* [RO][32] ADC WDAC Data Sample 06 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_07             ,0x00e1061c) /* [RO][32] ADC WDAC Data Sample 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_08             ,0x00e10620) /* [RO][32] ADC WDAC Data Sample 08 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_09             ,0x00e10624) /* [RO][32] ADC WDAC Data Sample 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_10             ,0x00e10628) /* [RO][32] ADC WDAC Data Sample 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_11             ,0x00e1062c) /* [RO][32] ADC WDAC Data Sample 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_12             ,0x00e10630) /* [RO][32] ADC WDAC Data Sample 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_13             ,0x00e10634) /* [RO][32] ADC WDAC Data Sample 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_14             ,0x00e10638) /* [RO][32] ADC WDAC Data Sample 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_ADC_WDAC_DATA_15             ,0x00e1063c) /* [RO][32] ADC WDAC Data Sample 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_00_01          ,0x00e106a0) /* [RO][32] Nyquist Coefficient 00 and 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_02_03          ,0x00e106a4) /* [RO][32] Nyquist Coefficient 02 and 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_04_05          ,0x00e106a8) /* [RO][32] Internal Nyquist Coefficient 00 and 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_06_07          ,0x00e106ac) /* [RO][32] Internal Nyquist Coefficient 06 and 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_08_09          ,0x00e106b0) /* [RO][32] Internal Nyquist Coefficient 08 and 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_10_11          ,0x00e106b4) /* [RO][32] Internal Nyquist Coefficient 10 and 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_12_13          ,0x00e106b8) /* [RO][32] Internal Nyquist Coefficient 12 and 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_14_15          ,0x00e106bc) /* [RO][32] Internal Nyquist Coefficient 14 and 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_16_17          ,0x00e106c0) /* [RO][32] Internal Nyquist Coefficient 16 and 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_18_19          ,0x00e106c4) /* [RO][32] Internal Nyquist Coefficient 18 and 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_20_21          ,0x00e106c8) /* [RO][32] Internal Nyquist Coefficient 20 and 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_22_23          ,0x00e106cc) /* [RO][32] Internal Nyquist Coefficient 22 and 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_24_25          ,0x00e106d0) /* [RO][32] Internal Nyquist Coefficient 24 and 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_26_27          ,0x00e106d4) /* [RO][32] Internal Nyquist Coefficient 26 and 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_28_29          ,0x00e106d8) /* [RO][32] Internal Nyquist Coefficient 28 and 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_30_31          ,0x00e106dc) /* [RO][32] Internal Nyquist Coefficient 30 and 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_32_33          ,0x00e106e0) /* [RO][32] Internal Nyquist Coefficient 32 and 33 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_34_35          ,0x00e106e4) /* [RO][32] Internal Nyquist Coefficient 34 and 35 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_36_37          ,0x00e106e8) /* [RO][32] Internal Nyquist Coefficient 36 and 37 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_38_39          ,0x00e106ec) /* [RO][32] Internal Nyquist Coefficient 38 and 39 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_40_41          ,0x00e106f0) /* [RO][32] Internal Nyquist Coefficient 40 and 41 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_42_43          ,0x00e106f4) /* [RO][32] Internal Nyquist Coefficient 42 and 43 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_44_45          ,0x00e106f8) /* [RO][32] Internal Nyquist Coefficient 44 and 45 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_COEFF_46_47          ,0x00e106fc) /* [RO][32] Internal Nyquist Coefficient 46 and 47 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_NYQ_CTRL                 ,0x00e10704) /* [RO][32] Internal Nyquist Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_WDAC_LFSR_STATUS             ,0x00e10720) /* [RO][32] WDAC LFSR Status Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_ADD_SYM_DEL_PRE_SD       ,0x00e10724) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_PA_PWR                   ,0x00e10728) /* [RO][32] Internal PA Power Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_WDAC_PWR_ADJ             ,0x00e10730) /* [RO][32] WDAC Internal WDAC Power Adjustment Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_RST                      ,0x00e10734) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_REG_SHADOW_STATUS_1      ,0x00e10738) /* [RO][32] Internal Reg Shadow Status (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_REG_SHADOW_STATUS_0      ,0x00e1073c) /* [RO][32] Internal Reg Shadow Status (Lower 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_STATUS          ,0x00e107c0) /* [RO][32] Internal QDS0 Interface Status Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_FCW_RAW_1       ,0x00e107c4) /* [RO][32] Internal QDS0_FCW_RAW_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_FCW_RAW_0       ,0x00e107c8) /* [RO][32] Internal QDS0_FCW_RAW_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_FCW_PLL_1       ,0x00e107cc) /* [RO][32] Internal QDS0_FCW_PLL_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_FCW_PLL_0       ,0x00e107d0) /* [RO][32] Internal QDS0_FCW_PLL_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_FCW_NOM_1       ,0x00e107d4) /* [RO][32] Internal QDS0_FCW_NOM_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_FCW_NOM_0       ,0x00e107d8) /* [RO][32] Internal QDS0_FCW_NOM_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_FCW_SCL_NUM     ,0x00e107dc) /* [RO][32] Internal QDS0_FCW_SCL_NUM Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_FCW_SCL_DEN     ,0x00e107e0) /* [RO][32] Internal QDS0_FCW_SCL_DEN Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_RF_OFST_CTL     ,0x00e107e4) /* [RO][32] Internal QDS0_RF_OFST_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_RF_OFST_SCL     ,0x00e107e8) /* [RO][32] Internal QDS0_RF_OFST_SCL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_RF_OFST_VAL     ,0x00e107ec) /* [RO][32] Internal QDS0_RF_OFST_VAL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_RF_OFST_AVG     ,0x00e107f0) /* [RO][32] Internal QDS0_RF_OFST_AVG Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_PDI_1   ,0x00e107f4) /* [RO][32] Internal QDS0_TIM_PLL_PDI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_PDI_0   ,0x00e107f8) /* [RO][32] Internal QDS0_TIM_PLL_PDI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_LFI_3   ,0x00e107fc) /* [RO][32] Internal QDS0_TIM_PLL_LFI_3 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_LFI_2   ,0x00e10800) /* [RO][32] Internal QDS0_TIM_PLL_LFI_2 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_LFI_1   ,0x00e10804) /* [RO][32] Internal QDS0_TIM_PLL_LFI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_LFI_0   ,0x00e10808) /* [RO][32] Internal QDS0_TIM_PLL_LFI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_LFO_1   ,0x00e1080c) /* [RO][32] Internal QDS0_TIM_PLL_LFO_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_LFO_0   ,0x00e10810) /* [RO][32] Internal QDS0_TIM_PLL_LFO_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_FCW_INP_1 ,0x00e10814) /* [RO][32] Internal QDS0_TIM_PLL_FCW_INP_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_FCW_INP_0 ,0x00e10818) /* [RO][32] Internal QDS0_TIM_PLL_FCW_INP_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_FCW_OUT_1 ,0x00e1081c) /* [RO][32] Internal QDS0_TIM_PLL_FCW_OUT_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_FCW_OUT_0 ,0x00e10820) /* [RO][32] Internal QDS0_TIM_PLL_FCW_OUT_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_TIM_PLL_CTL     ,0x00e10824) /* [RO][32] Internal QDS0_TIM_PLL_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_PDI_1   ,0x00e10828) /* [RO][32] Internal QDS0_CAR_PLL_PDI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_PDI_0   ,0x00e1082c) /* [RO][32] Internal QDS0_CAR_PLL_PDI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_LFI_3   ,0x00e10830) /* [RO][32] Internal QDS0_CAR_PLL_LFI_3 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_LFI_2   ,0x00e10834) /* [RO][32] Internal QDS0_CAR_PLL_LFI_2 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_LFI_1   ,0x00e10838) /* [RO][32] Internal QDS0_CAR_PLL_LFI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_LFI_0   ,0x00e1083c) /* [RO][32] Internal QDS0_CAR_PLL_LFI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_LFO_1   ,0x00e10840) /* [RO][32] Internal QDS0_CAR_PLL_LFO_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_LFO_0   ,0x00e10844) /* [RO][32] Internal QDS0_CAR_PLL_LFO_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_FCW_INP_1 ,0x00e10848) /* [RO][32] Internal QDS0_CAR_PLL_FCW_INP_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_FCW_INP_0 ,0x00e1084c) /* [RO][32] Internal QDS0_CAR_PLL_FCW_INP_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_FCW_OUT_1 ,0x00e10850) /* [RO][32] Internal QDS0_CAR_PLL_FCW_OUT_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_FCW_OUT_0 ,0x00e10854) /* [RO][32] Internal QDS0_CAR_PLL_FCW_OUT_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_CTL     ,0x00e10858) /* [RO][32] Internal QDS0_CAR_PLL_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0S_CAR_PLL_RFO     ,0x00e1085c) /* [RO][32] Internal QDS0_CAR_PLL_RFO Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_STATUS          ,0x00e10880) /* [RO][32] Internal QDS1 Interface Status Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_FCW_RAW_1       ,0x00e10884) /* [RO][32] Internal QDS1_FCW_RAW_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_FCW_RAW_0       ,0x00e10888) /* [RO][32] Internal QDS1_FCW_RAW_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_FCW_PLL_1       ,0x00e1088c) /* [RO][32] Internal QDS1_FCW_PLL_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_FCW_PLL_0       ,0x00e10890) /* [RO][32] Internal QDS1_FCW_PLL_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_FCW_NOM_1       ,0x00e10894) /* [RO][32] Internal QDS1_FCW_NOM_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_FCW_NOM_0       ,0x00e10898) /* [RO][32] Internal QDS1_FCW_NOM_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_FCW_SCL_NUM     ,0x00e1089c) /* [RO][32] Internal QDS1_FCW_SCL_NUM Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_FCW_SCL_DEN     ,0x00e108a0) /* [RO][32] Internal QDS1_FCW_SCL_DEN Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_RF_OFST_CTL     ,0x00e108a4) /* [RO][32] Internal QDS1_RF_OFST_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_RF_OFST_SCL     ,0x00e108a8) /* [RO][32] Internal QDS1_RF_OFST_SCL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_RF_OFST_VAL     ,0x00e108ac) /* [RO][32] Internal QDS1_RF_OFST_VAL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_RF_OFST_AVG     ,0x00e108b0) /* [RO][32] Internal QDS1_RF_OFST_AVG Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_PDI_1   ,0x00e108b4) /* [RO][32] Internal QDS1_TIM_PLL_PDI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_PDI_0   ,0x00e108b8) /* [RO][32] Internal QDS1_TIM_PLL_PDI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_LFI_3   ,0x00e108bc) /* [RO][32] Internal QDS1_TIM_PLL_LFI_3 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_LFI_2   ,0x00e108c0) /* [RO][32] Internal QDS1_TIM_PLL_LFI_2 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_LFI_1   ,0x00e108c4) /* [RO][32] Internal QDS1_TIM_PLL_LFI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_LFI_0   ,0x00e108c8) /* [RO][32] Internal QDS1_TIM_PLL_LFI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_LFO_1   ,0x00e108cc) /* [RO][32] Internal QDS1_TIM_PLL_LFO_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_LFO_0   ,0x00e108d0) /* [RO][32] Internal QDS1_TIM_PLL_LFO_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_FCW_INP_1 ,0x00e108d4) /* [RO][32] Internal QDS1_TIM_PLL_FCW_INP_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_FCW_INP_0 ,0x00e108d8) /* [RO][32] Internal QDS1_TIM_PLL_FCW_INP_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_FCW_OUT_1 ,0x00e108dc) /* [RO][32] Internal QDS1_TIM_PLL_FCW_OUT_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_FCW_OUT_0 ,0x00e108e0) /* [RO][32] Internal QDS1_TIM_PLL_FCW_OUT_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_TIM_PLL_CTL     ,0x00e108e4) /* [RO][32] Internal QDS1_TIM_PLL_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_PDI_1   ,0x00e108e8) /* [RO][32] Internal QDS1_CAR_PLL_PDI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_PDI_0   ,0x00e108ec) /* [RO][32] Internal QDS1_CAR_PLL_PDI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_LFI_3   ,0x00e108f0) /* [RO][32] Internal QDS1_CAR_PLL_LFI_3 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_LFI_2   ,0x00e108f4) /* [RO][32] Internal QDS1_CAR_PLL_LFI_2 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_LFI_1   ,0x00e108f8) /* [RO][32] Internal QDS1_CAR_PLL_LFI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_LFI_0   ,0x00e108fc) /* [RO][32] Internal QDS1_CAR_PLL_LFI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_LFO_1   ,0x00e10900) /* [RO][32] Internal QDS1_CAR_PLL_LFO_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_LFO_0   ,0x00e10904) /* [RO][32] Internal QDS1_CAR_PLL_LFO_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_FCW_INP_1 ,0x00e10908) /* [RO][32] Internal QDS1_CAR_PLL_FCW_INP_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_FCW_INP_0 ,0x00e1090c) /* [RO][32] Internal QDS1_CAR_PLL_FCW_INP_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_FCW_OUT_1 ,0x00e10910) /* [RO][32] Internal QDS1_CAR_PLL_FCW_OUT_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_FCW_OUT_0 ,0x00e10914) /* [RO][32] Internal QDS1_CAR_PLL_FCW_OUT_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_CTL     ,0x00e10918) /* [RO][32] Internal QDS1_CAR_PLL_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1S_CAR_PLL_RFO     ,0x00e1091c) /* [RO][32] Internal QDS1_CAR_PLL_RFO Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_STATUS          ,0x00e10940) /* [RO][32] Internal ODS0 Interface Status Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_FCW_RAW_1       ,0x00e10944) /* [RO][32] Internal ODS0_FCW_RAW Snapshot (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_FCW_RAW_0       ,0x00e10948) /* [RO][32] Internal ODS0_FCW_RAW Snapshot (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_FCW_PLL_1       ,0x00e1094c) /* [RO][32] Internal ODS0_FCW_PLL Snapshot (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_FCW_PLL_0       ,0x00e10950) /* [RO][32] Internal ODS0_FCW_PLL Snapshot (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_FCW_NOM_1       ,0x00e10954) /* [RO][32] Internal ODS0_FCW_NOM Snapshot (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_FCW_NOM_0       ,0x00e10958) /* [RO][32] Internal ODS0_FCW_NOM Snapshot (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_FCW_SCL_NUM     ,0x00e1095c) /* [RO][32] Internal ODS0_FCW_SCL_NUM Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_FCW_SCL_DEN     ,0x00e10960) /* [RO][32] Internal ODS0_FCW_SCL_DEN Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_RF_OFST_CTL     ,0x00e10964) /* [RO][32] Internal ODS0_RF_OFST_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_RF_OFST_SCL     ,0x00e10968) /* [RO][32] Internal ODS0_RF_OFST_SCL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_RF_OFST_VAL     ,0x00e1096c) /* [RO][32] Internal ODS0_RF_OFST_VAL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_RF_OFST_AVG     ,0x00e10970) /* [RO][32] Internal ODS0_RF_OFST_AVG Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_PDI_1   ,0x00e10974) /* [RO][32] Internal ODS0_TIM_PLL_PDI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_PDI_0   ,0x00e10978) /* [RO][32] Internal ODS0_TIM_PLL_PDI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_LFI_3   ,0x00e1097c) /* [RO][32] Internal ODS0_TIM_PLL_LFI_3 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_LFI_2   ,0x00e10980) /* [RO][32] Internal ODS0_TIM_PLL_LFI_2 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_LFI_1   ,0x00e10984) /* [RO][32] Internal ODS0_TIM_PLL_LFI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_LFI_0   ,0x00e10988) /* [RO][32] Internal ODS0_TIM_PLL_LFI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_LFO_1   ,0x00e1098c) /* [RO][32] Internal ODS0_TIM_PLL_LFO_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_LFO_0   ,0x00e10990) /* [RO][32] Internal ODS0_TIM_PLL_LFO_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_FCW_INP_1 ,0x00e10994) /* [RO][32] Internal ODS0_TIM_PLL_FCW_INP_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_FCW_INP_0 ,0x00e10998) /* [RO][32] Internal ODS0_TIM_PLL_FCW_INP_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_FCW_OUT_1 ,0x00e1099c) /* [RO][32] Internal ODS0_TIM_PLL_FCW_OUT_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_FCW_OUT_0 ,0x00e109a0) /* [RO][32] Internal ODS0_TIM_PLL_FCW_OUT_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_TIM_PLL_CTL     ,0x00e109a4) /* [RO][32] Internal ODS0_TIM_PLL_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_PDI_1   ,0x00e109a8) /* [RO][32] Internal ODS0_CAR_PLL_PDI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_PDI_0   ,0x00e109ac) /* [RO][32] Internal ODS0_CAR_PLL_PDI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_LFI_3   ,0x00e109b0) /* [RO][32] Internal ODS0_CAR_PLL_LFI_3 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_LFI_2   ,0x00e109b4) /* [RO][32] Internal ODS0_CAR_PLL_LFI_2 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_LFI_1   ,0x00e109b8) /* [RO][32] Internal ODS0_CAR_PLL_LFI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_LFI_0   ,0x00e109bc) /* [RO][32] Internal ODS0_CAR_PLL_LFI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_LFO_1   ,0x00e109c0) /* [RO][32] Internal ODS0_CAR_PLL_LFO_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_LFO_0   ,0x00e109c4) /* [RO][32] Internal ODS0_CAR_PLL_LFO_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_FCW_INP_1 ,0x00e109c8) /* [RO][32] Internal ODS0_CAR_PLL_FCW_INP_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_FCW_INP_0 ,0x00e109cc) /* [RO][32] Internal ODS0_CAR_PLL_FCW_INP_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_FCW_OUT_1 ,0x00e109d0) /* [RO][32] Internal ODS0_CAR_PLL_FCW_OUT_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_FCW_OUT_0 ,0x00e109d4) /* [RO][32] Internal ODS0_CAR_PLL_FCW_OUT_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_CTL     ,0x00e109d8) /* [RO][32] Internal ODS0_CAR_PLL_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0S_CAR_PLL_RFO     ,0x00e109dc) /* [RO][32] Internal ODS0_CAR_PLL_RFO Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_STATUS          ,0x00e10a00) /* [RO][32] Internal ODS1 Interface Status Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_FCW_RAW_1       ,0x00e10a04) /* [RO][32] Internal ODS1_FCW_RAW Snapshot (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_FCW_RAW_0       ,0x00e10a08) /* [RO][32] Internal ODS1_FCW_RAW Snapshot (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_FCW_PLL_1       ,0x00e10a0c) /* [RO][32] Internal ODS1_FCW_PLL Snapshot (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_FCW_PLL_0       ,0x00e10a10) /* [RO][32] Internal ODS1_FCW_PLL Snapshot (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_FCW_NOM_1       ,0x00e10a14) /* [RO][32] Internal ODS1_FCW_NOM Snapshot (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_FCW_NOM_0       ,0x00e10a18) /* [RO][32] Internal ODS1_FCW_NOM Snapshot (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_FCW_SCL_NUM     ,0x00e10a1c) /* [RO][32] Internal ODS1_FCW_SCL_NUM Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_FCW_SCL_DEN     ,0x00e10a20) /* [RO][32] Internal ODS1_FCW_SCL_DEN Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_RF_OFST_CTL     ,0x00e10a24) /* [RO][32] Internal ODS1_RF_OFST_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_RF_OFST_SCL     ,0x00e10a28) /* [RO][32] Internal ODS1_RF_OFST_SCL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_RF_OFST_VAL     ,0x00e10a2c) /* [RO][32] Internal ODS1_RF_OFST_VAL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_RF_OFST_AVG     ,0x00e10a30) /* [RO][32] Internal ODS1_RF_OFST_AVG Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_PDI_1   ,0x00e10a34) /* [RO][32] Internal ODS1S_TIM_PLL_PDI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_PDI_0   ,0x00e10a38) /* [RO][32] Internal ODS1_TIM_PLL_PDI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_LFI_3   ,0x00e10a3c) /* [RO][32] Internal ODS1_TIM_PLL_LFI_3 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_LFI_2   ,0x00e10a40) /* [RO][32] Internal ODS1_TIM_PLL_LFI_2 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_LFI_1   ,0x00e10a44) /* [RO][32] Internal ODS1_TIM_PLL_LFI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_LFI_0   ,0x00e10a48) /* [RO][32] Internal ODS1_TIM_PLL_LFI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_LFO_1   ,0x00e10a4c) /* [RO][32] Internal ODS1_TIM_PLL_LFO_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_LFO_0   ,0x00e10a50) /* [RO][32] Internal ODS1_TIM_PLL_LFO_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_FCW_INP_1 ,0x00e10a54) /* [RO][32] Internal ODS1_TIM_PLL_FCW_INP_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_FCW_INP_0 ,0x00e10a58) /* [RO][32] Internal ODS1_TIM_PLL_FCW_INP_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_FCW_OUT_1 ,0x00e10a5c) /* [RO][32] Internal ODS1_TIM_PLL_FCW_OUT_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_FCW_OUT_0 ,0x00e10a60) /* [RO][32] Internal ODS1_TIM_PLL_FCW_OUT_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_TIM_PLL_CTL     ,0x00e10a64) /* [RO][32] Internal ODS1_TIM_PLL_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_PDI_1   ,0x00e10a68) /* [RO][32] Internal ODS1_CAR_PLL_PDI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_PDI_0   ,0x00e10a6c) /* [RO][32] Internal ODS1_CAR_PLL_PDI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_LFI_3   ,0x00e10a70) /* [RO][32] Internal ODS1_CAR_PLL_LFI_3 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_LFI_2   ,0x00e10a74) /* [RO][32] Internal ODS1_CAR_PLL_LFI_2 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_LFI_1   ,0x00e10a78) /* [RO][32] Internal ODS1_CAR_PLL_LFI_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_LFI_0   ,0x00e10a7c) /* [RO][32] Internal ODS1_CAR_PLL_LFI_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_LFO_1   ,0x00e10a80) /* [RO][32] Internal ODS1_CAR_PLL_LFO_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_LFO_0   ,0x00e10a84) /* [RO][32] Internal ODS1_CAR_PLL_LFO_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_FCW_INP_1 ,0x00e10a88) /* [RO][32] Internal ODS1_CAR_PLL_FCW_INP_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_FCW_INP_0 ,0x00e10a8c) /* [RO][32] Internal ODS1_CAR_PLL_FCW_INP_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_FCW_OUT_1 ,0x00e10a90) /* [RO][32] Internal ODS1_CAR_PLL_FCW_OUT_1 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_FCW_OUT_0 ,0x00e10a94) /* [RO][32] Internal ODS1_CAR_PLL_FCW_OUT_0 Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_CTL     ,0x00e10a98) /* [RO][32] Internal ODS1_CAR_PLL_CTL Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1S_CAR_PLL_RFO     ,0x00e10aac) /* [RO][32] Internal ODS1_CAR_PLL_RFO Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_STATUS           ,0x00e10ac0) /* [RO][32] Internal QDS0 Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_FCW_RAW_1        ,0x00e10ac4) /* [RO][32] Internal QDS0_FCW_RAW_1 (INT_CG_QDS0_FCW_RAW_1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_FCW_RAW_0        ,0x00e10ac8) /* [RO][32] Internal QDS0_FCW_RAW_0 (INT_CG_QDS0_FCW_RAW_0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_FCW_PLL_1        ,0x00e10acc) /* [RO][32] Internal QDS0_FCW_PLL_1 (INT_CG_QDS0_FCW_PLL_1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_FCW_PLL_0        ,0x00e10ad0) /* [RO][32] Internal QDS0_FCW_PLL_0 (INT_CG_QDS0_FCW_PLL_0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_IFC_CTL          ,0x00e10ad4) /* [RO][32] Internal QDS0 Interface Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_RF_OFST_CTL      ,0x00e10ad8) /* [RO][32] Internal QDS0_RF_OFST_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_RF_OFST_SCL      ,0x00e10adc) /* [RO][32] Internal QDS0_RF_OFST_SCL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_RF_OFST_VAL      ,0x00e10ae0) /* [RO][32] Internal QDS0_RF_OFST_VAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_RF_OFST_AVG      ,0x00e10ae4) /* [RO][32] Internal QDS0_RF_OFST_AVG */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_PDI_1    ,0x00e10ae8) /* [RO][32] Internal QDS0_TIM_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_PDI_0    ,0x00e10aec) /* [RO][32] Internal QDS0_TIM_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_LFI_3    ,0x00e10af0) /* [RO][32] Internal QDS0_TIM_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_LFI_2    ,0x00e10af4) /* [RO][32] Internal QDS0_TIM_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_LFI_1    ,0x00e10af8) /* [RO][32] Internal QDS0_TIM_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_LFI_0    ,0x00e10afc) /* [RO][32] Internal QDS0_TIM_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_LFO_1    ,0x00e10b00) /* [RO][32] Internal QDS0_TIM_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_LFO_0    ,0x00e10b04) /* [RO][32] Internal QDS0_TIM_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_FCW_INP_1 ,0x00e10b08) /* [RO][32] Internal QDS0_TIM_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_FCW_INP_0 ,0x00e10b0c) /* [RO][32] Internal QDS0_TIM_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_FCW_OUT_1 ,0x00e10b10) /* [RO][32] Internal QDS0_TIM_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_FCW_OUT_0 ,0x00e10b14) /* [RO][32] Internal QDS0_TIM_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_TIM_PLL_CTL      ,0x00e10b18) /* [RO][32] Internal QDS0_TIM_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_PDI_1    ,0x00e10b1c) /* [RO][32] Internal QDS0_CAR_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_PDI_0    ,0x00e10b20) /* [RO][32] Internal QDS0_CAR_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_LFI_3    ,0x00e10b24) /* [RO][32] Internal QDS0_CAR_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_LFI_2    ,0x00e10b28) /* [RO][32] Internal QDS0_CAR_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_LFI_1    ,0x00e10b2c) /* [RO][32] Internal QDS0_CAR_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_LFI_0    ,0x00e10b30) /* [RO][32] Internal QDS0_CAR_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_LFO_1    ,0x00e10b34) /* [RO][32] Internal QDS0_CAR_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_LFO_0    ,0x00e10b38) /* [RO][32] Internal QDS0_CAR_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_FCW_INP_1 ,0x00e10b3c) /* [RO][32] Internal QDS0_CAR_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_FCW_INP_0 ,0x00e10b40) /* [RO][32] Internal QDS0_CAR_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_FCW_OUT_1 ,0x00e10b44) /* [RO][32] Internal QDS0_CAR_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_FCW_OUT_0 ,0x00e10b48) /* [RO][32] Internal QDS0_CAR_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_CTL      ,0x00e10b4c) /* [RO][32] Internal QDS0_CAR_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_CAR_PLL_RFO      ,0x00e10b50) /* [RO][32] Internal QDS0_CAR_PLL_RFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_MISC_CNT0        ,0x00e10b60) /* [RO][32] Internal QDS0 MISC_CNT0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_MISC_CNT1        ,0x00e10b64) /* [RO][32] Internal QDS0 MISC_CNT1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_MISC_CNT2        ,0x00e10b68) /* [RO][32] Internal QDS0 MISC_CNT2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_MISC_CNT3        ,0x00e10b6c) /* [RO][32] Internal QDS0 MISC_CNT3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_MISC_CNT4        ,0x00e10b70) /* [RO][32] Internal QDS0 MISC_CNT4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_MISC_CNT5        ,0x00e10b74) /* [RO][32] Internal QDS0 MISC_CNT5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_MISC_CNT6        ,0x00e10b78) /* [RO][32] Internal QDS0 MISC_CNT6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS0_MISC_CNT7        ,0x00e10b7c) /* [RO][32] Internal QDS0 MISC_CNT7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_STATUS           ,0x00e10b80) /* [RO][32] Internal QDS1 Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_FCW_RAW_1        ,0x00e10b84) /* [RO][32] Internal QDS1_FCW_RAW_1 (INT_CG_QDS1_FCW_RAW_1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_FCW_RAW_0        ,0x00e10b88) /* [RO][32] Internal QDS1_FCW_RAW_0 (INT_CG_QDS1_FCW_RAW_0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_FCW_PLL_1        ,0x00e10b8c) /* [RO][32] Internal QDS1_FCW_PLL_1 (INT_CG_QDS1_FCW_PLL_1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_FCW_PLL_0        ,0x00e10b90) /* [RO][32] Internal QDS1_FCW_PLL_0 (INT_CG_QDS1_FCW_PLL_0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_IFC_CTL          ,0x00e10b94) /* [RO][32] Internal QDS1 Interface Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_RF_OFST_CTL      ,0x00e10b98) /* [RO][32] Internal QDS1_RF_OFST_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_RF_OFST_SCL      ,0x00e10b9c) /* [RO][32] Internal QDS1_RF_OFST_SCL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_RF_OFST_VAL      ,0x00e10ba0) /* [RO][32] Internal QDS1_RF_OFST_VAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_RF_OFST_AVG      ,0x00e10ba4) /* [RO][32] Internal QDS1_RF_OFST_AVG */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_PDI_1    ,0x00e10ba8) /* [RO][32] Internal QDS1_TIM_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_PDI_0    ,0x00e10bac) /* [RO][32] Internal QDS1_TIM_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_LFI_3    ,0x00e10bb0) /* [RO][32] Internal QDS1_TIM_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_LFI_2    ,0x00e10bb4) /* [RO][32] Internal QDS1_TIM_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_LFI_1    ,0x00e10bb8) /* [RO][32] Internal QDS1_TIM_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_LFI_0    ,0x00e10bbc) /* [RO][32] Internal QDS1_TIM_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_LFO_1    ,0x00e10bc0) /* [RO][32] Internal QDS1_TIM_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_LFO_0    ,0x00e10bc4) /* [RO][32] Internal QDS1_TIM_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_FCW_INP_1 ,0x00e10bc8) /* [RO][32] Internal QDS1_TIM_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_FCW_INP_0 ,0x00e10bcc) /* [RO][32] Internal QDS1_TIM_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_FCW_OUT_1 ,0x00e10bd0) /* [RO][32] Internal QDS1_TIM_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_FCW_OUT_0 ,0x00e10bd4) /* [RO][32] Internal QDS1_TIM_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_TIM_PLL_CTL      ,0x00e10bd8) /* [RO][32] Internal QDS1_TIM_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_PDI_1    ,0x00e10bdc) /* [RO][32] Internal QDS1_CAR_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_PDI_0    ,0x00e10be0) /* [RO][32] Internal QDS1_CAR_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_LFI_3    ,0x00e10be4) /* [RO][32] Internal QDS1_CAR_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_LFI_2    ,0x00e10be8) /* [RO][32] Internal QDS1_CAR_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_LFI_1    ,0x00e10bec) /* [RO][32] Internal QDS1_CAR_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_LFI_0    ,0x00e10bf0) /* [RO][32] Internal QDS1_CAR_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_LFO_1    ,0x00e10bf4) /* [RO][32] Internal QDS1_CAR_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_LFO_0    ,0x00e10bf8) /* [RO][32] Internal QDS1_CAR_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_FCW_INP_1 ,0x00e10bfc) /* [RO][32] Internal QDS1_CAR_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_FCW_INP_0 ,0x00e10c00) /* [RO][32] Internal QDS1_CAR_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_FCW_OUT_1 ,0x00e10c04) /* [RO][32] Internal QDS1_CAR_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_FCW_OUT_0 ,0x00e10c08) /* [RO][32] Internal QDS1_CAR_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_CTL      ,0x00e10c0c) /* [RO][32] Internal QDS1_CAR_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_CAR_PLL_RFO      ,0x00e10c10) /* [RO][32] Internal QDS1_CAR_PLL_RFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_MISC_CNT0        ,0x00e10c20) /* [RO][32] Internal QDS1 MISC_CNT0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_MISC_CNT1        ,0x00e10c24) /* [RO][32] Internal QDS1 MISC_CNT1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_MISC_CNT2        ,0x00e10c28) /* [RO][32] Internal QDS1 MISC_CNT2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_MISC_CNT3        ,0x00e10c2c) /* [RO][32] Internal QDS1 MISC_CNT3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_MISC_CNT4        ,0x00e10c30) /* [RO][32] Internal QDS1 MISC_CNT4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_MISC_CNT5        ,0x00e10c34) /* [RO][32] Internal QDS1 MISC_CNT5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_MISC_CNT6        ,0x00e10c38) /* [RO][32] Internal QDS1 MISC_CNT6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_QDS1_MISC_CNT7        ,0x00e10c3c) /* [RO][32] Internal QDS1 MISC_CNT7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_STATUS           ,0x00e10c40) /* [RO][32] Internal ODS0 Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_FCW_RAW_1        ,0x00e10c44) /* [RO][32] Internal ODS0_FCW_RAW (INT_CG_ODS0_FCW_RAW) (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_FCW_RAW_0        ,0x00e10c48) /* [RO][32] Internal ODS0_FCW_RAW (INT_CG_ODS0_FCW_RAW) (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_FCW_PLL_1        ,0x00e10c4c) /* [RO][32] Internal ODS0_FCW_PLL (INT_CG_ODS0_FCW_PLL) (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_FCW_PLL_0        ,0x00e10c50) /* [RO][32] Internal ODS0_FCW_PLL (INT_CG_ODS0_FCW_PLL) (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_IFC_CTL          ,0x00e10c54) /* [RO][32] Internal ODS0 Interface Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_RF_OFST_CTL      ,0x00e10c58) /* [RO][32] Internal ODS0_RF_OFST_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_RF_OFST_SCL      ,0x00e10c5c) /* [RO][32] Internal ODS0_RF_OFST_SCL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_RF_OFST_VAL      ,0x00e10c60) /* [RO][32] Internal ODS0_RF_OFST_VAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_RF_OFST_AVG      ,0x00e10c64) /* [RO][32] Internal ODS0_RF_OFST_AVG */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_PDI_1    ,0x00e10c68) /* [RO][32] Internal ODS0_TIM_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_PDI_0    ,0x00e10c6c) /* [RO][32] Internal ODS0_TIM_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_LFI_3    ,0x00e10c70) /* [RO][32] Internal ODS0_TIM_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_LFI_2    ,0x00e10c74) /* [RO][32] Internal ODS0_TIM_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_LFI_1    ,0x00e10c78) /* [RO][32] Internal ODS0_TIM_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_LFI_0    ,0x00e10c7c) /* [RO][32] Internal ODS0_TIM_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_LFO_1    ,0x00e10c80) /* [RO][32] Internal ODS0_TIM_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_LFO_0    ,0x00e10c84) /* [RO][32] Internal ODS0_TIM_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_FCW_INP_1 ,0x00e10c88) /* [RO][32] Internal ODS0_TIM_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_FCW_INP_0 ,0x00e10c8c) /* [RO][32] Internal ODS0_TIM_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_FCW_OUT_1 ,0x00e10c90) /* [RO][32] Internal ODS0_TIM_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_FCW_OUT_0 ,0x00e10c94) /* [RO][32] Internal ODS0_TIM_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_TIM_PLL_CTL      ,0x00e10c98) /* [RO][32] Internal ODS0_TIM_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_PDI_1    ,0x00e10c9c) /* [RO][32] Internal ODS0_CAR_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_PDI_0    ,0x00e10ca0) /* [RO][32] Internal ODS0_CAR_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_LFI_3    ,0x00e10ca4) /* [RO][32] Internal ODS0_CAR_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_LFI_2    ,0x00e10ca8) /* [RO][32] Internal ODS0_CAR_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_LFI_1    ,0x00e10cac) /* [RO][32] Internal ODS0_CAR_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_LFI_0    ,0x00e10cb0) /* [RO][32] Internal ODS0_CAR_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_LFO_1    ,0x00e10cb4) /* [RO][32] Internal ODS0_CAR_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_LFO_0    ,0x00e10cb8) /* [RO][32] Internal ODS0_CAR_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_FCW_INP_1 ,0x00e10cbc) /* [RO][32] Internal ODS0_CAR_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_FCW_INP_0 ,0x00e10cc0) /* [RO][32] Internal ODS0_CAR_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_FCW_OUT_1 ,0x00e10cc4) /* [RO][32] Internal ODS0_CAR_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_FCW_OUT_0 ,0x00e10cc8) /* [RO][32] Internal ODS0_CAR_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_CTL      ,0x00e10ccc) /* [RO][32] Internal ODS0_CAR_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_CAR_PLL_RFO      ,0x00e10cd0) /* [RO][32] Internal ODS0_CAR_PLL_RFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_MISC_CNT0        ,0x00e10ce0) /* [RO][32] Internal ODS0 MISC_CNT0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_MISC_CNT1        ,0x00e10ce4) /* [RO][32] Internal ODS0 MISC_CNT1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_MISC_CNT2        ,0x00e10ce8) /* [RO][32] Internal ODS0 MISC_CNT2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_MISC_CNT3        ,0x00e10cec) /* [RO][32] Internal ODS0 MISC_CNT3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_MISC_CNT4        ,0x00e10cf0) /* [RO][32] Internal ODS0 MISC_CNT4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_MISC_CNT5        ,0x00e10cf4) /* [RO][32] Internal ODS0 MISC_CNT5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_MISC_CNT6        ,0x00e10cf8) /* [RO][32] Internal ODS0 MISC_CNT6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS0_MISC_CNT7        ,0x00e10cfc) /* [RO][32] Internal ODS0 MISC_CNT7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_STATUS           ,0x00e10d00) /* [RO][32] Internal ODS1 Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_FCW_RAW_1        ,0x00e10d04) /* [RO][32] Internal ODS1_FCW_RAW (INT_CG_ODS1_FCW_RAW) (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_FCW_RAW_0        ,0x00e10d08) /* [RO][32] Internal ODS1_FCW_RAW (INT_CG_ODS1_FCW_RAW) (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_FCW_PLL_1        ,0x00e10d0c) /* [RO][32] Internal ODS1_FCW_PLL (INT_CG_ODS1_FCW_PLL) (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_FCW_PLL_0        ,0x00e10d10) /* [RO][32] Internal ODS1_FCW_PLL (INT_CG_ODS1_FCW_PLL) (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_IFC_CTL          ,0x00e10d14) /* [RO][32] Internal ODS1 Interface Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_RF_OFST_CTL      ,0x00e10d18) /* [RO][32] Internal ODS1_RF_OFST_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_RF_OFST_SCL      ,0x00e10d1c) /* [RO][32] Internal ODS1_RF_OFST_SCL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_RF_OFST_VAL      ,0x00e10d20) /* [RO][32] Internal ODS1_RF_OFST_VAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_RF_OFST_AVG      ,0x00e10d24) /* [RO][32] Internal ODS1_RF_OFST_AVG */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_PDI_1    ,0x00e10d28) /* [RO][32] Internal ODS1_TIM_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_PDI_0    ,0x00e10d2c) /* [RO][32] Internal ODS1_TIM_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_LFI_3    ,0x00e10d30) /* [RO][32] Internal ODS1_TIM_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_LFI_2    ,0x00e10d34) /* [RO][32] Internal ODS1_TIM_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_LFI_1    ,0x00e10d38) /* [RO][32] Internal ODS1_TIM_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_LFI_0    ,0x00e10d3c) /* [RO][32] Internal ODS1_TIM_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_LFO_1    ,0x00e10d40) /* [RO][32] Internal ODS1_TIM_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_LFO_0    ,0x00e10d44) /* [RO][32] Internal ODS1_TIM_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_FCW_INP_1 ,0x00e10d48) /* [RO][32] Internal ODS1_TIM_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_FCW_INP_0 ,0x00e10d4c) /* [RO][32] Internal ODS1_TIM_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_FCW_OUT_1 ,0x00e10d50) /* [RO][32] Internal ODS1_TIM_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_FCW_OUT_0 ,0x00e10d54) /* [RO][32] Internal ODS1_TIM_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_TIM_PLL_CTL      ,0x00e10d58) /* [RO][32] Internal ODS1_TIM_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_PDI_1    ,0x00e10d5c) /* [RO][32] Internal ODS1_CAR_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_PDI_0    ,0x00e10d60) /* [RO][32] Internal ODS1_CAR_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_LFI_3    ,0x00e10d64) /* [RO][32] Internal ODS1_CAR_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_LFI_2    ,0x00e10d68) /* [RO][32] Internal ODS1_CAR_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_LFI_1    ,0x00e10d6c) /* [RO][32] Internal ODS1_CAR_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_LFI_0    ,0x00e10d70) /* [RO][32] Internal ODS1_CAR_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_LFO_1    ,0x00e10d74) /* [RO][32] Internal ODS1_CAR_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_LFO_0    ,0x00e10d78) /* [RO][32] Internal ODS1_CAR_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_FCW_INP_1 ,0x00e10d7c) /* [RO][32] Internal ODS1_CAR_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_FCW_INP_0 ,0x00e10d80) /* [RO][32] Internal ODS1_CAR_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_FCW_OUT_1 ,0x00e10d84) /* [RO][32] Internal ODS1_CAR_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_FCW_OUT_0 ,0x00e10d88) /* [RO][32] Internal ODS1_CAR_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_CTL      ,0x00e10d8c) /* [RO][32] Internal ODS1_CAR_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_CAR_PLL_RFO      ,0x00e10d90) /* [RO][32] Internal ODS1_CAR_PLL_RFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_MISC_CNT0        ,0x00e10da0) /* [RO][32] Internal ODS1 MISC_CNT0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_MISC_CNT1        ,0x00e10da4) /* [RO][32] Internal ODS1 MISC_CNT1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_MISC_CNT2        ,0x00e10da8) /* [RO][32] Internal ODS1 MISC_CNT2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_MISC_CNT3        ,0x00e10dac) /* [RO][32] Internal ODS1 MISC_CNT3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_MISC_CNT4        ,0x00e10db0) /* [RO][32] Internal ODS1 MISC_CNT4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_MISC_CNT5        ,0x00e10db4) /* [RO][32] Internal ODS1 MISC_CNT5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_MISC_CNT6        ,0x00e10db8) /* [RO][32] Internal ODS1 MISC_CNT6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_ODS1_MISC_CNT7        ,0x00e10dbc) /* [RO][32] Internal ODS1 MISC_CNT7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_IFC_SEL            ,0x00e10dc0) /* [RO][32] Internal DS_IFC_SEL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_STATUS             ,0x00e10dc4) /* [RO][32] Internal DS Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_FCW_RAW_1          ,0x00e10dc8) /* [RO][32] Internal DS_FCW_RAW (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_FCW_RAW_0          ,0x00e10dcc) /* [RO][32] Internal DS_FCW_RAW (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_FCW_PLL_1          ,0x00e10dd0) /* [RO][32] Internal DS_FCW_PLL (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_FCW_PLL_0          ,0x00e10dd4) /* [RO][32] Internal DS_FCW_PLL (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_FCW_NOM_1          ,0x00e10dd8) /* [RO][32] Internal DS_FCW_NOM (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_FCW_NOM_0          ,0x00e10ddc) /* [RO][32] Internal DS_FCW_NOM (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_FCW_SCL_NUM        ,0x00e10de0) /* [RO][32] Internal DS_FCW_SCL_NUM */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_FCW_SCL_DEN        ,0x00e10de4) /* [RO][32] Internal DS_FCW_SCL_DEN */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_RF_OFST_CTL        ,0x00e10de8) /* [RO][32] Internal DS_RF_OFST_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_RF_OFST_SCL        ,0x00e10dec) /* [RO][32] Internal DS_RF_OFST_SCL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_RF_OFST_VAL        ,0x00e10df0) /* [RO][32] Internal DS_RF_OFST_VAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_RF_OFST_AVG        ,0x00e10df4) /* [RO][32] Internal DS_RF_OFST_AVG */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_PDI_1      ,0x00e10df8) /* [RO][32] Internal DS_TIM_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_PDI_0      ,0x00e10dfc) /* [RO][32] Internal DS_TIM_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_LFI_3      ,0x00e10e00) /* [RO][32] Internal DS_TIM_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_LFI_2      ,0x00e10e04) /* [RO][32] Internal DS_TIM_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_LFI_1      ,0x00e10e08) /* [RO][32] Internal DS_TIM_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_LFI_0      ,0x00e10e0c) /* [RO][32] Internal DS_TIM_PLL_LFI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_LFO_1      ,0x00e10e10) /* [RO][32] Internal DS_TIM_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_LFO_0      ,0x00e10e14) /* [RO][32] Internal DS_TIM_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_FCW_INP_1  ,0x00e10e18) /* [RO][32] Internal DS_TIM_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_FCW_INP_0  ,0x00e10e1c) /* [RO][32] Internal DS_TIM_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_FCW_OUT_1  ,0x00e10e20) /* [RO][32] Internal DS_TIM_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_FCW_OUT_0  ,0x00e10e24) /* [RO][32] Internal DS_TIM_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_TIM_PLL_CTL        ,0x00e10e28) /* [RO][32] Internal DS_TIM_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_PDI_1      ,0x00e10e2c) /* [RO][32] Internal DS_CAR_PLL_PDI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_PDI_0      ,0x00e10e30) /* [RO][32] Internal DS_CAR_PLL_PDI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_LFI_3      ,0x00e10e34) /* [RO][32] Internal DS_CAR_PLL_LFI_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_LFI_2      ,0x00e10e38) /* [RO][32] Internal DS_CAR_PLL_LFI_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_LFI_1      ,0x00e10e3c) /* [RO][32] Internal DS_CAR_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_LFI_0      ,0x00e10e40) /* [RO][32] Internal DS_CAR_PLL_LFI_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_LFO_1      ,0x00e10e44) /* [RO][32] Internal DS_CAR_PLL_LFO_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_LFO_0      ,0x00e10e48) /* [RO][32] Internal DS_CAR_PLL_LFO_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_FCW_INP_1  ,0x00e10e4c) /* [RO][32] Internal DS_CAR_PLL_FCW_INP_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_FCW_INP_0  ,0x00e10e50) /* [RO][32] Internal DS_CAR_PLL_FCW_INP_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_FCW_OUT_1  ,0x00e10e54) /* [RO][32] Internal DS_CAR_PLL_FCW_OUT_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_FCW_OUT_0  ,0x00e10e58) /* [RO][32] Internal DS_CAR_PLL_FCW_OUT_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_CTL        ,0x00e10e5c) /* [RO][32] Internal DS_CAR_PLL_CTL */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_DS_CAR_PLL_RFO        ,0x00e10e60) /* [RO][32] Internal DS_CAR_PLL_RFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_OB_FCW                ,0x00e10ed8) /* [RO][32] Internal OB_FCW */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_OB_FCW_NOM            ,0x00e10ee0) /* [RO][32] Internal OB_FCW_NOM */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_OB_FCW_SCL_NUM        ,0x00e10ee8) /* [RO][32] Internal OB_FCW_SCL_NUM */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_OB_FCW_SCL_DEN        ,0x00e10eec) /* [RO][32] Internal OB_FCW_SCL_DEN */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_MS_FCW                ,0x00e10ef0) /* [RO][32] Internal MS_FCW */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_MS_FCW_SCL_NUM        ,0x00e10ef8) /* [RO][32] Internal MS_FCW_SCL_NUM */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_INT_CG_MS_FCW_SCL_DEN        ,0x00e10efc) /* [RO][32] Internal MS_FCW_SCL_DEN */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CORE_REG_RD_DATA_MISMATCH    ,0x00e10f40) /* [RO][32] Upstream CORE Reg Read Data Mismatch */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_OFDM_REG_RD_DATA_MISMATCH    ,0x00e10f48) /* [RO][32] Upstream OFDM Reg Read Data Mismatch */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_CTRL_CRC_1                ,0x00e10f8c) /* [RO][32] Clock Generator Control CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_CTRL_CRC_0                ,0x00e10f90) /* [RO][32] Clock Generator Control CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS1_TOP_FCW_CRC_1        ,0x00e10f94) /* [RO][32] Clock Generator ODS1_TOP_FCW_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS1_TOP_FCW_CRC_0        ,0x00e10f98) /* [RO][32] Clock Generator ODS1_TOP_FCW_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS1_TIM_PLL_CRC_1        ,0x00e10f9c) /* [RO][32] Clock Generator ODS1_TIM_PLL_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS1_TIM_PLL_CRC_0        ,0x00e10fa0) /* [RO][32] Clock Generator ODS1_TIM_PLL_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS1_CAR_PLL_CRC_1        ,0x00e10fa4) /* [RO][32] Clock Generator ODS1_CAR_PLL_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS1_CAR_PLL_CRC_0        ,0x00e10fa8) /* [RO][32] Clock Generator ODS1_CAR_PLL_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS0_TOP_FCW_CRC_1        ,0x00e10fac) /* [RO][32] Clock Generator ODS0_TOP_FCW_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS0_TOP_FCW_CRC_0        ,0x00e10fb0) /* [RO][32] Clock Generator ODS0_TOP_FCW_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS0_TIM_PLL_CRC_1        ,0x00e10fb4) /* [RO][32] Clock Generator ODS0_TIM_PLL_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS0_TIM_PLL_CRC_0        ,0x00e10fb8) /* [RO][32] Clock Generator ODS0_TIM_PLL_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS0_CAR_PLL_CRC_1        ,0x00e10fbc) /* [RO][32] Clock Generator ODS0_CAR_PLL_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_ODS0_CAR_PLL_CRC_0        ,0x00e10fc0) /* [RO][32] Clock Generator ODS0_CAR_PLL_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS1_TOP_FCW_CRC_1        ,0x00e10fc4) /* [RO][32] Clock Generator QDS1_TOP_FCW_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS1_TOP_FCW_CRC_0        ,0x00e10fc8) /* [RO][32] Clock Generator QDS1_TOP_FCW_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS1_TIM_PLL_CRC_1        ,0x00e10fcc) /* [RO][32] Clock Generator QDS1_TIM_PLL_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS1_TIM_PLL_CRC_0        ,0x00e10fd0) /* [RO][32] Clock Generator QDS1_TIM_PLL_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS1_CAR_PLL_CRC_1        ,0x00e10fd4) /* [RO][32] Clock Generator QDS1_CAR_PLL_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS1_CAR_PLL_CRC_0        ,0x00e10fd8) /* [RO][32] Clock Generator QDS1_CAR_PLL_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS0_TOP_FCW_CRC_1        ,0x00e10fdc) /* [RO][32] Clock Generator QDS0_TOP_FCW_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS0_TOP_FCW_CRC_0        ,0x00e10fe0) /* [RO][32] Clock Generator QDS0_TOP_FCW_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS0_TIM_PLL_CRC_1        ,0x00e10fe4) /* [RO][32] Clock Generator QDS0_TIM_PLL_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS0_TIM_PLL_CRC_0        ,0x00e10fe8) /* [RO][32] Clock Generator QDS0_TIM_PLL_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS0_CAR_PLL_CRC_1        ,0x00e10fec) /* [RO][32] Clock Generator QDS0_CAR_PLL_CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_QDS0_CAR_PLL_CRC_0        ,0x00e10ff0) /* [RO][32] Clock Generator QDS0_CAR_PLL_CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_OB_FCW_CRC_1              ,0x00e10ff4) /* [RO][32] Clock Generator OB_FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_CG_OB_FCW_CRC_0              ,0x00e10ff8) /* [RO][32] Clock Generator OB_FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_TOP_PA_PWR_CRC                   ,0x00e10ffc) /* [RO][32] PA Power CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_STATUS0                     ,0x00e11000) /* [RO][32] MBSC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_STATUS1                     ,0x00e11004) /* [RO][32] MBSC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_RD0                         ,0x00e11050) /* [RO][32] MBSC Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_RD1                         ,0x00e11054) /* [RO][32] MBSC Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_RD2                         ,0x00e11058) /* [RO][32] MBSC Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_RD3                         ,0x00e1105c) /* [RO][32] MBSC Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_RD4                         ,0x00e11060) /* [RO][32] MBSC Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_RD5                         ,0x00e11064) /* [RO][32] MBSC Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_RD6                         ,0x00e11068) /* [RO][32] MBSC Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_RD7                         ,0x00e1106c) /* [RO][32] MBSC Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_MBSC_CRC                         ,0x00e1107c) /* [RO][32] MBSC CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_CLIP                       ,0x00e111c0) /* [RO][32] Noise Clip Indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_GEN_CRC_1                  ,0x00e111d8) /* [RO][32] Noise Gen CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_GEN_CRC_0                  ,0x00e111dc) /* [RO][32] Noise Gen CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_LOW_CRC_1                  ,0x00e111e0) /* [RO][32] Noise Low Band CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_LOW_CRC_0                  ,0x00e111e4) /* [RO][32] Noise Low Band CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_MID_CRC_1                  ,0x00e111e8) /* [RO][32] Noise Mid Band CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_MID_CRC_0                  ,0x00e111ec) /* [RO][32] Noise Mid Band CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_HIGH_CRC_1                 ,0x00e111f0) /* [RO][32] Noise High Band CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_HIGH_CRC_0                 ,0x00e111f4) /* [RO][32] Noise High Band CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_SUM_CRC_1                  ,0x00e111f8) /* [RO][32] Noise Sum CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_NOISE_SUM_CRC_0                  ,0x00e111fc) /* [RO][32] Noise Sum CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_STATUS2                    ,0x00e11c04) /* [RO][32] WDAC Status (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_STATUS1                    ,0x00e11c08) /* [RO][32] WDAC Status (Middle Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_STATUS0                    ,0x00e11c0c) /* [RO][32] WDAC Status (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_PWRDN                  ,0x00e11c40) /* [RO][32] WDAC Internal Power Down Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_DAC                    ,0x00e11c44) /* [RO][32] WDAC Internal DAC Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_INP                    ,0x00e11c48) /* [RO][32] WDAC Internal Input Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_BYP                    ,0x00e11c4c) /* [RO][32] WDAC Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_MISC                   ,0x00e11c50) /* [RO][32] WDAC Internal Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_PWR                    ,0x00e11c54) /* [RO][32] WDAC Internal Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_MEM_PWR                ,0x00e11c58) /* [RO][32] WDAC Memory Power Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_MEM_STATUS             ,0x00e11c5c) /* [RO][32] WDAC Internal Memory Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_RST                    ,0x00e11c60) /* [RO][32] WDAC Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_PWR_SAT                ,0x00e11c64) /* [RO][32] WDAC Internal Power Saturated */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_CLIP                       ,0x00e11c68) /* [RO][32] WDAC Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_MUX_CLIP_CNT               ,0x00e11c6c) /* [RO][32] WDAC Mux Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_SMPL_2X_CNT                ,0x00e11c70) /* [RO][32] WDAC CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_ACT_INFO                   ,0x00e11c74) /* [RO][32] WDAC Active Channel Info */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_NOISE_INFO_0               ,0x00e11c78) /* [RO][32] WDAC Noise Info */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_NOISE_INFO_1               ,0x00e11c7c) /* [RO][32] WDAC Noise Info */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_NOISE_INFO_2               ,0x00e11c80) /* [RO][32] WDAC Noise Info */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_NOISE_CTRL             ,0x00e11c88) /* [RO][32] WDAC Internal Noise Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_DOUT0                 ,0x00e11c98) /* [RO][32] WDAC Histogram Memory 0 Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_DOUT1                 ,0x00e11c9c) /* [RO][32] WDAC Histogram Memory 1 Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_SUM_1                 ,0x00e11ca0) /* [RO][32] WDAC Histogram Signal Sum (upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_SUM_0                 ,0x00e11ca4) /* [RO][32] WDAC Histogram Signal Sum (lower 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_PEAK                  ,0x00e11ca8) /* [RO][32] WDAC Histogram Peak */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_CNT_SMPL_1            ,0x00e11cac) /* [RO][32] WDAC Histogram Sample Count (upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_CNT_SMPL_0            ,0x00e11cb0) /* [RO][32] WDAC Histogram Sample Count (lower 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_CNT_SAT_SHFT          ,0x00e11cb4) /* [RO][32] WDAC Histogram Saturation Count for Input Shifter */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_CNT_SAT_DOUT0         ,0x00e11cb8) /* [RO][32] WDAC Histogram Saturation Count for Histogram Memory 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_CNT_SAT_DOUT1         ,0x00e11cbc) /* [RO][32] WDAC Histogram Saturation Count for Histogram Memory 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_CRC_1                 ,0x00e11cc0) /* [RO][32] WDAC Histogram CRC (upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_HIST_CRC_0                 ,0x00e11cc4) /* [RO][32] WDAC Histogram CRC (lower 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_PWR_CRC                    ,0x00e11cc8) /* [RO][32] WDAC Power CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_MUX_CRC                    ,0x00e11ccc) /* [RO][32] WDAC Mux CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_NOISE_0_1_CRC              ,0x00e11cd0) /* [RO][32] WDAC Noise Phase 0 & 1 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_NOISE_2_3_CRC              ,0x00e11cd4) /* [RO][32] WDAC Noise Phase 2 & 3 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_FILT_0_1_CRC               ,0x00e11cd8) /* [RO][32] WDAC Filter Phase 0 & 1 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_FILT_2_3_CRC               ,0x00e11cdc) /* [RO][32] WDAC Filter Phase 2 & 3 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_SUM_0_1_CRC                ,0x00e11ce0) /* [RO][32] WDAC Sum Phase 0 & 1 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_SUM_2_3_CRC                ,0x00e11ce4) /* [RO][32] WDAC Sum Phase 2 & 3 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_OUT_0_1_CRC                ,0x00e11ce8) /* [RO][32] WDAC Output Phase 0 & 1 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_OUT_2_3_CRC                ,0x00e11cec) /* [RO][32] WDAC Output Phase 2 & 3 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_SYN_0_1_CRC                ,0x00e11cf0) /* [RO][32] WDAC Synchronizer Phase 0 & 1 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_SYN_2_3_CRC                ,0x00e11cf4) /* [RO][32] WDAC Synchronizer Phase 2 & 3 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_0_1_CRC                ,0x00e11cf8) /* [RO][32] WDAC Internal Phase 0 & 1 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_WDAC0_INT_2_3_CRC                ,0x00e11cfc) /* [RO][32] WDAC Internal Phase 2 & 3 CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_BYP                    ,0x00e120a0) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_MISC                ,0x00e120a8) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_FCW_1               ,0x00e120ac) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_FCW_0               ,0x00e120b0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_FCW_NOM_1           ,0x00e120b4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_FCW_NOM_0           ,0x00e120b8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_FCW_SCL_NUM         ,0x00e120bc) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_FCW_SCL_DEN         ,0x00e120c0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_RF_OFST_SCL         ,0x00e120cc) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_RF_OFST_AVG         ,0x00e120d0) /* [RO][32] Internal Upstream RF Average Offset Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_RF1_OFST_ADJ_1      ,0x00e120d4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_RF1_OFST_ADJ_0      ,0x00e120d8) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_RF2_OFST_ADJ_1      ,0x00e120dc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_RF2_OFST_ADJ_0      ,0x00e120e0) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_NUM_1           ,0x00e120ec) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_NUM_0           ,0x00e120f0) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_DEN             ,0x00e120f4) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e120f8) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e120fc) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_SNP_1     ,0x00e12100) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_SNP_0     ,0x00e12104) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_PRE_1     ,0x00e12108) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_PRE_0     ,0x00e1210c) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_ACT_1     ,0x00e12110) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_ACT_0     ,0x00e12114) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_NEW_1     ,0x00e12118) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_NEW_0     ,0x00e1211c) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_1         ,0x00e12120) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_0         ,0x00e12124) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_PHASE_INFO      ,0x00e12128) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_FMT2    ,0x00e1212c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_NUM2    ,0x00e12130) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_DEN2    ,0x00e12134) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_FMT     ,0x00e12138) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_NUM     ,0x00e1213c) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_DEN     ,0x00e12140) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_NEW     ,0x00e12144) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_PRE     ,0x00e12148) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e1214c) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e12150) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e12154) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_NCO_MU_FINE         ,0x00e12158) /* [RO][32] Internal Upstream CG NCO Phase Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_MOD_MISC               ,0x00e12164) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_MOD_NOM_RF1_FCW        ,0x00e12168) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_MOD_NOM_RF2_FCW        ,0x00e1216c) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e12170) /* [RO][32] Internal Clkgen Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e12174) /* [RO][32] Internal Clkgen Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_MOD_ADJ_RF1_FCW        ,0x00e12178) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_MOD_ADJ_RF2_FCW        ,0x00e1217c) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_MOD_GAIN               ,0x00e12180) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CLIP                       ,0x00e12184) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_SCL_CLIP_CNT           ,0x00e12188) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_SMPL_2X_CNT                ,0x00e1218c) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_SYM_CNT                    ,0x00e12190) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_BRST_CNT                   ,0x00e12194) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_INT_RST                    ,0x00e121a0) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_TC_DIN_PWR_CRC             ,0x00e121ac) /* [RO][32] TC Data Input PWR CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_TC_DIN_I_Q_CRC             ,0x00e121b0) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_CTRL_CRC                ,0x00e121b4) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_FCW_CRC_1               ,0x00e121b8) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_FCW_CRC_0               ,0x00e121bc) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_LOCK_CRC_1              ,0x00e121c0) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_LOCK_CRC_0              ,0x00e121c4) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_OFST_CRC_1              ,0x00e121c8) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_OFST_CRC_0              ,0x00e121cc) /* [RO][32] Clock Generator Offset CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_NCO_CRC_1               ,0x00e121d0) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_NCO_CRC_0               ,0x00e121d4) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_DIV_MU_CRC              ,0x00e121d8) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_BAUD_CRC_1              ,0x00e121dc) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_CG_BAUD_CRC_0              ,0x00e121e0) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_FILT0_I_Q_CRC          ,0x00e121e4) /* [RO][32] Modulator Filt0 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_FILT1_I_Q_CRC          ,0x00e121e8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_FILT2_I_Q_CRC          ,0x00e121ec) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_FILT3_I_Q_CRC          ,0x00e121f0) /* [RO][32] Modulator Filt3 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_VID_I_Q_CRC            ,0x00e121f4) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_COS_SIN_CRC            ,0x00e121f8) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_MIX_CRC                ,0x00e121fc) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_SCL_CRC                ,0x00e12200) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM0_MOD_PWR_CRC                ,0x00e12204) /* [RO][32] Modulator Power CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_BYP                    ,0x00e124a0) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_MISC                ,0x00e124a8) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_FCW_1               ,0x00e124ac) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_FCW_0               ,0x00e124b0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_FCW_NOM_1           ,0x00e124b4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_FCW_NOM_0           ,0x00e124b8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_FCW_SCL_NUM         ,0x00e124bc) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_FCW_SCL_DEN         ,0x00e124c0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_RF_OFST_SCL         ,0x00e124cc) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_RF_OFST_AVG         ,0x00e124d0) /* [RO][32] Internal Upstream RF Average Offset Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_RF1_OFST_ADJ_1      ,0x00e124d4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_RF1_OFST_ADJ_0      ,0x00e124d8) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_RF2_OFST_ADJ_1      ,0x00e124dc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_RF2_OFST_ADJ_0      ,0x00e124e0) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_NUM_1           ,0x00e124ec) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_NUM_0           ,0x00e124f0) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_DEN             ,0x00e124f4) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e124f8) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e124fc) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_SNP_1     ,0x00e12500) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_SNP_0     ,0x00e12504) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_PRE_1     ,0x00e12508) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_PRE_0     ,0x00e1250c) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_ACT_1     ,0x00e12510) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_ACT_0     ,0x00e12514) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_NEW_1     ,0x00e12518) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_NEW_0     ,0x00e1251c) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_1         ,0x00e12520) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_0         ,0x00e12524) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_PHASE_INFO      ,0x00e12528) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_FMT2    ,0x00e1252c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_NUM2    ,0x00e12530) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_DEN2    ,0x00e12534) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_FMT     ,0x00e12538) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_NUM     ,0x00e1253c) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_DEN     ,0x00e12540) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_NEW     ,0x00e12544) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_PRE     ,0x00e12548) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e1254c) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e12550) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e12554) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_NCO_MU_FINE         ,0x00e12558) /* [RO][32] Internal Upstream CG NCO Phase Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_MOD_MISC               ,0x00e12564) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_MOD_NOM_RF1_FCW        ,0x00e12568) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_MOD_NOM_RF2_FCW        ,0x00e1256c) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e12570) /* [RO][32] Internal Clkgen Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e12574) /* [RO][32] Internal Clkgen Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_MOD_ADJ_RF1_FCW        ,0x00e12578) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_MOD_ADJ_RF2_FCW        ,0x00e1257c) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_MOD_GAIN               ,0x00e12580) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CLIP                       ,0x00e12584) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_SCL_CLIP_CNT           ,0x00e12588) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_SMPL_2X_CNT                ,0x00e1258c) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_SYM_CNT                    ,0x00e12590) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_BRST_CNT                   ,0x00e12594) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_INT_RST                    ,0x00e125a0) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_TC_DIN_PWR_CRC             ,0x00e125ac) /* [RO][32] TC Data Input PWR CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_TC_DIN_I_Q_CRC             ,0x00e125b0) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_CTRL_CRC                ,0x00e125b4) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_FCW_CRC_1               ,0x00e125b8) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_FCW_CRC_0               ,0x00e125bc) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_LOCK_CRC_1              ,0x00e125c0) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_LOCK_CRC_0              ,0x00e125c4) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_OFST_CRC_1              ,0x00e125c8) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_OFST_CRC_0              ,0x00e125cc) /* [RO][32] Clock Generator Offset CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_NCO_CRC_1               ,0x00e125d0) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_NCO_CRC_0               ,0x00e125d4) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_DIV_MU_CRC              ,0x00e125d8) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_BAUD_CRC_1              ,0x00e125dc) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_CG_BAUD_CRC_0              ,0x00e125e0) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_FILT0_I_Q_CRC          ,0x00e125e4) /* [RO][32] Modulator Filt0 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_FILT1_I_Q_CRC          ,0x00e125e8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_FILT2_I_Q_CRC          ,0x00e125ec) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_FILT3_I_Q_CRC          ,0x00e125f0) /* [RO][32] Modulator Filt3 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_VID_I_Q_CRC            ,0x00e125f4) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_COS_SIN_CRC            ,0x00e125f8) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_MIX_CRC                ,0x00e125fc) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_SCL_CRC                ,0x00e12600) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_OFDM1_MOD_PWR_CRC                ,0x00e12604) /* [RO][32] Modulator Power CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_BYP                    ,0x00e1401c) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_ADD_SYM_DEL_PRE_SD     ,0x00e14020) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_IMP               ,0x00e140b0) /* [RO][32] Internal Pre-Equalizer Impulse Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_MISC                ,0x00e14198) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_FCW_1               ,0x00e1419c) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_FCW_0               ,0x00e141a0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_FCW_NOM_1           ,0x00e141a4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_FCW_NOM_0           ,0x00e141a8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_FCW_SCL_NUM         ,0x00e141ac) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_FCW_SCL_DEN         ,0x00e141b0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_BAUD_RATE           ,0x00e141b4) /* [RO][32] Internal Upstream Baud Rate Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_RF_OFST_SCL         ,0x00e141b8) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_RF_OFST_AVG         ,0x00e141bc) /* [RO][32] Internal Upstream RF Offset Average Adjustment Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_RF1_OFST_ADJ_1      ,0x00e141c0) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_RF1_OFST_ADJ_0      ,0x00e141c4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_RF2_OFST_ADJ_1      ,0x00e141c8) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_RF2_OFST_ADJ_0      ,0x00e141cc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_NUM_1           ,0x00e141d0) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_NUM_0           ,0x00e141d4) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_DEN             ,0x00e141d8) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e141dc) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e141e0) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_SNP_1     ,0x00e141e4) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_SNP_0     ,0x00e141e8) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_PRE_1     ,0x00e141ec) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_PRE_0     ,0x00e141f0) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_ACT_1     ,0x00e141f4) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_ACT_0     ,0x00e141f8) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_NEW_1     ,0x00e141fc) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_NEW_0     ,0x00e14200) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_1         ,0x00e14204) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_0         ,0x00e14208) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_PHASE_INFO      ,0x00e1420c) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_FMT2    ,0x00e14210) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_NUM2    ,0x00e14214) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_DEN2    ,0x00e14218) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_FMT     ,0x00e1421c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_NUM     ,0x00e14220) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_DEN     ,0x00e14224) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_NEW     ,0x00e14228) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_PRE     ,0x00e1422c) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e14230) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e14234) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e14238) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_NCO_MU_FINE         ,0x00e1423c) /* [RO][32] Internal Upstream CG NCO Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_00          ,0x00e14240) /* [RO][32] Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_01          ,0x00e14244) /* [RO][32] Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_02          ,0x00e14248) /* [RO][32] Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_03          ,0x00e1424c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_04          ,0x00e14250) /* [RO][32] Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_05          ,0x00e14254) /* [RO][32] Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_06          ,0x00e14258) /* [RO][32] Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_07          ,0x00e1425c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_08          ,0x00e14260) /* [RO][32] Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_09          ,0x00e14264) /* [RO][32] Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_10          ,0x00e14268) /* [RO][32] Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_11          ,0x00e1426c) /* [RO][32] Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_12          ,0x00e14270) /* [RO][32] Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_13          ,0x00e14274) /* [RO][32] Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_14          ,0x00e14278) /* [RO][32] Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_15          ,0x00e1427c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_16          ,0x00e14280) /* [RO][32] Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_17          ,0x00e14284) /* [RO][32] Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_18          ,0x00e14288) /* [RO][32] Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_19          ,0x00e1428c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_20          ,0x00e14290) /* [RO][32] Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_21          ,0x00e14294) /* [RO][32] Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_22          ,0x00e14298) /* [RO][32] Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PREQ_COEFF_23          ,0x00e1429c) /* [RO][32] Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_00          ,0x00e142a0) /* [RO][32] Internal PCC Input Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_01          ,0x00e142a4) /* [RO][32] Internal PCC Input Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_02          ,0x00e142a8) /* [RO][32] Internal PCC Input Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_03          ,0x00e142ac) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_04          ,0x00e142b0) /* [RO][32] Internal PCC Input Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_05          ,0x00e142b4) /* [RO][32] Internal PCC Input Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_06          ,0x00e142b8) /* [RO][32] Internal PCC Input Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_07          ,0x00e142bc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_08          ,0x00e142c0) /* [RO][32] Internal PCC Input Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_09          ,0x00e142c4) /* [RO][32] Internal PCC Input Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_10          ,0x00e142c8) /* [RO][32] Internal PCC Input Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_11          ,0x00e142cc) /* [RO][32] Internal PCC Input Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_12          ,0x00e142d0) /* [RO][32] Internal PCC Input Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_13          ,0x00e142d4) /* [RO][32] Internal PCC Input Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_14          ,0x00e142d8) /* [RO][32] Internal PCC Input Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_15          ,0x00e142dc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_16          ,0x00e142e0) /* [RO][32] Internal PCC Input Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_17          ,0x00e142e4) /* [RO][32] Internal PCC Input Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_18          ,0x00e142e8) /* [RO][32] Internal PCC Input Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_19          ,0x00e142ec) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_20          ,0x00e142f0) /* [RO][32] Internal PCC Input Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_21          ,0x00e142f4) /* [RO][32] Internal PCC Input Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_22          ,0x00e142f8) /* [RO][32] Internal PCC Input Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCI_COEFF_23          ,0x00e142fc) /* [RO][32] Internal PCC Input Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_00          ,0x00e14300) /* [RO][32] Internal PCC Output Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_01          ,0x00e14304) /* [RO][32] Internal PCC Output Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_02          ,0x00e14308) /* [RO][32] Internal PCC Output Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_03          ,0x00e1430c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_04          ,0x00e14310) /* [RO][32] Internal PCC Output Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_05          ,0x00e14314) /* [RO][32] Internal PCC Output Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_06          ,0x00e14318) /* [RO][32] Internal PCC Output Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_07          ,0x00e1431c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_08          ,0x00e14320) /* [RO][32] Internal PCC Output Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_09          ,0x00e14324) /* [RO][32] Internal PCC Output Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_10          ,0x00e14328) /* [RO][32] Internal PCC Output Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_11          ,0x00e1432c) /* [RO][32] Internal PCC Output Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_12          ,0x00e14330) /* [RO][32] Internal PCC Output Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_13          ,0x00e14334) /* [RO][32] Internal PCC Output Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_14          ,0x00e14338) /* [RO][32] Internal PCC Output Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_15          ,0x00e1433c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_16          ,0x00e14340) /* [RO][32] Internal PCC Output Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_17          ,0x00e14344) /* [RO][32] Internal PCC Output Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_18          ,0x00e14348) /* [RO][32] Internal PCC Output Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_19          ,0x00e1434c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_20          ,0x00e14350) /* [RO][32] Internal PCC Output Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_21          ,0x00e14354) /* [RO][32] Internal PCC Output Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_22          ,0x00e14358) /* [RO][32] Internal PCC Output Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_PCCO_COEFF_23          ,0x00e1435c) /* [RO][32] Internal PCC Output Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_MOD_MISC               ,0x00e14360) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_MOD_NOM_RF1_FCW        ,0x00e14364) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_MOD_NOM_RF2_FCW        ,0x00e14368) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e1436c) /* [RO][32] Internal Clkgen Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e14370) /* [RO][32] Internal Clkgen Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_MOD_ADJ_RF1_FCW        ,0x00e14374) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_MOD_ADJ_RF2_FCW        ,0x00e14378) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_MOD_GAIN               ,0x00e1437c) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CLIP                       ,0x00e14388) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_MOD_SCL_CLIP_CNT           ,0x00e1438c) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_SMPL_2X_CNT                ,0x00e14390) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_BAUD_CNT                   ,0x00e14394) /* [RO][32] CLK_BAUD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_SYM_CNT                    ,0x00e14398) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_BRST_CNT                   ,0x00e1439c) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_TX_NOW_CNT                 ,0x00e143a0) /* [RO][32] Transmit Now Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_TX_NOW_ACK_CNT             ,0x00e143a4) /* [RO][32] Transmit Now Acknowledgement Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_INT_RST                    ,0x00e143a8) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_TC_DIN_I_Q_CRC             ,0x00e143ac) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_CTRL_CRC                ,0x00e143b0) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_FCW_CRC_1               ,0x00e143b4) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_FCW_CRC_0               ,0x00e143b8) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_LOCK_CRC_1              ,0x00e143bc) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_LOCK_CRC_0              ,0x00e143c0) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_OFST_CRC_1              ,0x00e143c4) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_OFST_CRC_0              ,0x00e143c8) /* [RO][32] Clock Generator OFST CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_NCO_CRC_1               ,0x00e143cc) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_NCO_CRC_0               ,0x00e143d0) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_DIV_MU_CRC              ,0x00e143d4) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_BAUD_CRC_1              ,0x00e143d8) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_CG_BAUD_CRC_0              ,0x00e143dc) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_PREQ_CRC                   ,0x00e143e0) /* [RO][32] Pre-Equalizer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_BASEBAND_DATA_CRC          ,0x00e143e4) /* [RO][32] Baseband Data CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_MOD_FILT1_I_Q_CRC          ,0x00e143e8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_MOD_VID_I_Q_CRC            ,0x00e143ec) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_MOD_FILT2_I_Q_CRC          ,0x00e143f0) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_MOD_COS_SIN_CRC            ,0x00e143f4) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_MOD_MIX_CRC                ,0x00e143f8) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE0_MOD_SCL_CRC                ,0x00e143fc) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_BYP                    ,0x00e1441c) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_ADD_SYM_DEL_PRE_SD     ,0x00e14420) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_IMP               ,0x00e144b0) /* [RO][32] Internal Pre-Equalizer Impulse Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_MISC                ,0x00e14598) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_FCW_1               ,0x00e1459c) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_FCW_0               ,0x00e145a0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_FCW_NOM_1           ,0x00e145a4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_FCW_NOM_0           ,0x00e145a8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_FCW_SCL_NUM         ,0x00e145ac) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_FCW_SCL_DEN         ,0x00e145b0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_BAUD_RATE           ,0x00e145b4) /* [RO][32] Internal Upstream Baud Rate Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_RF_OFST_SCL         ,0x00e145b8) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_RF_OFST_AVG         ,0x00e145bc) /* [RO][32] Internal Upstream RF Offset Average Adjustment Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_RF1_OFST_ADJ_1      ,0x00e145c0) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_RF1_OFST_ADJ_0      ,0x00e145c4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_RF2_OFST_ADJ_1      ,0x00e145c8) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_RF2_OFST_ADJ_0      ,0x00e145cc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_NUM_1           ,0x00e145d0) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_NUM_0           ,0x00e145d4) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_DEN             ,0x00e145d8) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e145dc) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e145e0) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_SNP_1     ,0x00e145e4) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_SNP_0     ,0x00e145e8) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_PRE_1     ,0x00e145ec) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_PRE_0     ,0x00e145f0) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_ACT_1     ,0x00e145f4) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_ACT_0     ,0x00e145f8) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_NEW_1     ,0x00e145fc) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_NEW_0     ,0x00e14600) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_1         ,0x00e14604) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_0         ,0x00e14608) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_PHASE_INFO      ,0x00e1460c) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_FMT2    ,0x00e14610) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_NUM2    ,0x00e14614) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_DEN2    ,0x00e14618) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_FMT     ,0x00e1461c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_NUM     ,0x00e14620) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_DEN     ,0x00e14624) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_NEW     ,0x00e14628) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_PRE     ,0x00e1462c) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e14630) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e14634) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e14638) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_NCO_MU_FINE         ,0x00e1463c) /* [RO][32] Internal Upstream CG NCO Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_00          ,0x00e14640) /* [RO][32] Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_01          ,0x00e14644) /* [RO][32] Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_02          ,0x00e14648) /* [RO][32] Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_03          ,0x00e1464c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_04          ,0x00e14650) /* [RO][32] Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_05          ,0x00e14654) /* [RO][32] Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_06          ,0x00e14658) /* [RO][32] Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_07          ,0x00e1465c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_08          ,0x00e14660) /* [RO][32] Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_09          ,0x00e14664) /* [RO][32] Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_10          ,0x00e14668) /* [RO][32] Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_11          ,0x00e1466c) /* [RO][32] Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_12          ,0x00e14670) /* [RO][32] Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_13          ,0x00e14674) /* [RO][32] Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_14          ,0x00e14678) /* [RO][32] Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_15          ,0x00e1467c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_16          ,0x00e14680) /* [RO][32] Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_17          ,0x00e14684) /* [RO][32] Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_18          ,0x00e14688) /* [RO][32] Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_19          ,0x00e1468c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_20          ,0x00e14690) /* [RO][32] Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_21          ,0x00e14694) /* [RO][32] Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_22          ,0x00e14698) /* [RO][32] Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PREQ_COEFF_23          ,0x00e1469c) /* [RO][32] Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_00          ,0x00e146a0) /* [RO][32] Internal PCC Input Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_01          ,0x00e146a4) /* [RO][32] Internal PCC Input Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_02          ,0x00e146a8) /* [RO][32] Internal PCC Input Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_03          ,0x00e146ac) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_04          ,0x00e146b0) /* [RO][32] Internal PCC Input Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_05          ,0x00e146b4) /* [RO][32] Internal PCC Input Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_06          ,0x00e146b8) /* [RO][32] Internal PCC Input Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_07          ,0x00e146bc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_08          ,0x00e146c0) /* [RO][32] Internal PCC Input Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_09          ,0x00e146c4) /* [RO][32] Internal PCC Input Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_10          ,0x00e146c8) /* [RO][32] Internal PCC Input Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_11          ,0x00e146cc) /* [RO][32] Internal PCC Input Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_12          ,0x00e146d0) /* [RO][32] Internal PCC Input Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_13          ,0x00e146d4) /* [RO][32] Internal PCC Input Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_14          ,0x00e146d8) /* [RO][32] Internal PCC Input Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_15          ,0x00e146dc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_16          ,0x00e146e0) /* [RO][32] Internal PCC Input Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_17          ,0x00e146e4) /* [RO][32] Internal PCC Input Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_18          ,0x00e146e8) /* [RO][32] Internal PCC Input Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_19          ,0x00e146ec) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_20          ,0x00e146f0) /* [RO][32] Internal PCC Input Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_21          ,0x00e146f4) /* [RO][32] Internal PCC Input Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_22          ,0x00e146f8) /* [RO][32] Internal PCC Input Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCI_COEFF_23          ,0x00e146fc) /* [RO][32] Internal PCC Input Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_00          ,0x00e14700) /* [RO][32] Internal PCC Output Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_01          ,0x00e14704) /* [RO][32] Internal PCC Output Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_02          ,0x00e14708) /* [RO][32] Internal PCC Output Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_03          ,0x00e1470c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_04          ,0x00e14710) /* [RO][32] Internal PCC Output Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_05          ,0x00e14714) /* [RO][32] Internal PCC Output Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_06          ,0x00e14718) /* [RO][32] Internal PCC Output Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_07          ,0x00e1471c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_08          ,0x00e14720) /* [RO][32] Internal PCC Output Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_09          ,0x00e14724) /* [RO][32] Internal PCC Output Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_10          ,0x00e14728) /* [RO][32] Internal PCC Output Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_11          ,0x00e1472c) /* [RO][32] Internal PCC Output Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_12          ,0x00e14730) /* [RO][32] Internal PCC Output Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_13          ,0x00e14734) /* [RO][32] Internal PCC Output Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_14          ,0x00e14738) /* [RO][32] Internal PCC Output Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_15          ,0x00e1473c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_16          ,0x00e14740) /* [RO][32] Internal PCC Output Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_17          ,0x00e14744) /* [RO][32] Internal PCC Output Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_18          ,0x00e14748) /* [RO][32] Internal PCC Output Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_19          ,0x00e1474c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_20          ,0x00e14750) /* [RO][32] Internal PCC Output Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_21          ,0x00e14754) /* [RO][32] Internal PCC Output Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_22          ,0x00e14758) /* [RO][32] Internal PCC Output Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_PCCO_COEFF_23          ,0x00e1475c) /* [RO][32] Internal PCC Output Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_MOD_MISC               ,0x00e14760) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_MOD_NOM_RF1_FCW        ,0x00e14764) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_MOD_NOM_RF2_FCW        ,0x00e14768) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e1476c) /* [RO][32] Internal Clkgen Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e14770) /* [RO][32] Internal Clkgen Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_MOD_ADJ_RF1_FCW        ,0x00e14774) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_MOD_ADJ_RF2_FCW        ,0x00e14778) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_MOD_GAIN               ,0x00e1477c) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CLIP                       ,0x00e14788) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_MOD_SCL_CLIP_CNT           ,0x00e1478c) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_SMPL_2X_CNT                ,0x00e14790) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_BAUD_CNT                   ,0x00e14794) /* [RO][32] CLK_BAUD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_SYM_CNT                    ,0x00e14798) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_BRST_CNT                   ,0x00e1479c) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_TX_NOW_CNT                 ,0x00e147a0) /* [RO][32] Transmit Now Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_TX_NOW_ACK_CNT             ,0x00e147a4) /* [RO][32] Transmit Now Acknowledgement Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_INT_RST                    ,0x00e147a8) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_TC_DIN_I_Q_CRC             ,0x00e147ac) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_CTRL_CRC                ,0x00e147b0) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_FCW_CRC_1               ,0x00e147b4) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_FCW_CRC_0               ,0x00e147b8) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_LOCK_CRC_1              ,0x00e147bc) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_LOCK_CRC_0              ,0x00e147c0) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_OFST_CRC_1              ,0x00e147c4) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_OFST_CRC_0              ,0x00e147c8) /* [RO][32] Clock Generator OFST CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_NCO_CRC_1               ,0x00e147cc) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_NCO_CRC_0               ,0x00e147d0) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_DIV_MU_CRC              ,0x00e147d4) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_BAUD_CRC_1              ,0x00e147d8) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_CG_BAUD_CRC_0              ,0x00e147dc) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_PREQ_CRC                   ,0x00e147e0) /* [RO][32] Pre-Equalizer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_BASEBAND_DATA_CRC          ,0x00e147e4) /* [RO][32] Baseband Data CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_MOD_FILT1_I_Q_CRC          ,0x00e147e8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_MOD_VID_I_Q_CRC            ,0x00e147ec) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_MOD_FILT2_I_Q_CRC          ,0x00e147f0) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_MOD_COS_SIN_CRC            ,0x00e147f4) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_MOD_MIX_CRC                ,0x00e147f8) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE1_MOD_SCL_CRC                ,0x00e147fc) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_BYP                    ,0x00e1481c) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_ADD_SYM_DEL_PRE_SD     ,0x00e14820) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_IMP               ,0x00e148b0) /* [RO][32] Internal Pre-Equalizer Impulse Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_MISC                ,0x00e14998) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_FCW_1               ,0x00e1499c) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_FCW_0               ,0x00e149a0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_FCW_NOM_1           ,0x00e149a4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_FCW_NOM_0           ,0x00e149a8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_FCW_SCL_NUM         ,0x00e149ac) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_FCW_SCL_DEN         ,0x00e149b0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_BAUD_RATE           ,0x00e149b4) /* [RO][32] Internal Upstream Baud Rate Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_RF_OFST_SCL         ,0x00e149b8) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_RF_OFST_AVG         ,0x00e149bc) /* [RO][32] Internal Upstream RF Offset Average Adjustment Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_RF1_OFST_ADJ_1      ,0x00e149c0) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_RF1_OFST_ADJ_0      ,0x00e149c4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_RF2_OFST_ADJ_1      ,0x00e149c8) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_RF2_OFST_ADJ_0      ,0x00e149cc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_NUM_1           ,0x00e149d0) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_NUM_0           ,0x00e149d4) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_DEN             ,0x00e149d8) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e149dc) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e149e0) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_SNP_1     ,0x00e149e4) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_SNP_0     ,0x00e149e8) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_PRE_1     ,0x00e149ec) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_PRE_0     ,0x00e149f0) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_ACT_1     ,0x00e149f4) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_ACT_0     ,0x00e149f8) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_NEW_1     ,0x00e149fc) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_NEW_0     ,0x00e14a00) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_1         ,0x00e14a04) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_0         ,0x00e14a08) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_PHASE_INFO      ,0x00e14a0c) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_FMT2    ,0x00e14a10) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_NUM2    ,0x00e14a14) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_DEN2    ,0x00e14a18) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_FMT     ,0x00e14a1c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_NUM     ,0x00e14a20) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_DEN     ,0x00e14a24) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_NEW     ,0x00e14a28) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_PRE     ,0x00e14a2c) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e14a30) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e14a34) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e14a38) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_NCO_MU_FINE         ,0x00e14a3c) /* [RO][32] Internal Upstream CG NCO Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_00          ,0x00e14a40) /* [RO][32] Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_01          ,0x00e14a44) /* [RO][32] Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_02          ,0x00e14a48) /* [RO][32] Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_03          ,0x00e14a4c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_04          ,0x00e14a50) /* [RO][32] Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_05          ,0x00e14a54) /* [RO][32] Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_06          ,0x00e14a58) /* [RO][32] Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_07          ,0x00e14a5c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_08          ,0x00e14a60) /* [RO][32] Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_09          ,0x00e14a64) /* [RO][32] Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_10          ,0x00e14a68) /* [RO][32] Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_11          ,0x00e14a6c) /* [RO][32] Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_12          ,0x00e14a70) /* [RO][32] Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_13          ,0x00e14a74) /* [RO][32] Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_14          ,0x00e14a78) /* [RO][32] Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_15          ,0x00e14a7c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_16          ,0x00e14a80) /* [RO][32] Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_17          ,0x00e14a84) /* [RO][32] Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_18          ,0x00e14a88) /* [RO][32] Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_19          ,0x00e14a8c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_20          ,0x00e14a90) /* [RO][32] Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_21          ,0x00e14a94) /* [RO][32] Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_22          ,0x00e14a98) /* [RO][32] Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PREQ_COEFF_23          ,0x00e14a9c) /* [RO][32] Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_00          ,0x00e14aa0) /* [RO][32] Internal PCC Input Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_01          ,0x00e14aa4) /* [RO][32] Internal PCC Input Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_02          ,0x00e14aa8) /* [RO][32] Internal PCC Input Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_03          ,0x00e14aac) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_04          ,0x00e14ab0) /* [RO][32] Internal PCC Input Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_05          ,0x00e14ab4) /* [RO][32] Internal PCC Input Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_06          ,0x00e14ab8) /* [RO][32] Internal PCC Input Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_07          ,0x00e14abc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_08          ,0x00e14ac0) /* [RO][32] Internal PCC Input Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_09          ,0x00e14ac4) /* [RO][32] Internal PCC Input Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_10          ,0x00e14ac8) /* [RO][32] Internal PCC Input Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_11          ,0x00e14acc) /* [RO][32] Internal PCC Input Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_12          ,0x00e14ad0) /* [RO][32] Internal PCC Input Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_13          ,0x00e14ad4) /* [RO][32] Internal PCC Input Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_14          ,0x00e14ad8) /* [RO][32] Internal PCC Input Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_15          ,0x00e14adc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_16          ,0x00e14ae0) /* [RO][32] Internal PCC Input Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_17          ,0x00e14ae4) /* [RO][32] Internal PCC Input Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_18          ,0x00e14ae8) /* [RO][32] Internal PCC Input Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_19          ,0x00e14aec) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_20          ,0x00e14af0) /* [RO][32] Internal PCC Input Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_21          ,0x00e14af4) /* [RO][32] Internal PCC Input Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_22          ,0x00e14af8) /* [RO][32] Internal PCC Input Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCI_COEFF_23          ,0x00e14afc) /* [RO][32] Internal PCC Input Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_00          ,0x00e14b00) /* [RO][32] Internal PCC Output Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_01          ,0x00e14b04) /* [RO][32] Internal PCC Output Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_02          ,0x00e14b08) /* [RO][32] Internal PCC Output Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_03          ,0x00e14b0c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_04          ,0x00e14b10) /* [RO][32] Internal PCC Output Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_05          ,0x00e14b14) /* [RO][32] Internal PCC Output Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_06          ,0x00e14b18) /* [RO][32] Internal PCC Output Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_07          ,0x00e14b1c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_08          ,0x00e14b20) /* [RO][32] Internal PCC Output Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_09          ,0x00e14b24) /* [RO][32] Internal PCC Output Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_10          ,0x00e14b28) /* [RO][32] Internal PCC Output Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_11          ,0x00e14b2c) /* [RO][32] Internal PCC Output Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_12          ,0x00e14b30) /* [RO][32] Internal PCC Output Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_13          ,0x00e14b34) /* [RO][32] Internal PCC Output Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_14          ,0x00e14b38) /* [RO][32] Internal PCC Output Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_15          ,0x00e14b3c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_16          ,0x00e14b40) /* [RO][32] Internal PCC Output Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_17          ,0x00e14b44) /* [RO][32] Internal PCC Output Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_18          ,0x00e14b48) /* [RO][32] Internal PCC Output Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_19          ,0x00e14b4c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_20          ,0x00e14b50) /* [RO][32] Internal PCC Output Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_21          ,0x00e14b54) /* [RO][32] Internal PCC Output Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_22          ,0x00e14b58) /* [RO][32] Internal PCC Output Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_PCCO_COEFF_23          ,0x00e14b5c) /* [RO][32] Internal PCC Output Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_MOD_MISC               ,0x00e14b60) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_MOD_NOM_RF1_FCW        ,0x00e14b64) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_MOD_NOM_RF2_FCW        ,0x00e14b68) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e14b6c) /* [RO][32] Internal Clkgen Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e14b70) /* [RO][32] Internal Clkgen Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_MOD_ADJ_RF1_FCW        ,0x00e14b74) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_MOD_ADJ_RF2_FCW        ,0x00e14b78) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_MOD_GAIN               ,0x00e14b7c) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CLIP                       ,0x00e14b88) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_MOD_SCL_CLIP_CNT           ,0x00e14b8c) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_SMPL_2X_CNT                ,0x00e14b90) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_BAUD_CNT                   ,0x00e14b94) /* [RO][32] CLK_BAUD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_SYM_CNT                    ,0x00e14b98) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_BRST_CNT                   ,0x00e14b9c) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_TX_NOW_CNT                 ,0x00e14ba0) /* [RO][32] Transmit Now Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_TX_NOW_ACK_CNT             ,0x00e14ba4) /* [RO][32] Transmit Now Acknowledgement Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_INT_RST                    ,0x00e14ba8) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_TC_DIN_I_Q_CRC             ,0x00e14bac) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_CTRL_CRC                ,0x00e14bb0) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_FCW_CRC_1               ,0x00e14bb4) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_FCW_CRC_0               ,0x00e14bb8) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_LOCK_CRC_1              ,0x00e14bbc) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_LOCK_CRC_0              ,0x00e14bc0) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_OFST_CRC_1              ,0x00e14bc4) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_OFST_CRC_0              ,0x00e14bc8) /* [RO][32] Clock Generator OFST CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_NCO_CRC_1               ,0x00e14bcc) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_NCO_CRC_0               ,0x00e14bd0) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_DIV_MU_CRC              ,0x00e14bd4) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_BAUD_CRC_1              ,0x00e14bd8) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_CG_BAUD_CRC_0              ,0x00e14bdc) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_PREQ_CRC                   ,0x00e14be0) /* [RO][32] Pre-Equalizer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_BASEBAND_DATA_CRC          ,0x00e14be4) /* [RO][32] Baseband Data CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_MOD_FILT1_I_Q_CRC          ,0x00e14be8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_MOD_VID_I_Q_CRC            ,0x00e14bec) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_MOD_FILT2_I_Q_CRC          ,0x00e14bf0) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_MOD_COS_SIN_CRC            ,0x00e14bf4) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_MOD_MIX_CRC                ,0x00e14bf8) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE2_MOD_SCL_CRC                ,0x00e14bfc) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_BYP                    ,0x00e14c1c) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_ADD_SYM_DEL_PRE_SD     ,0x00e14c20) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_IMP               ,0x00e14cb0) /* [RO][32] Internal Pre-Equalizer Impulse Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_MISC                ,0x00e14d98) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_FCW_1               ,0x00e14d9c) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_FCW_0               ,0x00e14da0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_FCW_NOM_1           ,0x00e14da4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_FCW_NOM_0           ,0x00e14da8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_FCW_SCL_NUM         ,0x00e14dac) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_FCW_SCL_DEN         ,0x00e14db0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_BAUD_RATE           ,0x00e14db4) /* [RO][32] Internal Upstream Baud Rate Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_RF_OFST_SCL         ,0x00e14db8) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_RF_OFST_AVG         ,0x00e14dbc) /* [RO][32] Internal Upstream RF Offset Average Adjustment Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_RF1_OFST_ADJ_1      ,0x00e14dc0) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_RF1_OFST_ADJ_0      ,0x00e14dc4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_RF2_OFST_ADJ_1      ,0x00e14dc8) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_RF2_OFST_ADJ_0      ,0x00e14dcc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_NUM_1           ,0x00e14dd0) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_NUM_0           ,0x00e14dd4) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_DEN             ,0x00e14dd8) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e14ddc) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e14de0) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_SNP_1     ,0x00e14de4) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_SNP_0     ,0x00e14de8) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_PRE_1     ,0x00e14dec) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_PRE_0     ,0x00e14df0) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_ACT_1     ,0x00e14df4) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_ACT_0     ,0x00e14df8) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_NEW_1     ,0x00e14dfc) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_NEW_0     ,0x00e14e00) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_1         ,0x00e14e04) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_0         ,0x00e14e08) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_PHASE_INFO      ,0x00e14e0c) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_FMT2    ,0x00e14e10) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_NUM2    ,0x00e14e14) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_DEN2    ,0x00e14e18) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_FMT     ,0x00e14e1c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_NUM     ,0x00e14e20) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_DEN     ,0x00e14e24) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_NEW     ,0x00e14e28) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_PRE     ,0x00e14e2c) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e14e30) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e14e34) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e14e38) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_NCO_MU_FINE         ,0x00e14e3c) /* [RO][32] Internal Upstream CG NCO Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_00          ,0x00e14e40) /* [RO][32] Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_01          ,0x00e14e44) /* [RO][32] Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_02          ,0x00e14e48) /* [RO][32] Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_03          ,0x00e14e4c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_04          ,0x00e14e50) /* [RO][32] Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_05          ,0x00e14e54) /* [RO][32] Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_06          ,0x00e14e58) /* [RO][32] Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_07          ,0x00e14e5c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_08          ,0x00e14e60) /* [RO][32] Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_09          ,0x00e14e64) /* [RO][32] Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_10          ,0x00e14e68) /* [RO][32] Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_11          ,0x00e14e6c) /* [RO][32] Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_12          ,0x00e14e70) /* [RO][32] Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_13          ,0x00e14e74) /* [RO][32] Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_14          ,0x00e14e78) /* [RO][32] Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_15          ,0x00e14e7c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_16          ,0x00e14e80) /* [RO][32] Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_17          ,0x00e14e84) /* [RO][32] Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_18          ,0x00e14e88) /* [RO][32] Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_19          ,0x00e14e8c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_20          ,0x00e14e90) /* [RO][32] Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_21          ,0x00e14e94) /* [RO][32] Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_22          ,0x00e14e98) /* [RO][32] Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PREQ_COEFF_23          ,0x00e14e9c) /* [RO][32] Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_00          ,0x00e14ea0) /* [RO][32] Internal PCC Input Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_01          ,0x00e14ea4) /* [RO][32] Internal PCC Input Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_02          ,0x00e14ea8) /* [RO][32] Internal PCC Input Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_03          ,0x00e14eac) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_04          ,0x00e14eb0) /* [RO][32] Internal PCC Input Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_05          ,0x00e14eb4) /* [RO][32] Internal PCC Input Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_06          ,0x00e14eb8) /* [RO][32] Internal PCC Input Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_07          ,0x00e14ebc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_08          ,0x00e14ec0) /* [RO][32] Internal PCC Input Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_09          ,0x00e14ec4) /* [RO][32] Internal PCC Input Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_10          ,0x00e14ec8) /* [RO][32] Internal PCC Input Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_11          ,0x00e14ecc) /* [RO][32] Internal PCC Input Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_12          ,0x00e14ed0) /* [RO][32] Internal PCC Input Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_13          ,0x00e14ed4) /* [RO][32] Internal PCC Input Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_14          ,0x00e14ed8) /* [RO][32] Internal PCC Input Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_15          ,0x00e14edc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_16          ,0x00e14ee0) /* [RO][32] Internal PCC Input Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_17          ,0x00e14ee4) /* [RO][32] Internal PCC Input Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_18          ,0x00e14ee8) /* [RO][32] Internal PCC Input Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_19          ,0x00e14eec) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_20          ,0x00e14ef0) /* [RO][32] Internal PCC Input Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_21          ,0x00e14ef4) /* [RO][32] Internal PCC Input Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_22          ,0x00e14ef8) /* [RO][32] Internal PCC Input Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCI_COEFF_23          ,0x00e14efc) /* [RO][32] Internal PCC Input Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_00          ,0x00e14f00) /* [RO][32] Internal PCC Output Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_01          ,0x00e14f04) /* [RO][32] Internal PCC Output Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_02          ,0x00e14f08) /* [RO][32] Internal PCC Output Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_03          ,0x00e14f0c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_04          ,0x00e14f10) /* [RO][32] Internal PCC Output Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_05          ,0x00e14f14) /* [RO][32] Internal PCC Output Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_06          ,0x00e14f18) /* [RO][32] Internal PCC Output Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_07          ,0x00e14f1c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_08          ,0x00e14f20) /* [RO][32] Internal PCC Output Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_09          ,0x00e14f24) /* [RO][32] Internal PCC Output Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_10          ,0x00e14f28) /* [RO][32] Internal PCC Output Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_11          ,0x00e14f2c) /* [RO][32] Internal PCC Output Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_12          ,0x00e14f30) /* [RO][32] Internal PCC Output Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_13          ,0x00e14f34) /* [RO][32] Internal PCC Output Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_14          ,0x00e14f38) /* [RO][32] Internal PCC Output Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_15          ,0x00e14f3c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_16          ,0x00e14f40) /* [RO][32] Internal PCC Output Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_17          ,0x00e14f44) /* [RO][32] Internal PCC Output Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_18          ,0x00e14f48) /* [RO][32] Internal PCC Output Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_19          ,0x00e14f4c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_20          ,0x00e14f50) /* [RO][32] Internal PCC Output Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_21          ,0x00e14f54) /* [RO][32] Internal PCC Output Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_22          ,0x00e14f58) /* [RO][32] Internal PCC Output Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_PCCO_COEFF_23          ,0x00e14f5c) /* [RO][32] Internal PCC Output Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_MOD_MISC               ,0x00e14f60) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_MOD_NOM_RF1_FCW        ,0x00e14f64) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_MOD_NOM_RF2_FCW        ,0x00e14f68) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e14f6c) /* [RO][32] Internal Clkgen Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e14f70) /* [RO][32] Internal Clkgen Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_MOD_ADJ_RF1_FCW        ,0x00e14f74) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_MOD_ADJ_RF2_FCW        ,0x00e14f78) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_MOD_GAIN               ,0x00e14f7c) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CLIP                       ,0x00e14f88) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_MOD_SCL_CLIP_CNT           ,0x00e14f8c) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_SMPL_2X_CNT                ,0x00e14f90) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_BAUD_CNT                   ,0x00e14f94) /* [RO][32] CLK_BAUD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_SYM_CNT                    ,0x00e14f98) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_BRST_CNT                   ,0x00e14f9c) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_TX_NOW_CNT                 ,0x00e14fa0) /* [RO][32] Transmit Now Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_TX_NOW_ACK_CNT             ,0x00e14fa4) /* [RO][32] Transmit Now Acknowledgement Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_INT_RST                    ,0x00e14fa8) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_TC_DIN_I_Q_CRC             ,0x00e14fac) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_CTRL_CRC                ,0x00e14fb0) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_FCW_CRC_1               ,0x00e14fb4) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_FCW_CRC_0               ,0x00e14fb8) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_LOCK_CRC_1              ,0x00e14fbc) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_LOCK_CRC_0              ,0x00e14fc0) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_OFST_CRC_1              ,0x00e14fc4) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_OFST_CRC_0              ,0x00e14fc8) /* [RO][32] Clock Generator OFST CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_NCO_CRC_1               ,0x00e14fcc) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_NCO_CRC_0               ,0x00e14fd0) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_DIV_MU_CRC              ,0x00e14fd4) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_BAUD_CRC_1              ,0x00e14fd8) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_CG_BAUD_CRC_0              ,0x00e14fdc) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_PREQ_CRC                   ,0x00e14fe0) /* [RO][32] Pre-Equalizer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_BASEBAND_DATA_CRC          ,0x00e14fe4) /* [RO][32] Baseband Data CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_MOD_FILT1_I_Q_CRC          ,0x00e14fe8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_MOD_VID_I_Q_CRC            ,0x00e14fec) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_MOD_FILT2_I_Q_CRC          ,0x00e14ff0) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_MOD_COS_SIN_CRC            ,0x00e14ff4) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_MOD_MIX_CRC                ,0x00e14ff8) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE3_MOD_SCL_CRC                ,0x00e14ffc) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_BYP                    ,0x00e1501c) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_ADD_SYM_DEL_PRE_SD     ,0x00e15020) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_IMP               ,0x00e150b0) /* [RO][32] Internal Pre-Equalizer Impulse Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_MISC                ,0x00e15198) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_FCW_1               ,0x00e1519c) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_FCW_0               ,0x00e151a0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_FCW_NOM_1           ,0x00e151a4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_FCW_NOM_0           ,0x00e151a8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_FCW_SCL_NUM         ,0x00e151ac) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_FCW_SCL_DEN         ,0x00e151b0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_BAUD_RATE           ,0x00e151b4) /* [RO][32] Internal Upstream Baud Rate Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_RF_OFST_SCL         ,0x00e151b8) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_RF_OFST_AVG         ,0x00e151bc) /* [RO][32] Internal Upstream RF Offset Average Adjustment Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_RF1_OFST_ADJ_1      ,0x00e151c0) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_RF1_OFST_ADJ_0      ,0x00e151c4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_RF2_OFST_ADJ_1      ,0x00e151c8) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_RF2_OFST_ADJ_0      ,0x00e151cc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_NUM_1           ,0x00e151d0) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_NUM_0           ,0x00e151d4) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_DEN             ,0x00e151d8) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e151dc) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e151e0) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_SNP_1     ,0x00e151e4) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_SNP_0     ,0x00e151e8) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_PRE_1     ,0x00e151ec) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_PRE_0     ,0x00e151f0) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_ACT_1     ,0x00e151f4) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_ACT_0     ,0x00e151f8) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_NEW_1     ,0x00e151fc) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_NEW_0     ,0x00e15200) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_1         ,0x00e15204) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_0         ,0x00e15208) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_PHASE_INFO      ,0x00e1520c) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_FMT2    ,0x00e15210) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_NUM2    ,0x00e15214) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_DEN2    ,0x00e15218) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_FMT     ,0x00e1521c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_NUM     ,0x00e15220) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_DEN     ,0x00e15224) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_NEW     ,0x00e15228) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_PRE     ,0x00e1522c) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e15230) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e15234) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e15238) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_NCO_MU_FINE         ,0x00e1523c) /* [RO][32] Internal Upstream CG NCO Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_00          ,0x00e15240) /* [RO][32] Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_01          ,0x00e15244) /* [RO][32] Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_02          ,0x00e15248) /* [RO][32] Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_03          ,0x00e1524c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_04          ,0x00e15250) /* [RO][32] Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_05          ,0x00e15254) /* [RO][32] Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_06          ,0x00e15258) /* [RO][32] Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_07          ,0x00e1525c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_08          ,0x00e15260) /* [RO][32] Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_09          ,0x00e15264) /* [RO][32] Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_10          ,0x00e15268) /* [RO][32] Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_11          ,0x00e1526c) /* [RO][32] Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_12          ,0x00e15270) /* [RO][32] Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_13          ,0x00e15274) /* [RO][32] Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_14          ,0x00e15278) /* [RO][32] Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_15          ,0x00e1527c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_16          ,0x00e15280) /* [RO][32] Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_17          ,0x00e15284) /* [RO][32] Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_18          ,0x00e15288) /* [RO][32] Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_19          ,0x00e1528c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_20          ,0x00e15290) /* [RO][32] Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_21          ,0x00e15294) /* [RO][32] Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_22          ,0x00e15298) /* [RO][32] Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PREQ_COEFF_23          ,0x00e1529c) /* [RO][32] Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_00          ,0x00e152a0) /* [RO][32] Internal PCC Input Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_01          ,0x00e152a4) /* [RO][32] Internal PCC Input Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_02          ,0x00e152a8) /* [RO][32] Internal PCC Input Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_03          ,0x00e152ac) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_04          ,0x00e152b0) /* [RO][32] Internal PCC Input Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_05          ,0x00e152b4) /* [RO][32] Internal PCC Input Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_06          ,0x00e152b8) /* [RO][32] Internal PCC Input Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_07          ,0x00e152bc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_08          ,0x00e152c0) /* [RO][32] Internal PCC Input Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_09          ,0x00e152c4) /* [RO][32] Internal PCC Input Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_10          ,0x00e152c8) /* [RO][32] Internal PCC Input Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_11          ,0x00e152cc) /* [RO][32] Internal PCC Input Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_12          ,0x00e152d0) /* [RO][32] Internal PCC Input Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_13          ,0x00e152d4) /* [RO][32] Internal PCC Input Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_14          ,0x00e152d8) /* [RO][32] Internal PCC Input Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_15          ,0x00e152dc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_16          ,0x00e152e0) /* [RO][32] Internal PCC Input Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_17          ,0x00e152e4) /* [RO][32] Internal PCC Input Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_18          ,0x00e152e8) /* [RO][32] Internal PCC Input Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_19          ,0x00e152ec) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_20          ,0x00e152f0) /* [RO][32] Internal PCC Input Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_21          ,0x00e152f4) /* [RO][32] Internal PCC Input Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_22          ,0x00e152f8) /* [RO][32] Internal PCC Input Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCI_COEFF_23          ,0x00e152fc) /* [RO][32] Internal PCC Input Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_00          ,0x00e15300) /* [RO][32] Internal PCC Output Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_01          ,0x00e15304) /* [RO][32] Internal PCC Output Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_02          ,0x00e15308) /* [RO][32] Internal PCC Output Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_03          ,0x00e1530c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_04          ,0x00e15310) /* [RO][32] Internal PCC Output Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_05          ,0x00e15314) /* [RO][32] Internal PCC Output Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_06          ,0x00e15318) /* [RO][32] Internal PCC Output Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_07          ,0x00e1531c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_08          ,0x00e15320) /* [RO][32] Internal PCC Output Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_09          ,0x00e15324) /* [RO][32] Internal PCC Output Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_10          ,0x00e15328) /* [RO][32] Internal PCC Output Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_11          ,0x00e1532c) /* [RO][32] Internal PCC Output Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_12          ,0x00e15330) /* [RO][32] Internal PCC Output Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_13          ,0x00e15334) /* [RO][32] Internal PCC Output Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_14          ,0x00e15338) /* [RO][32] Internal PCC Output Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_15          ,0x00e1533c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_16          ,0x00e15340) /* [RO][32] Internal PCC Output Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_17          ,0x00e15344) /* [RO][32] Internal PCC Output Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_18          ,0x00e15348) /* [RO][32] Internal PCC Output Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_19          ,0x00e1534c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_20          ,0x00e15350) /* [RO][32] Internal PCC Output Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_21          ,0x00e15354) /* [RO][32] Internal PCC Output Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_22          ,0x00e15358) /* [RO][32] Internal PCC Output Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_PCCO_COEFF_23          ,0x00e1535c) /* [RO][32] Internal PCC Output Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_MOD_MISC               ,0x00e15360) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_MOD_NOM_RF1_FCW        ,0x00e15364) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_MOD_NOM_RF2_FCW        ,0x00e15368) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e1536c) /* [RO][32] Internal Clkgen Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e15370) /* [RO][32] Internal Clkgen Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_MOD_ADJ_RF1_FCW        ,0x00e15374) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_MOD_ADJ_RF2_FCW        ,0x00e15378) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_MOD_GAIN               ,0x00e1537c) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CLIP                       ,0x00e15388) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_MOD_SCL_CLIP_CNT           ,0x00e1538c) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_SMPL_2X_CNT                ,0x00e15390) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_BAUD_CNT                   ,0x00e15394) /* [RO][32] CLK_BAUD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_SYM_CNT                    ,0x00e15398) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_BRST_CNT                   ,0x00e1539c) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_TX_NOW_CNT                 ,0x00e153a0) /* [RO][32] Transmit Now Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_TX_NOW_ACK_CNT             ,0x00e153a4) /* [RO][32] Transmit Now Acknowledgement Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_INT_RST                    ,0x00e153a8) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_TC_DIN_I_Q_CRC             ,0x00e153ac) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_CTRL_CRC                ,0x00e153b0) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_FCW_CRC_1               ,0x00e153b4) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_FCW_CRC_0               ,0x00e153b8) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_LOCK_CRC_1              ,0x00e153bc) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_LOCK_CRC_0              ,0x00e153c0) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_OFST_CRC_1              ,0x00e153c4) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_OFST_CRC_0              ,0x00e153c8) /* [RO][32] Clock Generator OFST CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_NCO_CRC_1               ,0x00e153cc) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_NCO_CRC_0               ,0x00e153d0) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_DIV_MU_CRC              ,0x00e153d4) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_BAUD_CRC_1              ,0x00e153d8) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_CG_BAUD_CRC_0              ,0x00e153dc) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_PREQ_CRC                   ,0x00e153e0) /* [RO][32] Pre-Equalizer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_BASEBAND_DATA_CRC          ,0x00e153e4) /* [RO][32] Baseband Data CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_MOD_FILT1_I_Q_CRC          ,0x00e153e8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_MOD_VID_I_Q_CRC            ,0x00e153ec) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_MOD_FILT2_I_Q_CRC          ,0x00e153f0) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_MOD_COS_SIN_CRC            ,0x00e153f4) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_MOD_MIX_CRC                ,0x00e153f8) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE4_MOD_SCL_CRC                ,0x00e153fc) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_BYP                    ,0x00e1541c) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_ADD_SYM_DEL_PRE_SD     ,0x00e15420) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_IMP               ,0x00e154b0) /* [RO][32] Internal Pre-Equalizer Impulse Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_MISC                ,0x00e15598) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_FCW_1               ,0x00e1559c) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_FCW_0               ,0x00e155a0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_FCW_NOM_1           ,0x00e155a4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_FCW_NOM_0           ,0x00e155a8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_FCW_SCL_NUM         ,0x00e155ac) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_FCW_SCL_DEN         ,0x00e155b0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_BAUD_RATE           ,0x00e155b4) /* [RO][32] Internal Upstream Baud Rate Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_RF_OFST_SCL         ,0x00e155b8) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_RF_OFST_AVG         ,0x00e155bc) /* [RO][32] Internal Upstream RF Offset Average Adjustment Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_RF1_OFST_ADJ_1      ,0x00e155c0) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_RF1_OFST_ADJ_0      ,0x00e155c4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_RF2_OFST_ADJ_1      ,0x00e155c8) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_RF2_OFST_ADJ_0      ,0x00e155cc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_NUM_1           ,0x00e155d0) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_NUM_0           ,0x00e155d4) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_DEN             ,0x00e155d8) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e155dc) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e155e0) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_SNP_1     ,0x00e155e4) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_SNP_0     ,0x00e155e8) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_PRE_1     ,0x00e155ec) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_PRE_0     ,0x00e155f0) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_ACT_1     ,0x00e155f4) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_ACT_0     ,0x00e155f8) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_NEW_1     ,0x00e155fc) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_NEW_0     ,0x00e15600) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_1         ,0x00e15604) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_0         ,0x00e15608) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_PHASE_INFO      ,0x00e1560c) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_FMT2    ,0x00e15610) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_NUM2    ,0x00e15614) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_DEN2    ,0x00e15618) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_FMT     ,0x00e1561c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_NUM     ,0x00e15620) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_DEN     ,0x00e15624) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_NEW     ,0x00e15628) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_PRE     ,0x00e1562c) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e15630) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e15634) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e15638) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_NCO_MU_FINE         ,0x00e1563c) /* [RO][32] Internal Upstream CG NCO Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_00          ,0x00e15640) /* [RO][32] Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_01          ,0x00e15644) /* [RO][32] Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_02          ,0x00e15648) /* [RO][32] Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_03          ,0x00e1564c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_04          ,0x00e15650) /* [RO][32] Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_05          ,0x00e15654) /* [RO][32] Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_06          ,0x00e15658) /* [RO][32] Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_07          ,0x00e1565c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_08          ,0x00e15660) /* [RO][32] Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_09          ,0x00e15664) /* [RO][32] Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_10          ,0x00e15668) /* [RO][32] Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_11          ,0x00e1566c) /* [RO][32] Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_12          ,0x00e15670) /* [RO][32] Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_13          ,0x00e15674) /* [RO][32] Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_14          ,0x00e15678) /* [RO][32] Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_15          ,0x00e1567c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_16          ,0x00e15680) /* [RO][32] Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_17          ,0x00e15684) /* [RO][32] Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_18          ,0x00e15688) /* [RO][32] Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_19          ,0x00e1568c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_20          ,0x00e15690) /* [RO][32] Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_21          ,0x00e15694) /* [RO][32] Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_22          ,0x00e15698) /* [RO][32] Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PREQ_COEFF_23          ,0x00e1569c) /* [RO][32] Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_00          ,0x00e156a0) /* [RO][32] Internal PCC Input Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_01          ,0x00e156a4) /* [RO][32] Internal PCC Input Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_02          ,0x00e156a8) /* [RO][32] Internal PCC Input Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_03          ,0x00e156ac) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_04          ,0x00e156b0) /* [RO][32] Internal PCC Input Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_05          ,0x00e156b4) /* [RO][32] Internal PCC Input Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_06          ,0x00e156b8) /* [RO][32] Internal PCC Input Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_07          ,0x00e156bc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_08          ,0x00e156c0) /* [RO][32] Internal PCC Input Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_09          ,0x00e156c4) /* [RO][32] Internal PCC Input Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_10          ,0x00e156c8) /* [RO][32] Internal PCC Input Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_11          ,0x00e156cc) /* [RO][32] Internal PCC Input Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_12          ,0x00e156d0) /* [RO][32] Internal PCC Input Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_13          ,0x00e156d4) /* [RO][32] Internal PCC Input Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_14          ,0x00e156d8) /* [RO][32] Internal PCC Input Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_15          ,0x00e156dc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_16          ,0x00e156e0) /* [RO][32] Internal PCC Input Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_17          ,0x00e156e4) /* [RO][32] Internal PCC Input Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_18          ,0x00e156e8) /* [RO][32] Internal PCC Input Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_19          ,0x00e156ec) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_20          ,0x00e156f0) /* [RO][32] Internal PCC Input Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_21          ,0x00e156f4) /* [RO][32] Internal PCC Input Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_22          ,0x00e156f8) /* [RO][32] Internal PCC Input Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCI_COEFF_23          ,0x00e156fc) /* [RO][32] Internal PCC Input Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_00          ,0x00e15700) /* [RO][32] Internal PCC Output Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_01          ,0x00e15704) /* [RO][32] Internal PCC Output Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_02          ,0x00e15708) /* [RO][32] Internal PCC Output Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_03          ,0x00e1570c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_04          ,0x00e15710) /* [RO][32] Internal PCC Output Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_05          ,0x00e15714) /* [RO][32] Internal PCC Output Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_06          ,0x00e15718) /* [RO][32] Internal PCC Output Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_07          ,0x00e1571c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_08          ,0x00e15720) /* [RO][32] Internal PCC Output Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_09          ,0x00e15724) /* [RO][32] Internal PCC Output Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_10          ,0x00e15728) /* [RO][32] Internal PCC Output Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_11          ,0x00e1572c) /* [RO][32] Internal PCC Output Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_12          ,0x00e15730) /* [RO][32] Internal PCC Output Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_13          ,0x00e15734) /* [RO][32] Internal PCC Output Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_14          ,0x00e15738) /* [RO][32] Internal PCC Output Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_15          ,0x00e1573c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_16          ,0x00e15740) /* [RO][32] Internal PCC Output Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_17          ,0x00e15744) /* [RO][32] Internal PCC Output Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_18          ,0x00e15748) /* [RO][32] Internal PCC Output Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_19          ,0x00e1574c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_20          ,0x00e15750) /* [RO][32] Internal PCC Output Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_21          ,0x00e15754) /* [RO][32] Internal PCC Output Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_22          ,0x00e15758) /* [RO][32] Internal PCC Output Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_PCCO_COEFF_23          ,0x00e1575c) /* [RO][32] Internal PCC Output Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_MOD_MISC               ,0x00e15760) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_MOD_NOM_RF1_FCW        ,0x00e15764) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_MOD_NOM_RF2_FCW        ,0x00e15768) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e1576c) /* [RO][32] Internal Clkgen Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e15770) /* [RO][32] Internal Clkgen Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_MOD_ADJ_RF1_FCW        ,0x00e15774) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_MOD_ADJ_RF2_FCW        ,0x00e15778) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_MOD_GAIN               ,0x00e1577c) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CLIP                       ,0x00e15788) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_MOD_SCL_CLIP_CNT           ,0x00e1578c) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_SMPL_2X_CNT                ,0x00e15790) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_BAUD_CNT                   ,0x00e15794) /* [RO][32] CLK_BAUD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_SYM_CNT                    ,0x00e15798) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_BRST_CNT                   ,0x00e1579c) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_TX_NOW_CNT                 ,0x00e157a0) /* [RO][32] Transmit Now Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_TX_NOW_ACK_CNT             ,0x00e157a4) /* [RO][32] Transmit Now Acknowledgement Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_INT_RST                    ,0x00e157a8) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_TC_DIN_I_Q_CRC             ,0x00e157ac) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_CTRL_CRC                ,0x00e157b0) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_FCW_CRC_1               ,0x00e157b4) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_FCW_CRC_0               ,0x00e157b8) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_LOCK_CRC_1              ,0x00e157bc) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_LOCK_CRC_0              ,0x00e157c0) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_OFST_CRC_1              ,0x00e157c4) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_OFST_CRC_0              ,0x00e157c8) /* [RO][32] Clock Generator OFST CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_NCO_CRC_1               ,0x00e157cc) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_NCO_CRC_0               ,0x00e157d0) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_DIV_MU_CRC              ,0x00e157d4) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_BAUD_CRC_1              ,0x00e157d8) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_CG_BAUD_CRC_0              ,0x00e157dc) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_PREQ_CRC                   ,0x00e157e0) /* [RO][32] Pre-Equalizer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_BASEBAND_DATA_CRC          ,0x00e157e4) /* [RO][32] Baseband Data CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_MOD_FILT1_I_Q_CRC          ,0x00e157e8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_MOD_VID_I_Q_CRC            ,0x00e157ec) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_MOD_FILT2_I_Q_CRC          ,0x00e157f0) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_MOD_COS_SIN_CRC            ,0x00e157f4) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_MOD_MIX_CRC                ,0x00e157f8) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE5_MOD_SCL_CRC                ,0x00e157fc) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_BYP                    ,0x00e1581c) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_ADD_SYM_DEL_PRE_SD     ,0x00e15820) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_IMP               ,0x00e158b0) /* [RO][32] Internal Pre-Equalizer Impulse Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_MISC                ,0x00e15998) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_FCW_1               ,0x00e1599c) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_FCW_0               ,0x00e159a0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_FCW_NOM_1           ,0x00e159a4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_FCW_NOM_0           ,0x00e159a8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_FCW_SCL_NUM         ,0x00e159ac) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_FCW_SCL_DEN         ,0x00e159b0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_BAUD_RATE           ,0x00e159b4) /* [RO][32] Internal Upstream Baud Rate Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_RF_OFST_SCL         ,0x00e159b8) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_RF_OFST_AVG         ,0x00e159bc) /* [RO][32] Internal Upstream RF Offset Average Adjustment Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_RF1_OFST_ADJ_1      ,0x00e159c0) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_RF1_OFST_ADJ_0      ,0x00e159c4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_RF2_OFST_ADJ_1      ,0x00e159c8) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_RF2_OFST_ADJ_0      ,0x00e159cc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_NUM_1           ,0x00e159d0) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_NUM_0           ,0x00e159d4) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_DEN             ,0x00e159d8) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e159dc) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e159e0) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_SNP_1     ,0x00e159e4) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_SNP_0     ,0x00e159e8) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_PRE_1     ,0x00e159ec) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_PRE_0     ,0x00e159f0) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_ACT_1     ,0x00e159f4) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_ACT_0     ,0x00e159f8) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_NEW_1     ,0x00e159fc) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_NEW_0     ,0x00e15a00) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_1         ,0x00e15a04) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_0         ,0x00e15a08) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_PHASE_INFO      ,0x00e15a0c) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_FMT2    ,0x00e15a10) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_NUM2    ,0x00e15a14) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_DEN2    ,0x00e15a18) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_FMT     ,0x00e15a1c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_NUM     ,0x00e15a20) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_DEN     ,0x00e15a24) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_NEW     ,0x00e15a28) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_PRE     ,0x00e15a2c) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e15a30) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e15a34) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e15a38) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_NCO_MU_FINE         ,0x00e15a3c) /* [RO][32] Internal Upstream CG NCO Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_00          ,0x00e15a40) /* [RO][32] Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_01          ,0x00e15a44) /* [RO][32] Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_02          ,0x00e15a48) /* [RO][32] Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_03          ,0x00e15a4c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_04          ,0x00e15a50) /* [RO][32] Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_05          ,0x00e15a54) /* [RO][32] Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_06          ,0x00e15a58) /* [RO][32] Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_07          ,0x00e15a5c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_08          ,0x00e15a60) /* [RO][32] Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_09          ,0x00e15a64) /* [RO][32] Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_10          ,0x00e15a68) /* [RO][32] Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_11          ,0x00e15a6c) /* [RO][32] Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_12          ,0x00e15a70) /* [RO][32] Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_13          ,0x00e15a74) /* [RO][32] Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_14          ,0x00e15a78) /* [RO][32] Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_15          ,0x00e15a7c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_16          ,0x00e15a80) /* [RO][32] Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_17          ,0x00e15a84) /* [RO][32] Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_18          ,0x00e15a88) /* [RO][32] Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_19          ,0x00e15a8c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_20          ,0x00e15a90) /* [RO][32] Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_21          ,0x00e15a94) /* [RO][32] Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_22          ,0x00e15a98) /* [RO][32] Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PREQ_COEFF_23          ,0x00e15a9c) /* [RO][32] Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_00          ,0x00e15aa0) /* [RO][32] Internal PCC Input Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_01          ,0x00e15aa4) /* [RO][32] Internal PCC Input Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_02          ,0x00e15aa8) /* [RO][32] Internal PCC Input Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_03          ,0x00e15aac) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_04          ,0x00e15ab0) /* [RO][32] Internal PCC Input Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_05          ,0x00e15ab4) /* [RO][32] Internal PCC Input Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_06          ,0x00e15ab8) /* [RO][32] Internal PCC Input Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_07          ,0x00e15abc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_08          ,0x00e15ac0) /* [RO][32] Internal PCC Input Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_09          ,0x00e15ac4) /* [RO][32] Internal PCC Input Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_10          ,0x00e15ac8) /* [RO][32] Internal PCC Input Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_11          ,0x00e15acc) /* [RO][32] Internal PCC Input Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_12          ,0x00e15ad0) /* [RO][32] Internal PCC Input Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_13          ,0x00e15ad4) /* [RO][32] Internal PCC Input Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_14          ,0x00e15ad8) /* [RO][32] Internal PCC Input Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_15          ,0x00e15adc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_16          ,0x00e15ae0) /* [RO][32] Internal PCC Input Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_17          ,0x00e15ae4) /* [RO][32] Internal PCC Input Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_18          ,0x00e15ae8) /* [RO][32] Internal PCC Input Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_19          ,0x00e15aec) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_20          ,0x00e15af0) /* [RO][32] Internal PCC Input Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_21          ,0x00e15af4) /* [RO][32] Internal PCC Input Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_22          ,0x00e15af8) /* [RO][32] Internal PCC Input Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCI_COEFF_23          ,0x00e15afc) /* [RO][32] Internal PCC Input Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_00          ,0x00e15b00) /* [RO][32] Internal PCC Output Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_01          ,0x00e15b04) /* [RO][32] Internal PCC Output Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_02          ,0x00e15b08) /* [RO][32] Internal PCC Output Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_03          ,0x00e15b0c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_04          ,0x00e15b10) /* [RO][32] Internal PCC Output Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_05          ,0x00e15b14) /* [RO][32] Internal PCC Output Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_06          ,0x00e15b18) /* [RO][32] Internal PCC Output Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_07          ,0x00e15b1c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_08          ,0x00e15b20) /* [RO][32] Internal PCC Output Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_09          ,0x00e15b24) /* [RO][32] Internal PCC Output Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_10          ,0x00e15b28) /* [RO][32] Internal PCC Output Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_11          ,0x00e15b2c) /* [RO][32] Internal PCC Output Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_12          ,0x00e15b30) /* [RO][32] Internal PCC Output Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_13          ,0x00e15b34) /* [RO][32] Internal PCC Output Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_14          ,0x00e15b38) /* [RO][32] Internal PCC Output Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_15          ,0x00e15b3c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_16          ,0x00e15b40) /* [RO][32] Internal PCC Output Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_17          ,0x00e15b44) /* [RO][32] Internal PCC Output Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_18          ,0x00e15b48) /* [RO][32] Internal PCC Output Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_19          ,0x00e15b4c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_20          ,0x00e15b50) /* [RO][32] Internal PCC Output Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_21          ,0x00e15b54) /* [RO][32] Internal PCC Output Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_22          ,0x00e15b58) /* [RO][32] Internal PCC Output Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_PCCO_COEFF_23          ,0x00e15b5c) /* [RO][32] Internal PCC Output Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_MOD_MISC               ,0x00e15b60) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_MOD_NOM_RF1_FCW        ,0x00e15b64) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_MOD_NOM_RF2_FCW        ,0x00e15b68) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e15b6c) /* [RO][32] Internal Clkgen Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e15b70) /* [RO][32] Internal Clkgen Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_MOD_ADJ_RF1_FCW        ,0x00e15b74) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_MOD_ADJ_RF2_FCW        ,0x00e15b78) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_MOD_GAIN               ,0x00e15b7c) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CLIP                       ,0x00e15b88) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_MOD_SCL_CLIP_CNT           ,0x00e15b8c) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_SMPL_2X_CNT                ,0x00e15b90) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_BAUD_CNT                   ,0x00e15b94) /* [RO][32] CLK_BAUD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_SYM_CNT                    ,0x00e15b98) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_BRST_CNT                   ,0x00e15b9c) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_TX_NOW_CNT                 ,0x00e15ba0) /* [RO][32] Transmit Now Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_TX_NOW_ACK_CNT             ,0x00e15ba4) /* [RO][32] Transmit Now Acknowledgement Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_INT_RST                    ,0x00e15ba8) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_TC_DIN_I_Q_CRC             ,0x00e15bac) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_CTRL_CRC                ,0x00e15bb0) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_FCW_CRC_1               ,0x00e15bb4) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_FCW_CRC_0               ,0x00e15bb8) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_LOCK_CRC_1              ,0x00e15bbc) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_LOCK_CRC_0              ,0x00e15bc0) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_OFST_CRC_1              ,0x00e15bc4) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_OFST_CRC_0              ,0x00e15bc8) /* [RO][32] Clock Generator OFST CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_NCO_CRC_1               ,0x00e15bcc) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_NCO_CRC_0               ,0x00e15bd0) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_DIV_MU_CRC              ,0x00e15bd4) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_BAUD_CRC_1              ,0x00e15bd8) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_CG_BAUD_CRC_0              ,0x00e15bdc) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_PREQ_CRC                   ,0x00e15be0) /* [RO][32] Pre-Equalizer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_BASEBAND_DATA_CRC          ,0x00e15be4) /* [RO][32] Baseband Data CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_MOD_FILT1_I_Q_CRC          ,0x00e15be8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_MOD_VID_I_Q_CRC            ,0x00e15bec) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_MOD_FILT2_I_Q_CRC          ,0x00e15bf0) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_MOD_COS_SIN_CRC            ,0x00e15bf4) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_MOD_MIX_CRC                ,0x00e15bf8) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE6_MOD_SCL_CRC                ,0x00e15bfc) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_BYP                    ,0x00e15c1c) /* [RO][32] Internal Bypass Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_ADD_SYM_DEL_PRE_SD     ,0x00e15c20) /* [RO][32] Upstream Internal Additional Symbol Delay Before Shutdown */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_IMP               ,0x00e15cb0) /* [RO][32] Internal Pre-Equalizer Impulse Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_MISC                ,0x00e15d98) /* [RO][32] Internal Clock Generator Misceallaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_FCW_1               ,0x00e15d9c) /* [RO][32] Internal Clock Generator Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_FCW_0               ,0x00e15da0) /* [RO][32] Internal Clock Generator Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_FCW_NOM_1           ,0x00e15da4) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Upper 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_FCW_NOM_0           ,0x00e15da8) /* [RO][32] Internal Clock Generator Nominal Frequency Control Word (Lower 4 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_FCW_SCL_NUM         ,0x00e15dac) /* [RO][32] Internal Clock Generator Reference Clock Frequency Numerator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_FCW_SCL_DEN         ,0x00e15db0) /* [RO][32] Internal Clock Generator Reference Clock Frequency Denominator Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_BAUD_RATE           ,0x00e15db4) /* [RO][32] Internal Upstream Baud Rate Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_RF_OFST_SCL         ,0x00e15db8) /* [RO][32] Internal Upstream RF Offset Scale */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_RF_OFST_AVG         ,0x00e15dbc) /* [RO][32] Internal Upstream RF Offset Average Adjustment Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_RF1_OFST_ADJ_1      ,0x00e15dc0) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Uppper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_RF1_OFST_ADJ_0      ,0x00e15dc4) /* [RO][32] Internal Upstream RF1 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_RF2_OFST_ADJ_1      ,0x00e15dc8) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_RF2_OFST_ADJ_0      ,0x00e15dcc) /* [RO][32] Internal Upstream RF2 Offset Adjustment Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_NUM_1           ,0x00e15dd0) /* [RO][32] Internal Upstream CG NCO Numerator (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_NUM_0           ,0x00e15dd4) /* [RO][32] Internal Upstream CG NCO Numerator (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_DEN             ,0x00e15dd8) /* [RO][32] Internal Upstream CG NCO Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_SCL_NORM  ,0x00e15ddc) /* [RO][32] Internal Upstream CG NCO Phase Scale Normalized */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_SCL_FMT   ,0x00e15de0) /* [RO][32] Internal Upstream CG NCO Phase Scale Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_SNP_1     ,0x00e15de4) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_SNP_0     ,0x00e15de8) /* [RO][32] Internal Upstream CG NCO Phase Snapshot Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_PRE_1     ,0x00e15dec) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_PRE_0     ,0x00e15df0) /* [RO][32] Internal Upstream CG NCO Phase Predicted Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_ACT_1     ,0x00e15df4) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_ACT_0     ,0x00e15df8) /* [RO][32] Internal Upstream CG NCO Phase Actual Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_NEW_1     ,0x00e15dfc) /* [RO][32] Internal Upstream CG NCO Phase New Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_NEW_0     ,0x00e15e00) /* [RO][32] Internal Upstream CG NCO Phase New Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_1         ,0x00e15e04) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_0         ,0x00e15e08) /* [RO][32] Internal Upstream CG NCO Phase Current Value (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_PHASE_INFO      ,0x00e15e0c) /* [RO][32] Internal Upstream CG NCO Phase Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_FMT2    ,0x00e15e10) /* [RO][32] Internal Upstream CG NCO Mu Fine Format2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_NUM2    ,0x00e15e14) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_DEN2    ,0x00e15e18) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_FMT     ,0x00e15e1c) /* [RO][32] Internal Upstream CG NCO Mu Fine Format */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_NUM     ,0x00e15e20) /* [RO][32] Internal Upstream CG NCO Mu Fine Numerator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_DEN     ,0x00e15e24) /* [RO][32] Internal Upstream CG NCO Mu Fine Denominator */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_NEW     ,0x00e15e28) /* [RO][32] Internal Upstream CG NCO Mu Fine New Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_PRE     ,0x00e15e2c) /* [RO][32] Internal Upstream CG NCO Mu Fine Predicted Snapshot */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_DIFF_CUR ,0x00e15e30) /* [RO][32] Internal Upstream CG NCO Mu Fine Current Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_DIFF_MAX ,0x00e15e34) /* [RO][32] Internal Upstream CG NCO Mu Fine Maximum Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE_DIFF_CNT ,0x00e15e38) /* [RO][32] Internal Upstream CG NCO Mu Fine Difference Threshold Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_NCO_MU_FINE         ,0x00e15e3c) /* [RO][32] Internal Upstream CG NCO Mu Fine Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_00          ,0x00e15e40) /* [RO][32] Internal Pre-Equalizer Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_01          ,0x00e15e44) /* [RO][32] Internal Pre-Equalizer Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_02          ,0x00e15e48) /* [RO][32] Internal Pre-Equalizer Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_03          ,0x00e15e4c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_04          ,0x00e15e50) /* [RO][32] Internal Pre-Equalizer Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_05          ,0x00e15e54) /* [RO][32] Internal Pre-Equalizer Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_06          ,0x00e15e58) /* [RO][32] Internal Pre-Equalizer Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_07          ,0x00e15e5c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_08          ,0x00e15e60) /* [RO][32] Internal Pre-Equalizer Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_09          ,0x00e15e64) /* [RO][32] Internal Pre-Equalizer Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_10          ,0x00e15e68) /* [RO][32] Internal Pre-Equalizer Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_11          ,0x00e15e6c) /* [RO][32] Internal Pre-Equalizer Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_12          ,0x00e15e70) /* [RO][32] Internal Pre-Equalizer Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_13          ,0x00e15e74) /* [RO][32] Internal Pre-Equalizer Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_14          ,0x00e15e78) /* [RO][32] Internal Pre-Equalizer Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_15          ,0x00e15e7c) /* [RO][32] Internal Pre-Equalizer Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_16          ,0x00e15e80) /* [RO][32] Internal Pre-Equalizer Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_17          ,0x00e15e84) /* [RO][32] Internal Pre-Equalizer Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_18          ,0x00e15e88) /* [RO][32] Internal Pre-Equalizer Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_19          ,0x00e15e8c) /* [RO][32] Internal Pre-Equalizer Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_20          ,0x00e15e90) /* [RO][32] Internal Pre-Equalizer Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_21          ,0x00e15e94) /* [RO][32] Internal Pre-Equalizer Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_22          ,0x00e15e98) /* [RO][32] Internal Pre-Equalizer Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PREQ_COEFF_23          ,0x00e15e9c) /* [RO][32] Internal Pre-Equalizer Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_00          ,0x00e15ea0) /* [RO][32] Internal PCC Input Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_01          ,0x00e15ea4) /* [RO][32] Internal PCC Input Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_02          ,0x00e15ea8) /* [RO][32] Internal PCC Input Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_03          ,0x00e15eac) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_04          ,0x00e15eb0) /* [RO][32] Internal PCC Input Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_05          ,0x00e15eb4) /* [RO][32] Internal PCC Input Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_06          ,0x00e15eb8) /* [RO][32] Internal PCC Input Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_07          ,0x00e15ebc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_08          ,0x00e15ec0) /* [RO][32] Internal PCC Input Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_09          ,0x00e15ec4) /* [RO][32] Internal PCC Input Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_10          ,0x00e15ec8) /* [RO][32] Internal PCC Input Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_11          ,0x00e15ecc) /* [RO][32] Internal PCC Input Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_12          ,0x00e15ed0) /* [RO][32] Internal PCC Input Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_13          ,0x00e15ed4) /* [RO][32] Internal PCC Input Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_14          ,0x00e15ed8) /* [RO][32] Internal PCC Input Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_15          ,0x00e15edc) /* [RO][32] Internal PCC Input Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_16          ,0x00e15ee0) /* [RO][32] Internal PCC Input Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_17          ,0x00e15ee4) /* [RO][32] Internal PCC Input Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_18          ,0x00e15ee8) /* [RO][32] Internal PCC Input Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_19          ,0x00e15eec) /* [RO][32] Internal PCC Input Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_20          ,0x00e15ef0) /* [RO][32] Internal PCC Input Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_21          ,0x00e15ef4) /* [RO][32] Internal PCC Input Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_22          ,0x00e15ef8) /* [RO][32] Internal PCC Input Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCI_COEFF_23          ,0x00e15efc) /* [RO][32] Internal PCC Input Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_00          ,0x00e15f00) /* [RO][32] Internal PCC Output Tap 00 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_01          ,0x00e15f04) /* [RO][32] Internal PCC Output Tap 01 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_02          ,0x00e15f08) /* [RO][32] Internal PCC Output Tap 02 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_03          ,0x00e15f0c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_04          ,0x00e15f10) /* [RO][32] Internal PCC Output Tap 04 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_05          ,0x00e15f14) /* [RO][32] Internal PCC Output Tap 05 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_06          ,0x00e15f18) /* [RO][32] Internal PCC Output Tap 06 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_07          ,0x00e15f1c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_08          ,0x00e15f20) /* [RO][32] Internal PCC Output Tap 08 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_09          ,0x00e15f24) /* [RO][32] Internal PCC Output Tap 09 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_10          ,0x00e15f28) /* [RO][32] Internal PCC Output Tap 10 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_11          ,0x00e15f2c) /* [RO][32] Internal PCC Output Tap 11 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_12          ,0x00e15f30) /* [RO][32] Internal PCC Output Tap 12 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_13          ,0x00e15f34) /* [RO][32] Internal PCC Output Tap 13 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_14          ,0x00e15f38) /* [RO][32] Internal PCC Output Tap 14 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_15          ,0x00e15f3c) /* [RO][32] Internal PCC Output Tap 07 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_16          ,0x00e15f40) /* [RO][32] Internal PCC Output Tap 16 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_17          ,0x00e15f44) /* [RO][32] Internal PCC Output Tap 17 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_18          ,0x00e15f48) /* [RO][32] Internal PCC Output Tap 18 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_19          ,0x00e15f4c) /* [RO][32] Internal PCC Output Tap 03 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_20          ,0x00e15f50) /* [RO][32] Internal PCC Output Tap 20 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_21          ,0x00e15f54) /* [RO][32] Internal PCC Output Tap 21 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_22          ,0x00e15f58) /* [RO][32] Internal PCC Output Tap 22 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_PCCO_COEFF_23          ,0x00e15f5c) /* [RO][32] Internal PCC Output Tap 23 Real and Imaginary Coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_MOD_MISC               ,0x00e15f60) /* [RO][32] Internal Modulator Miscellaneous Control */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_MOD_NOM_RF1_FCW        ,0x00e15f64) /* [RO][32] Internal Modulator Nominal RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_MOD_NOM_RF2_FCW        ,0x00e15f68) /* [RO][32] Internal Modulator Nominal RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_MOD_ADJ_RF1_FCW     ,0x00e15f6c) /* [RO][32] Internal Clkgen Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_CG_MOD_ADJ_RF2_FCW     ,0x00e15f70) /* [RO][32] Internal Clkgen Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_MOD_ADJ_RF1_FCW        ,0x00e15f74) /* [RO][32] Internal Modulator Adjusted RF1 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_MOD_ADJ_RF2_FCW        ,0x00e15f78) /* [RO][32] Internal Modulator Adjusted RF2 Frequency Control Word */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_MOD_GAIN               ,0x00e15f7c) /* [RO][32] Internal Modulator Output Gain */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CLIP                       ,0x00e15f88) /* [RO][32] Clip Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_MOD_SCL_CLIP_CNT           ,0x00e15f8c) /* [RO][32] Modulator Scaler Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_SMPL_2X_CNT                ,0x00e15f90) /* [RO][32] CLK_SMPL_2X Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_BAUD_CNT                   ,0x00e15f94) /* [RO][32] CLK_BAUD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_SYM_CNT                    ,0x00e15f98) /* [RO][32] Transmitted Symbol Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_BRST_CNT                   ,0x00e15f9c) /* [RO][32] Transmitted Burst Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_TX_NOW_CNT                 ,0x00e15fa0) /* [RO][32] Transmit Now Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_TX_NOW_ACK_CNT             ,0x00e15fa4) /* [RO][32] Transmit Now Acknowledgement Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_INT_RST                    ,0x00e15fa8) /* [RO][32] Internal Resets */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_TC_DIN_I_Q_CRC             ,0x00e15fac) /* [RO][32] TC Data Input I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_CTRL_CRC                ,0x00e15fb0) /* [RO][32] Clock Generator Control CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_FCW_CRC_1               ,0x00e15fb4) /* [RO][32] Clock Generator FCW CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_FCW_CRC_0               ,0x00e15fb8) /* [RO][32] Clock Generator FCW CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_LOCK_CRC_1              ,0x00e15fbc) /* [RO][32] Clock Generator RF Lock CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_LOCK_CRC_0              ,0x00e15fc0) /* [RO][32] Clock Generator RF Lock CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_OFST_CRC_1              ,0x00e15fc4) /* [RO][32] Clock Generator Offset CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_OFST_CRC_0              ,0x00e15fc8) /* [RO][32] Clock Generator OFST CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_NCO_CRC_1               ,0x00e15fcc) /* [RO][32] Clock Generator NCO CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_NCO_CRC_0               ,0x00e15fd0) /* [RO][32] Clock Generator NCO CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_DIV_MU_CRC              ,0x00e15fd4) /* [RO][32] Clock Generator Divider & MU CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_BAUD_CRC_1              ,0x00e15fd8) /* [RO][32] Clock Generator Baud CRC (Upper Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_CG_BAUD_CRC_0              ,0x00e15fdc) /* [RO][32] Clock Generator Baud CRC (Lower Word) */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_PREQ_CRC                   ,0x00e15fe0) /* [RO][32] Pre-Equalizer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_BASEBAND_DATA_CRC          ,0x00e15fe4) /* [RO][32] Baseband Data CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_MOD_FILT1_I_Q_CRC          ,0x00e15fe8) /* [RO][32] Modulator Filt1 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_MOD_VID_I_Q_CRC            ,0x00e15fec) /* [RO][32] Modulator VID I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_MOD_FILT2_I_Q_CRC          ,0x00e15ff0) /* [RO][32] Modulator Filt2 I & Q CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_MOD_COS_SIN_CRC            ,0x00e15ff4) /* [RO][32] Modulator COS & SIN CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_MOD_MIX_CRC                ,0x00e15ff8) /* [RO][32] Modulator Mixer CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_US_CORE7_MOD_SCL_CRC                ,0x00e15ffc) /* [RO][32] Modulator Scaler CRC */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc0_SM   ,0x00e1860c) /* [RO][32] Chn[0] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc1_SM   ,0x00e1862c) /* [RO][32] Chn[1] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc2_SM   ,0x00e1864c) /* [RO][32] Chn[2] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc3_SM   ,0x00e1866c) /* [RO][32] Chn[3] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc4_SM   ,0x00e1868c) /* [RO][32] Chn[4] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc5_SM   ,0x00e186ac) /* [RO][32] Chn[5] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc6_SM   ,0x00e186cc) /* [RO][32] Chn[6] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc7_SM   ,0x00e186ec) /* [RO][32] Chn[7] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc8_SM   ,0x00e1870c) /* [RO][32] Chn[8] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelQueRegs_USM30_ChanProc9_SM   ,0x00e1872c) /* [RO][32] Chn[9] - State-Machine State Read-Back for ChanProc */
BCHP_REGISTER_READONLY_32BIT(BCHP_MiscRegs_USM30_ChanTop_MISC0_RdOnly ,0x00e1ac68) /* [RO][32] - ChannelTop - MAPFIFO2 Chan 8/9 Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_MiscRegs_USM30_ChanTop_MISC_RdOnly  ,0x00e1ac6c) /* [RO][32] - ChannelTop - MCFIFO Max Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_MiscRegs_USM30_ChanTop_MapOvrFlw_74 ,0x00e1ac70) /* [RO][32] - ChannelTop - Map Overflow Counts to DRAM for Channels[7-4] */
BCHP_REGISTER_READONLY_32BIT(BCHP_MiscRegs_USM30_ChanTop_MapOvrFlw_30 ,0x00e1ac74) /* [RO][32] - ChannelTop - Map Overflow Counts to DRAM for Channels[3-0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_MiscRegs_USM30_ChanTop_MapOvrFlw_98 ,0x00e1ac78) /* [RO][32] - ChannelTop - Map Overflow Counts to DRAM for Channels[9-8] */
BCHP_REGISTER_READONLY_32BIT(BCHP_MiscRegs_USM30_ChanTop_RDONLY_4     ,0x00e1ac7c) /* [RO][32] - ChannelTop - Spare 32-bit Read-Only Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum0    ,0x00e1b010) /* [RO][32] Flow[00] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen0  ,0x00e1b014) /* [RO][32] Flow[00] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_0 ,0x00e1b018) /* [RO][32] Flow[00] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_0 ,0x00e1b01c) /* [RO][32] Flow[00] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum1    ,0x00e1b030) /* [RO][32] Flow[01] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen1  ,0x00e1b034) /* [RO][32] Flow[01] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_1 ,0x00e1b038) /* [RO][32] Flow[01] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_1 ,0x00e1b03c) /* [RO][32] Flow[01] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum2    ,0x00e1b050) /* [RO][32] Flow[02] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen2  ,0x00e1b054) /* [RO][32] Flow[02] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_2 ,0x00e1b058) /* [RO][32] Flow[02] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_2 ,0x00e1b05c) /* [RO][32] Flow[02] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum3    ,0x00e1b070) /* [RO][32] Flow[03] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen3  ,0x00e1b074) /* [RO][32] Flow[03] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_3 ,0x00e1b078) /* [RO][32] Flow[03] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_3 ,0x00e1b07c) /* [RO][32] Flow[03] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum4    ,0x00e1b090) /* [RO][32] Flow[04] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen4  ,0x00e1b094) /* [RO][32] Flow[04] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_4 ,0x00e1b098) /* [RO][32] Flow[04] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_4 ,0x00e1b09c) /* [RO][32] Flow[04] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum5    ,0x00e1b0b0) /* [RO][32] Flow[05] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen5  ,0x00e1b0b4) /* [RO][32] Flow[05] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_5 ,0x00e1b0b8) /* [RO][32] Flow[05] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_5 ,0x00e1b0bc) /* [RO][32] Flow[05] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum6    ,0x00e1b0d0) /* [RO][32] Flow[06] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen6  ,0x00e1b0d4) /* [RO][32] Flow[06] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_6 ,0x00e1b0d8) /* [RO][32] Flow[06] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_6 ,0x00e1b0dc) /* [RO][32] Flow[06] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum7    ,0x00e1b0f0) /* [RO][32] Flow[07] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen7  ,0x00e1b0f4) /* [RO][32] Flow[07] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_7 ,0x00e1b0f8) /* [RO][32] Flow[07] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_7 ,0x00e1b0fc) /* [RO][32] Flow[07] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum8    ,0x00e1b110) /* [RO][32] Flow[08] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen8  ,0x00e1b114) /* [RO][32] Flow[08] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_8 ,0x00e1b118) /* [RO][32] Flow[08] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_8 ,0x00e1b11c) /* [RO][32] Flow[08] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum9    ,0x00e1b130) /* [RO][32] Flow[09] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLen9  ,0x00e1b134) /* [RO][32] Flow[09] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_9 ,0x00e1b138) /* [RO][32] Flow[09] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_9 ,0x00e1b13c) /* [RO][32] Flow[09] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSumA    ,0x00e1b150) /* [RO][32] Flow[10] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLenA  ,0x00e1b154) /* [RO][32] Flow[10] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_A ,0x00e1b158) /* [RO][32] Flow[10] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_A ,0x00e1b15c) /* [RO][32] Flow[10] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSumB    ,0x00e1b170) /* [RO][32] Flow[11] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLenB  ,0x00e1b174) /* [RO][32] Flow[11] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_B ,0x00e1b178) /* [RO][32] Flow[11] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_B ,0x00e1b17c) /* [RO][32] Flow[11] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSumC    ,0x00e1b190) /* [RO][32] Flow[12] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLenC  ,0x00e1b194) /* [RO][32] Flow[12] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_C ,0x00e1b198) /* [RO][32] Flow[12] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_C ,0x00e1b19c) /* [RO][32] Flow[12] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSumD    ,0x00e1b1b0) /* [RO][32] Flow[13] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLenD  ,0x00e1b1b4) /* [RO][32] Flow[13] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_D ,0x00e1b1b8) /* [RO][32] Flow[13] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_D ,0x00e1b1bc) /* [RO][32] Flow[13] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSumE    ,0x00e1b1d0) /* [RO][32] Flow[14] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLenE  ,0x00e1b1d4) /* [RO][32] Flow[14] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_E ,0x00e1b1d8) /* [RO][32] Flow[14] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_E ,0x00e1b1dc) /* [RO][32] Flow[14] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSumF    ,0x00e1b1f0) /* [RO][32] Flow[15] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_UnReqLenF  ,0x00e1b1f4) /* [RO][32] Flow[15] - Total UnRequested Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC0_F ,0x00e1b1f8) /* [RO][32] Flow[15] - Total Outstanding Bytes (Sid-Cluster 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_OutBytesSC1_F ,0x00e1b1fc) /* [RO][32] Flow[15] - Total Outstanding Bytes (Sid-Cluster 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum16   ,0x00e1b210) /* [RO][32] Flow[16] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum17   ,0x00e1b230) /* [RO][32] Flow[17] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum18   ,0x00e1b250) /* [RO][32] Flow[18] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum19   ,0x00e1b270) /* [RO][32] Flow[19] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum20   ,0x00e1b290) /* [RO][32] Flow[20] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum21   ,0x00e1b2b0) /* [RO][32] Flow[21] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum22   ,0x00e1b2d0) /* [RO][32] Flow[22] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum23   ,0x00e1b2f0) /* [RO][32] Flow[23] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum24   ,0x00e1b310) /* [RO][32] Flow[24] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum25   ,0x00e1b330) /* [RO][32] Flow[25] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum26   ,0x00e1b350) /* [RO][32] Flow[26] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum27   ,0x00e1b370) /* [RO][32] Flow[27] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum28   ,0x00e1b390) /* [RO][32] Flow[28] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum29   ,0x00e1b3b0) /* [RO][32] Flow[29] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum30   ,0x00e1b3d0) /* [RO][32] Flow[30] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QueueRegs_ReadOnly_USM30_LenSum31   ,0x00e1b3f0) /* [RO][32] Flow[31] - Total Queue Depth Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt0 ,0x00e1b50c) /* [RO][32] Chan[0] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt1 ,0x00e1b510) /* [RO][32] Chan[1] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt2 ,0x00e1b514) /* [RO][32] Chan[2] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt3 ,0x00e1b518) /* [RO][32] Chan[3] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt4 ,0x00e1b51c) /* [RO][32] Chan[4] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt5 ,0x00e1b520) /* [RO][32] Chan[5] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt6 ,0x00e1b524) /* [RO][32] Chan[6] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt7 ,0x00e1b528) /* [RO][32] Chan[7] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt8 ,0x00e1b52c) /* [RO][32] Chan[8] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_MapActivityCnt9 ,0x00e1b530) /* [RO][32] Chan[9] - MAP Activity Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime0 ,0x00e1b534) /* [RO][32] Chan[0] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST0  ,0x00e1b538) /* [RO][32] Chan[0] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST0 ,0x00e1b53c) /* [RO][32] Chan[0] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime1 ,0x00e1b540) /* [RO][32] Chan[1] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST1  ,0x00e1b544) /* [RO][32] Chan[1] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST1 ,0x00e1b548) /* [RO][32] Chan[1] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime2 ,0x00e1b54c) /* [RO][32] Chan[2] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST2  ,0x00e1b550) /* [RO][32] Chan[2] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST2 ,0x00e1b554) /* [RO][32] Chan[2] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime3 ,0x00e1b558) /* [RO][32] Chan[3] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST3  ,0x00e1b55c) /* [RO][32] Chan[3] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST3 ,0x00e1b560) /* [RO][32] Chan[3] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime4 ,0x00e1b564) /* [RO][32] Chan[4] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST4  ,0x00e1b568) /* [RO][32] Chan[4] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST4 ,0x00e1b56c) /* [RO][32] Chan[4] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime5 ,0x00e1b570) /* [RO][32] Chan[5] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST5  ,0x00e1b574) /* [RO][32] Chan[5] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST5 ,0x00e1b578) /* [RO][32] Chan[5] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime6 ,0x00e1b57c) /* [RO][32] Chan[6] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST6  ,0x00e1b580) /* [RO][32] Chan[6] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST6 ,0x00e1b584) /* [RO][32] Chan[6] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime7 ,0x00e1b588) /* [RO][32] Chan[7] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST7  ,0x00e1b58c) /* [RO][32] Chan[7] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST7 ,0x00e1b590) /* [RO][32] Chan[7] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime8 ,0x00e1b594) /* [RO][32] Chan[8] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST8  ,0x00e1b598) /* [RO][32] Chan[8] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST8 ,0x00e1b59c) /* [RO][32] Chan[8] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AllocStartTime9 ,0x00e1b5a0) /* [RO][32] Chan[9] - Allocation Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_AdvMST9  ,0x00e1b5a4) /* [RO][32] Chan[9] - Advanced Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_ChannelRegs_ReadOnly_USM30_PresMST9 ,0x00e1b5a8) /* [RO][32] Chan[9] - Present Minislot Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagConfigRegs_USM30_DiagRdBack0    ,0x00e1c530) /* [RO][32] Diag - Main Diag Read-Back Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagConfigRegs_USM30_DiagRdBack1    ,0x00e1c534) /* [RO][32] Diag - Diag Read-Back Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagConfigRegs_USM30_DiagRdBack2    ,0x00e1c538) /* [RO][32] Diag - Diag Read-Back Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagConfigRegs_USM30_DiagRdBack3    ,0x00e1c53c) /* [RO][32] Diag - Main Diag Read-Back Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagConfigRegs_USM30_DiagFuncCounter ,0x00e1c540) /* [RO][32] Diag - Diag Function Counter Read-Back Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagMsgRegs_USM30_DMSG_CORE_BUF_IN_USE ,0x00e1c740) /* [RO][32] Diag Message Core Buffer In Use Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagMsgRegs_USM30_DMSG_CORE_CAP_START ,0x00e1c750) /* [RO][32] Diag Message Core Capture Start */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagMsgRegs_USM30_DMSG_CORE_CAP_STOP ,0x00e1c754) /* [RO][32] Diag Message Core Capture Stop */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagMsgRegs_USM30_DMSG_CORE_DROP_TIMESTAMP ,0x00e1c75c) /* [RO][32] Diag Message Core Drop Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagMsgRegs_USM30_DMSG_CORE_FIFO_CNTS ,0x00e1c760) /* [RO][32] Diag Message Core FIFO Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagMsgRegs_USM30_DMSG_CORE_FIFO_DATA ,0x00e1c764) /* [RO][32] Diag Message Core Buffer FIFO Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagMsgRegs_USM30_DMSG_CORE_FIFO_STS ,0x00e1c768) /* [RO][32] Diag Message Core FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DiagMsgRegs_USM30_DMSG_CORE_SPARE_READ ,0x00e1c780) /* [RO][32] DMSG Core Spare Read Back Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BaseReserved_DTP_BASE_RESERVED      ,0x01000000) /* [RO][32] RESERVED ADDRESS SPACE */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_GP_TMR0_CNT             ,0x0100101c) /* [RO][32] GP TMR0 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_GP_TMR1_CNT             ,0x01001024) /* [RO][32] GP TMR1 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_DMA_STATUS              ,0x01001044) /* [RO][32] DMA STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_DMA_0_3_FIFO_STATUS     ,0x01001048) /* [RO][32] DMA 0 to 3 FIFO STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_DIAG_HIGH               ,0x01001060) /* [RO][32] DIAG HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_DIAG_LOW                ,0x01001064) /* [RO][32] DIAG LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_BAD_ADDRESS             ,0x01001068) /* [RO][32] BAD ADDRESS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_M4KE_CORE_STATUS        ,0x01001094) /* [RO][32] 4KE CORE STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_REV_ID                  ,0x010010b0) /* [RO][32] REVISION ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DTP_GP_TMR2_CNT             ,0x010010b8) /* [RO][32] GP TMR2 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IncomingMessageFIFO_DTP_IN_MSG_LAST ,0x0100123c) /* [RO][32] IN MSG LAST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_DTP_DMA_RSLT_SRC               ,0x01001310) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_DTP_DMA_RSLT_DEST              ,0x01001314) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_DTP_DMA_RSLT_HCS               ,0x01001318) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_DTP_DMA_RSLT_LEN_STAT          ,0x0100131c) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_DTP_DMA_RSLT_SRC               ,0x01001330) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_DTP_DMA_RSLT_DEST              ,0x01001334) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_DTP_DMA_RSLT_HCS               ,0x01001338) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_DTP_DMA_RSLT_LEN_STAT          ,0x0100133c) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI0_DTP_DMA_RSLT_SRC_HI          ,0x01001348) /* [RO][32] DMA RSLT SRC High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI0_DTP_DMA_RSLT_DEST_HI         ,0x0100134c) /* [RO][32] DMA RSLT DEST High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI1_DTP_DMA_RSLT_SRC_HI          ,0x01001358) /* [RO][32] DMA RSLT SRC High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI1_DTP_DMA_RSLT_DEST_HI         ,0x0100135c) /* [RO][32] DMA RSLT DEST High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_DTP_TOK_IDX2PTR_PTR           ,0x0100140c) /* [RO][32] TOK IDX2PTR PTR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_DTP_TOK_PTR2IDX_IDX           ,0x01001414) /* [RO][32] TOK PTR2IDX IDX Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_0_31_DTP_DQM_NOT_EMPTY_STS      ,0x01001c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_0_31_DTP_DQM_NEXT_AVAIL_QUEUE   ,0x01001c28) /* [RO][32] DQM NEXT AVAIL Queue Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_32_63_DTP_DQM_NOT_EMPTY_STS     ,0x01001d20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_32_63_DTP_DQM_NEXT_AVAIL_QUEUE  ,0x01001d28) /* [RO][32] DQM NEXT AVAIL Queue Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_0_timer_cnt     ,0x01002004) /* [RO][32] Queue 0 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_1_timer_cnt     ,0x0100200c) /* [RO][32] Queue 1 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_2_timer_cnt     ,0x01002014) /* [RO][32] Queue 2 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_3_timer_cnt     ,0x0100201c) /* [RO][32] Queue 3 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_4_timer_cnt     ,0x01002024) /* [RO][32] Queue 4 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_5_timer_cnt     ,0x0100202c) /* [RO][32] Queue 5 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_6_timer_cnt     ,0x01002034) /* [RO][32] Queue 6 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_7_timer_cnt     ,0x0100203c) /* [RO][32] Queue 7 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_8_timer_cnt     ,0x01002044) /* [RO][32] Queue 8 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_9_timer_cnt     ,0x0100204c) /* [RO][32] Queue 9 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_10_timer_cnt    ,0x01002054) /* [RO][32] Queue 10 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_11_timer_cnt    ,0x0100205c) /* [RO][32] Queue 11 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_12_timer_cnt    ,0x01002064) /* [RO][32] Queue 12 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_13_timer_cnt    ,0x0100206c) /* [RO][32] Queue 13 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_14_timer_cnt    ,0x01002074) /* [RO][32] Queue 14 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_15_timer_cnt    ,0x0100207c) /* [RO][32] Queue 15 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_16_timer_cnt    ,0x01002084) /* [RO][32] Queue 16 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_17_timer_cnt    ,0x0100208c) /* [RO][32] Queue 17 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_18_timer_cnt    ,0x01002094) /* [RO][32] Queue 18 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_19_timer_cnt    ,0x0100209c) /* [RO][32] Queue 19 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_20_timer_cnt    ,0x010020a4) /* [RO][32] Queue 20 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_21_timer_cnt    ,0x010020ac) /* [RO][32] Queue 21 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_22_timer_cnt    ,0x010020b4) /* [RO][32] Queue 22 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_23_timer_cnt    ,0x010020bc) /* [RO][32] Queue 23 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_24_timer_cnt    ,0x010020c4) /* [RO][32] Queue 24 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_25_timer_cnt    ,0x010020cc) /* [RO][32] Queue 25 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_26_timer_cnt    ,0x010020d4) /* [RO][32] Queue 26 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_27_timer_cnt    ,0x010020dc) /* [RO][32] Queue 27 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_28_timer_cnt    ,0x010020e4) /* [RO][32] Queue 28 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_29_timer_cnt    ,0x010020ec) /* [RO][32] Queue 29 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_30_timer_cnt    ,0x010020f4) /* [RO][32] Queue 30 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_31_timer_cnt    ,0x010020fc) /* [RO][32] Queue 31 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_32_timer_cnt    ,0x01002104) /* [RO][32] Queue 32 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_33_timer_cnt    ,0x0100210c) /* [RO][32] Queue 33 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_34_timer_cnt    ,0x01002114) /* [RO][32] Queue 34 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_35_timer_cnt    ,0x0100211c) /* [RO][32] Queue 35 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_36_timer_cnt    ,0x01002124) /* [RO][32] Queue 36 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_37_timer_cnt    ,0x0100212c) /* [RO][32] Queue 37 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_38_timer_cnt    ,0x01002134) /* [RO][32] Queue 38 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_39_timer_cnt    ,0x0100213c) /* [RO][32] Queue 39 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_40_timer_cnt    ,0x01002144) /* [RO][32] Queue 40 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_41_timer_cnt    ,0x0100214c) /* [RO][32] Queue 41 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_42_timer_cnt    ,0x01002154) /* [RO][32] Queue 42 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_43_timer_cnt    ,0x0100215c) /* [RO][32] Queue 43 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_44_timer_cnt    ,0x01002164) /* [RO][32] Queue 44 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_45_timer_cnt    ,0x0100216c) /* [RO][32] Queue 45 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_46_timer_cnt    ,0x01002174) /* [RO][32] Queue 46 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_47_timer_cnt    ,0x0100217c) /* [RO][32] Queue 47 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_48_timer_cnt    ,0x01002184) /* [RO][32] Queue 48 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_49_timer_cnt    ,0x0100218c) /* [RO][32] Queue 49 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_50_timer_cnt    ,0x01002194) /* [RO][32] Queue 50 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_51_timer_cnt    ,0x0100219c) /* [RO][32] Queue 51 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_52_timer_cnt    ,0x010021a4) /* [RO][32] Queue 52 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_53_timer_cnt    ,0x010021ac) /* [RO][32] Queue 53 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_54_timer_cnt    ,0x010021b4) /* [RO][32] Queue 54 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_55_timer_cnt    ,0x010021bc) /* [RO][32] Queue 55 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_56_timer_cnt    ,0x010021c4) /* [RO][32] Queue 56 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_57_timer_cnt    ,0x010021cc) /* [RO][32] Queue 57 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_58_timer_cnt    ,0x010021d4) /* [RO][32] Queue 58 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_59_timer_cnt    ,0x010021dc) /* [RO][32] Queue 59 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_60_timer_cnt    ,0x010021e4) /* [RO][32] Queue 60 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_61_timer_cnt    ,0x010021ec) /* [RO][32] Queue 61 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_62_timer_cnt    ,0x010021f4) /* [RO][32] Queue 62 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DTP_DQM_63_timer_cnt    ,0x010021fc) /* [RO][32] Queue 63 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_DQM_DTP_OL_DQM_NOT_EMPTY_STS     ,0x01006c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_DTP_HEAD_PTR       ,0x01007c00) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_DTP_TAIL_PTR       ,0x01007c04) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_DTP_HEAD_PTR       ,0x01007c08) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_DTP_TAIL_PTR       ,0x01007c0c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_DTP_HEAD_PTR       ,0x01007c10) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_DTP_TAIL_PTR       ,0x01007c14) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_DTP_HEAD_PTR       ,0x01007c18) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_DTP_TAIL_PTR       ,0x01007c1c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_DTP_HEAD_PTR       ,0x01007c20) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_DTP_TAIL_PTR       ,0x01007c24) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_DTP_HEAD_PTR       ,0x01007c28) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_DTP_TAIL_PTR       ,0x01007c2c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_DTP_HEAD_PTR       ,0x01007c30) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_DTP_TAIL_PTR       ,0x01007c34) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_DTP_HEAD_PTR       ,0x01007c38) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_DTP_TAIL_PTR       ,0x01007c3c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_DTP_HEAD_PTR       ,0x01007c40) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_DTP_TAIL_PTR       ,0x01007c44) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_DTP_HEAD_PTR       ,0x01007c48) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_DTP_TAIL_PTR       ,0x01007c4c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_DTP_HEAD_PTR      ,0x01007c50) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_DTP_TAIL_PTR      ,0x01007c54) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_DTP_HEAD_PTR      ,0x01007c58) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_DTP_TAIL_PTR      ,0x01007c5c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_DTP_HEAD_PTR      ,0x01007c60) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_DTP_TAIL_PTR      ,0x01007c64) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_DTP_HEAD_PTR      ,0x01007c68) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_DTP_TAIL_PTR      ,0x01007c6c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_DTP_HEAD_PTR      ,0x01007c70) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_DTP_TAIL_PTR      ,0x01007c74) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_DTP_HEAD_PTR      ,0x01007c78) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_DTP_TAIL_PTR      ,0x01007c7c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_DTP_HEAD_PTR      ,0x01007c80) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_DTP_TAIL_PTR      ,0x01007c84) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_DTP_HEAD_PTR      ,0x01007c88) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_DTP_TAIL_PTR      ,0x01007c8c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_DTP_HEAD_PTR      ,0x01007c90) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_DTP_TAIL_PTR      ,0x01007c94) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_DTP_HEAD_PTR      ,0x01007c98) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_DTP_TAIL_PTR      ,0x01007c9c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_DTP_HEAD_PTR      ,0x01007ca0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_DTP_TAIL_PTR      ,0x01007ca4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_DTP_HEAD_PTR      ,0x01007ca8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_DTP_TAIL_PTR      ,0x01007cac) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_DTP_HEAD_PTR      ,0x01007cb0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_DTP_TAIL_PTR      ,0x01007cb4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_DTP_HEAD_PTR      ,0x01007cb8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_DTP_TAIL_PTR      ,0x01007cbc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_DTP_HEAD_PTR      ,0x01007cc0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_DTP_TAIL_PTR      ,0x01007cc4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_DTP_HEAD_PTR      ,0x01007cc8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_DTP_TAIL_PTR      ,0x01007ccc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_DTP_HEAD_PTR      ,0x01007cd0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_DTP_TAIL_PTR      ,0x01007cd4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_DTP_HEAD_PTR      ,0x01007cd8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_DTP_TAIL_PTR      ,0x01007cdc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_DTP_HEAD_PTR      ,0x01007ce0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_DTP_TAIL_PTR      ,0x01007ce4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_DTP_HEAD_PTR      ,0x01007ce8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_DTP_TAIL_PTR      ,0x01007cec) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_DTP_HEAD_PTR      ,0x01007cf0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_DTP_TAIL_PTR      ,0x01007cf4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_DTP_HEAD_PTR      ,0x01007cf8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_DTP_TAIL_PTR      ,0x01007cfc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_CUR_MS_CNT                 ,0x01100024) /* [RO][32] DTP DSRM Current MS Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_CUR_US_CNT                 ,0x01100028) /* [RO][32] DTP DSRM Current US Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_CUR_S_CNT                  ,0x0110002c) /* [RO][32] DTP DSRM Current Seconds Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_FREE_CLSTR_FIFO_LVL        ,0x01100034) /* [RO][32] DTP DSRM Free Cluster FIFO Level Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_FREE_CLSTR_FIFO_LOW_WMK    ,0x01100038) /* [RO][32] DTP DSRM Free Cluster FIFO Low Watermark Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_DSID_RNG_STS_LO            ,0x0110003c) /* [RO][32] DTP DSRM DSID RNG_STS Lo Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_DSID_RNG_STS_HI            ,0x01100040) /* [RO][32] DTP DSRM DSID RNG_STS Hi Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_ERRCAP_STAT                ,0x01100064) /* [RO][32] DTP DSRM Error Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_CUR_MOD_US_CNTR            ,0x0110007c) /* [RO][32] DTP DSRM Current Modulo US Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_DSID_TKN_Q_LVL_STS_LO      ,0x0110009c) /* [RO][32] DTP DSRM DSID Tokens Queued Level Status Lo Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_DSID_TKN_Q_LVL_STS_HI      ,0x011000a0) /* [RO][32] DTP DSRM DSID Tokens Queued Level Status Hi Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_CSMR_STS                   ,0x011000c8) /* [RO][32] DTP DSRM Consumer Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_TKN_BYP_RSLT               ,0x01100118) /* [RO][32] DTP DSRM Token Bypass Result Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_ST_RSLT                    ,0x01100124) /* [RO][32] State Result Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_TKN_IN_RSLT                ,0x01100134) /* [RO][32] Token In Result Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_TKN_IN_TKN                 ,0x01100138) /* [RO][32] Token In Returned Token Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_TKN_ACS_STS_LO             ,0x0110014c) /* [RO][32] DTP DSRM DSID Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_TKN_ACS_STS_HI             ,0x01100150) /* [RO][32] DTP DSRM DSID Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_PDCR_CTRL                  ,0x01100180) /* [RO][32] DTP DSRM PDCR CTRL Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_PDCR_STS                   ,0x01100184) /* [RO][32] DTP DSRM PDCR STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_FWDR_STS                   ,0x011006c4) /* [RO][32] DTP DSRM Forwarder Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSRM_DTP_DISCARD_STS                ,0x011006e4) /* [RO][32] DTP DSRM Discard Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BaseReserved_DFAP_BASE_RESERVED     ,0x01200000) /* [RO][32] RESERVED ADDRESS SPACE */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_GP_TMR0_CNT            ,0x0120101c) /* [RO][32] GP TMR0 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_GP_TMR1_CNT            ,0x01201024) /* [RO][32] GP TMR1 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_DMA_STATUS             ,0x01201044) /* [RO][32] DMA STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_DMA_0_3_FIFO_STATUS    ,0x01201048) /* [RO][32] DMA 0 to 3 FIFO STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_DIAG_HIGH              ,0x01201060) /* [RO][32] DIAG HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_DIAG_LOW               ,0x01201064) /* [RO][32] DIAG LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_BAD_ADDRESS            ,0x01201068) /* [RO][32] BAD ADDRESS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_M4KE_CORE_STATUS       ,0x01201094) /* [RO][32] 4KE CORE STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_REV_ID                 ,0x012010b0) /* [RO][32] REVISION ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_DFAP_GP_TMR2_CNT            ,0x012010b8) /* [RO][32] GP TMR2 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IncomingMessageFIFO_DFAP_IN_MSG_LAST ,0x0120123c) /* [RO][32] IN MSG LAST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_DFAP_DMA_RSLT_SRC              ,0x01201310) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_DFAP_DMA_RSLT_DEST             ,0x01201314) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_DFAP_DMA_RSLT_HCS              ,0x01201318) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_DFAP_DMA_RSLT_LEN_STAT         ,0x0120131c) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_DFAP_DMA_RSLT_SRC              ,0x01201330) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_DFAP_DMA_RSLT_DEST             ,0x01201334) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_DFAP_DMA_RSLT_HCS              ,0x01201338) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_DFAP_DMA_RSLT_LEN_STAT         ,0x0120133c) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI0_DFAP_DMA_RSLT_SRC_HI         ,0x01201348) /* [RO][32] DMA RSLT SRC High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI0_DFAP_DMA_RSLT_DEST_HI        ,0x0120134c) /* [RO][32] DMA RSLT DEST High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI1_DFAP_DMA_RSLT_SRC_HI         ,0x01201358) /* [RO][32] DMA RSLT SRC High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI1_DFAP_DMA_RSLT_DEST_HI        ,0x0120135c) /* [RO][32] DMA RSLT DEST High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_DFAP_TOK_IDX2PTR_PTR          ,0x0120140c) /* [RO][32] TOK IDX2PTR PTR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_DFAP_TOK_PTR2IDX_IDX          ,0x01201414) /* [RO][32] TOK PTR2IDX IDX Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_0_31_DFAP_DQM_NOT_EMPTY_STS     ,0x01201c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_0_31_DFAP_DQM_NEXT_AVAIL_QUEUE  ,0x01201c28) /* [RO][32] DQM NEXT AVAIL Queue Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_32_63_DFAP_DQM_NOT_EMPTY_STS    ,0x01201d20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_32_63_DFAP_DQM_NEXT_AVAIL_QUEUE ,0x01201d28) /* [RO][32] DQM NEXT AVAIL Queue Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_0_timer_cnt    ,0x01202004) /* [RO][32] Queue 0 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_1_timer_cnt    ,0x0120200c) /* [RO][32] Queue 1 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_2_timer_cnt    ,0x01202014) /* [RO][32] Queue 2 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_3_timer_cnt    ,0x0120201c) /* [RO][32] Queue 3 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_4_timer_cnt    ,0x01202024) /* [RO][32] Queue 4 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_5_timer_cnt    ,0x0120202c) /* [RO][32] Queue 5 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_6_timer_cnt    ,0x01202034) /* [RO][32] Queue 6 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_7_timer_cnt    ,0x0120203c) /* [RO][32] Queue 7 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_8_timer_cnt    ,0x01202044) /* [RO][32] Queue 8 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_9_timer_cnt    ,0x0120204c) /* [RO][32] Queue 9 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_10_timer_cnt   ,0x01202054) /* [RO][32] Queue 10 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_11_timer_cnt   ,0x0120205c) /* [RO][32] Queue 11 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_12_timer_cnt   ,0x01202064) /* [RO][32] Queue 12 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_13_timer_cnt   ,0x0120206c) /* [RO][32] Queue 13 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_14_timer_cnt   ,0x01202074) /* [RO][32] Queue 14 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_15_timer_cnt   ,0x0120207c) /* [RO][32] Queue 15 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_16_timer_cnt   ,0x01202084) /* [RO][32] Queue 16 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_17_timer_cnt   ,0x0120208c) /* [RO][32] Queue 17 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_18_timer_cnt   ,0x01202094) /* [RO][32] Queue 18 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_19_timer_cnt   ,0x0120209c) /* [RO][32] Queue 19 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_20_timer_cnt   ,0x012020a4) /* [RO][32] Queue 20 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_21_timer_cnt   ,0x012020ac) /* [RO][32] Queue 21 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_22_timer_cnt   ,0x012020b4) /* [RO][32] Queue 22 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_23_timer_cnt   ,0x012020bc) /* [RO][32] Queue 23 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_24_timer_cnt   ,0x012020c4) /* [RO][32] Queue 24 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_25_timer_cnt   ,0x012020cc) /* [RO][32] Queue 25 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_26_timer_cnt   ,0x012020d4) /* [RO][32] Queue 26 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_27_timer_cnt   ,0x012020dc) /* [RO][32] Queue 27 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_28_timer_cnt   ,0x012020e4) /* [RO][32] Queue 28 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_29_timer_cnt   ,0x012020ec) /* [RO][32] Queue 29 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_30_timer_cnt   ,0x012020f4) /* [RO][32] Queue 30 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_31_timer_cnt   ,0x012020fc) /* [RO][32] Queue 31 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_32_timer_cnt   ,0x01202104) /* [RO][32] Queue 32 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_33_timer_cnt   ,0x0120210c) /* [RO][32] Queue 33 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_34_timer_cnt   ,0x01202114) /* [RO][32] Queue 34 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_35_timer_cnt   ,0x0120211c) /* [RO][32] Queue 35 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_36_timer_cnt   ,0x01202124) /* [RO][32] Queue 36 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_37_timer_cnt   ,0x0120212c) /* [RO][32] Queue 37 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_38_timer_cnt   ,0x01202134) /* [RO][32] Queue 38 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_39_timer_cnt   ,0x0120213c) /* [RO][32] Queue 39 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_40_timer_cnt   ,0x01202144) /* [RO][32] Queue 40 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_41_timer_cnt   ,0x0120214c) /* [RO][32] Queue 41 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_42_timer_cnt   ,0x01202154) /* [RO][32] Queue 42 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_43_timer_cnt   ,0x0120215c) /* [RO][32] Queue 43 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_44_timer_cnt   ,0x01202164) /* [RO][32] Queue 44 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_45_timer_cnt   ,0x0120216c) /* [RO][32] Queue 45 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_46_timer_cnt   ,0x01202174) /* [RO][32] Queue 46 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_47_timer_cnt   ,0x0120217c) /* [RO][32] Queue 47 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_48_timer_cnt   ,0x01202184) /* [RO][32] Queue 48 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_49_timer_cnt   ,0x0120218c) /* [RO][32] Queue 49 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_50_timer_cnt   ,0x01202194) /* [RO][32] Queue 50 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_51_timer_cnt   ,0x0120219c) /* [RO][32] Queue 51 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_52_timer_cnt   ,0x012021a4) /* [RO][32] Queue 52 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_53_timer_cnt   ,0x012021ac) /* [RO][32] Queue 53 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_54_timer_cnt   ,0x012021b4) /* [RO][32] Queue 54 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_55_timer_cnt   ,0x012021bc) /* [RO][32] Queue 55 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_56_timer_cnt   ,0x012021c4) /* [RO][32] Queue 56 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_57_timer_cnt   ,0x012021cc) /* [RO][32] Queue 57 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_58_timer_cnt   ,0x012021d4) /* [RO][32] Queue 58 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_59_timer_cnt   ,0x012021dc) /* [RO][32] Queue 59 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_60_timer_cnt   ,0x012021e4) /* [RO][32] Queue 60 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_61_timer_cnt   ,0x012021ec) /* [RO][32] Queue 61 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_62_timer_cnt   ,0x012021f4) /* [RO][32] Queue 62 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_DFAP_DQM_63_timer_cnt   ,0x012021fc) /* [RO][32] Queue 63 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_DQM_DFAP_OL_DQM_NOT_EMPTY_STS    ,0x01206c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_DFAP_HEAD_PTR      ,0x01207c00) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_DFAP_TAIL_PTR      ,0x01207c04) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_DFAP_HEAD_PTR      ,0x01207c08) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_DFAP_TAIL_PTR      ,0x01207c0c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_DFAP_HEAD_PTR      ,0x01207c10) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_DFAP_TAIL_PTR      ,0x01207c14) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_DFAP_HEAD_PTR      ,0x01207c18) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_DFAP_TAIL_PTR      ,0x01207c1c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_DFAP_HEAD_PTR      ,0x01207c20) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_DFAP_TAIL_PTR      ,0x01207c24) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_DFAP_HEAD_PTR      ,0x01207c28) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_DFAP_TAIL_PTR      ,0x01207c2c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_DFAP_HEAD_PTR      ,0x01207c30) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_DFAP_TAIL_PTR      ,0x01207c34) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_DFAP_HEAD_PTR      ,0x01207c38) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_DFAP_TAIL_PTR      ,0x01207c3c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_DFAP_HEAD_PTR      ,0x01207c40) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_DFAP_TAIL_PTR      ,0x01207c44) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_DFAP_HEAD_PTR      ,0x01207c48) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_DFAP_TAIL_PTR      ,0x01207c4c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_DFAP_HEAD_PTR     ,0x01207c50) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_DFAP_TAIL_PTR     ,0x01207c54) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_DFAP_HEAD_PTR     ,0x01207c58) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_DFAP_TAIL_PTR     ,0x01207c5c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_DFAP_HEAD_PTR     ,0x01207c60) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_DFAP_TAIL_PTR     ,0x01207c64) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_DFAP_HEAD_PTR     ,0x01207c68) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_DFAP_TAIL_PTR     ,0x01207c6c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_DFAP_HEAD_PTR     ,0x01207c70) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_DFAP_TAIL_PTR     ,0x01207c74) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_DFAP_HEAD_PTR     ,0x01207c78) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_DFAP_TAIL_PTR     ,0x01207c7c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_DFAP_HEAD_PTR     ,0x01207c80) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_DFAP_TAIL_PTR     ,0x01207c84) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_DFAP_HEAD_PTR     ,0x01207c88) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_DFAP_TAIL_PTR     ,0x01207c8c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_DFAP_HEAD_PTR     ,0x01207c90) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_DFAP_TAIL_PTR     ,0x01207c94) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_DFAP_HEAD_PTR     ,0x01207c98) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_DFAP_TAIL_PTR     ,0x01207c9c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_DFAP_HEAD_PTR     ,0x01207ca0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_DFAP_TAIL_PTR     ,0x01207ca4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_DFAP_HEAD_PTR     ,0x01207ca8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_DFAP_TAIL_PTR     ,0x01207cac) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_DFAP_HEAD_PTR     ,0x01207cb0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_DFAP_TAIL_PTR     ,0x01207cb4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_DFAP_HEAD_PTR     ,0x01207cb8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_DFAP_TAIL_PTR     ,0x01207cbc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_DFAP_HEAD_PTR     ,0x01207cc0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_DFAP_TAIL_PTR     ,0x01207cc4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_DFAP_HEAD_PTR     ,0x01207cc8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_DFAP_TAIL_PTR     ,0x01207ccc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_DFAP_HEAD_PTR     ,0x01207cd0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_DFAP_TAIL_PTR     ,0x01207cd4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_DFAP_HEAD_PTR     ,0x01207cd8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_DFAP_TAIL_PTR     ,0x01207cdc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_DFAP_HEAD_PTR     ,0x01207ce0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_DFAP_TAIL_PTR     ,0x01207ce4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_DFAP_HEAD_PTR     ,0x01207ce8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_DFAP_TAIL_PTR     ,0x01207cec) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_DFAP_HEAD_PTR     ,0x01207cf0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_DFAP_TAIL_PTR     ,0x01207cf4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_DFAP_HEAD_PTR     ,0x01207cf8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_DFAP_TAIL_PTR     ,0x01207cfc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_FFE_STS_WORD0        ,0x01300008) /* [RO][32] FFE status word0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_FFE_STS_WORD1        ,0x0130000c) /* [RO][32] FFE status word1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_CMD_FIFO_1_STATUS    ,0x01300014) /* [RO][32] CMD_FIFO_1_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_CMD_FIFO_2_STATUS    ,0x01300018) /* [RO][32] CMD_FIFO_2_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_STS_FIFO_1_STATUS    ,0x0130001c) /* [RO][32] STS_FIFO_1_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_STS_FIFO_2_STATUS    ,0x01300020) /* [RO][32] STS_FIFO_2_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_DMA_FIFO_STATUS      ,0x01300024) /* [RO][32] DMA_FIFO_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_DMA_CTRL_FIFO_STATUS ,0x01300028) /* [RO][32] DMA_FIFO_CTRL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_FIFO_STATUS          ,0x0130002c) /* [RO][32] FIFO_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_MPEG_FIFO_STATUS     ,0x01300034) /* [RO][32] MPEG_FIFO_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_MPEG_STATUS          ,0x01300038) /* [RO][32] MPEG_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_MPEG_TIMESTAMP       ,0x01300040) /* [RO][32] MPEG_TIMESTAMP */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_FFE_STATUS           ,0x01300044) /* [RO][32] FFE_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_DPE_INTERRUPT        ,0x0130004c) /* [RO][32] DPE_INTERRUPT */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_DEBUG_STATE_CODES    ,0x01300050) /* [RO][32] DEBUG_STATE_CODES */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_FFE_DEBUG1           ,0x01300054) /* [RO][32] FFE_DEBUG1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_FFE_DEBUG2           ,0x01300058) /* [RO][32] FFE_DEBUG2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_DIAG_OUT             ,0x01300068) /* [RO][32] DIAG_OUT */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_DPE_REVISION         ,0x0130006c) /* [RO][32] DPE_REVISION */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_FFE_REVISION         ,0x01300070) /* [RO][32] FFE_REVISION */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_MPEG_EXTENDED_STATUS ,0x01300074) /* [RO][32] MPEG_EXTENDED_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_BASIC_DFAP_FFE_STS_WORD2        ,0x01300088) /* [RO][32] FFE status word2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_SLOT_STATUS   ,0x01300a0c) /* [RO][32] HW_ASSIST_SLOT_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_GROUP_STATUS  ,0x01300a10) /* [RO][32] HW_ASSIST_GROUP_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DMA_RSLT_SRC  ,0x01300a48) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DMA_RSLT_DEST ,0x01300a4c) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DMA_RSLT_HCS  ,0x01300a50) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DMA_RSLT_LEN_STAT ,0x01300a54) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DMA_RSLT_HI   ,0x01300a58) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DMA_STATUS    ,0x01300a5c) /* [RO][32] DMA STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DC0_MOD_STS   ,0x01301010) /* [RO][32] HW_ASSIST_DC_MOD_STS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DC1_MOD_STS   ,0x01301014) /* [RO][32] HW_ASSIST_DC_MOD_STS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_DC2_MOD_STS   ,0x01301018) /* [RO][32] HW_ASSIST_DC_MOD_STS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_TC_ALLOC_LEVEL ,0x01301130) /* [RO][32] TC ALLOC LEVEL */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPE_HW_DFAP_HW_ASSIST_TC_STATUS     ,0x01301134) /* [RO][32] TC STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATC_REG_DFAP_NAT0_HASH             ,0x01306014) /* [RO][32] NAT0 Hash Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATC_REG_DFAP_NAT0_HIT_COUNT        ,0x01306018) /* [RO][32] NAT0 Session Hit Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATC_REG_DFAP_NAT1_HASH             ,0x01306064) /* [RO][32] NAT1 Hash Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATC_REG_DFAP_NAT1_HIT_COUNT        ,0x01306068) /* [RO][32] NAT1 Session Hit Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATC_REG_DFAP_NAT2_HASH             ,0x013060b4) /* [RO][32] NAT2 Hash Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATC_REG_DFAP_NAT2_HIT_COUNT        ,0x013060b8) /* [RO][32] NAT2 Session Hit Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATC_REG_DFAP_NAT3_HASH             ,0x01306104) /* [RO][32] NAT3 Hash Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATC_REG_DFAP_NAT3_HIT_COUNT        ,0x01306108) /* [RO][32] NAT3 Session Hit Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL1_STAT1        ,0x01320050) /* [RO][32] POOL1 Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL1_STAT2        ,0x01320054) /* [RO][32] POOL1 Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL1_STAT3        ,0x01320058) /* [RO][32] POOL1 Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL1_STAT4        ,0x0132005c) /* [RO][32] POOL1 Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL1_STAT5        ,0x01320060) /* [RO][32] POOL1 Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL1_STAT6        ,0x01320064) /* [RO][32] POOL1 Status Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL1_STAT7        ,0x01320068) /* [RO][32] POOL1 Status Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL1_STAT8        ,0x0132006c) /* [RO][32] POOL1 Status Register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL2_STAT1        ,0x01320070) /* [RO][32] POOL2 Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL2_STAT2        ,0x01320074) /* [RO][32] POOL2 Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL2_STAT3        ,0x01320078) /* [RO][32] POOL2 Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL2_STAT4        ,0x0132007c) /* [RO][32] POOL2 Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL2_STAT5        ,0x01320080) /* [RO][32] POOL2 Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL2_STAT6        ,0x01320084) /* [RO][32] POOL2 Status Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL2_STAT7        ,0x01320088) /* [RO][32] POOL2 Status Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_POOL2_STAT8        ,0x0132008c) /* [RO][32] POOL2 Status Register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_EXPIRED_TOKEN_COUNT_POOL1 ,0x01320140) /* [RO][32] Expired Token Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_RECOVERED_TOKEN_COUNT_POOL1 ,0x01320144) /* [RO][32] Recovered Token Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_EXPIRED_TOKEN_COUNT_POOL2 ,0x01320148) /* [RO][32] Expired Token Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_PT_CTRL_DFAP_RECOVERED_TOKEN_COUNT_POOL2 ,0x0132014c) /* [RO][32] Recovered Token Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_0      ,0x01406000) /* [RO][32] INVALID MAP COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_1      ,0x01406004) /* [RO][32] INVALID MAP COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_2      ,0x01406008) /* [RO][32] INVALID MAP COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_3      ,0x0140600c) /* [RO][32] INVALID MAP COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_4      ,0x01406010) /* [RO][32] INVALID MAP COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_5      ,0x01406014) /* [RO][32] INVALID MAP COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_6      ,0x01406018) /* [RO][32] INVALID MAP COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_7      ,0x0140601c) /* [RO][32] INVALID MAP COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_CORE_OVERFLOW            ,0x01406020) /* [RO][32] CORE OVERFLOW */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_CORE_BPI_PKT_CNT         ,0x01406028) /* [RO][32] CORE BPI PKT CNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_0      ,0x01406040) /* [RO][32] DMA OVERRUN COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_1      ,0x01406044) /* [RO][32] DMA OVERRUN COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_2      ,0x01406048) /* [RO][32] DMA OVERRUN COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_3      ,0x0140604c) /* [RO][32] DMA OVERRUN COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_4      ,0x01406050) /* [RO][32] DMA OVERRUN COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_5      ,0x01406054) /* [RO][32] DMA OVERRUN COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_6      ,0x01406058) /* [RO][32] DMA OVERRUN COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_7      ,0x0140605c) /* [RO][32] DMA OVERRUN COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_0        ,0x01406060) /* [RO][32] HCS ERROR COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_1        ,0x01406064) /* [RO][32] HCS ERROR COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_2        ,0x01406068) /* [RO][32] HCS ERROR COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_3        ,0x0140606c) /* [RO][32] HCS ERROR COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_4        ,0x01406070) /* [RO][32] HCS ERROR COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_5        ,0x01406074) /* [RO][32] HCS ERROR COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_6        ,0x01406078) /* [RO][32] HCS ERROR COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_7        ,0x0140607c) /* [RO][32] HCS ERROR COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_0       ,0x01406080) /* [RO][32] MPEG ERROR COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_1       ,0x01406084) /* [RO][32] MPEG ERROR COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_2       ,0x01406088) /* [RO][32] MPEG ERROR COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_3       ,0x0140608c) /* [RO][32] MPEG ERROR COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_4       ,0x01406090) /* [RO][32] MPEG ERROR COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_5       ,0x01406094) /* [RO][32] MPEG ERROR COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_6       ,0x01406098) /* [RO][32] MPEG ERROR COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_7       ,0x0140609c) /* [RO][32] MPEG ERROR COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_0   ,0x014060a0) /* [RO][32] UNICAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_1   ,0x014060a4) /* [RO][32] UNICAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_2   ,0x014060a8) /* [RO][32] UNICAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_3   ,0x014060ac) /* [RO][32] UNICAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_4   ,0x014060b0) /* [RO][32] UNICAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_5   ,0x014060b4) /* [RO][32] UNICAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_6   ,0x014060b8) /* [RO][32] UNICAST PACKET COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_7   ,0x014060bc) /* [RO][32] UNICAST PACKET COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_0 ,0x014060c0) /* [RO][32] BROADCAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_1 ,0x014060c4) /* [RO][32] BROADCAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_2 ,0x014060c8) /* [RO][32] BROADCAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_3 ,0x014060cc) /* [RO][32] BROADCAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_4 ,0x014060d0) /* [RO][32] BROADCAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_5 ,0x014060d4) /* [RO][32] BROADCAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_6 ,0x014060d8) /* [RO][32] BROADCAST PACKET COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_7 ,0x014060dc) /* [RO][32] BROADCAST PACKET COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_0 ,0x014060e0) /* [RO][32] MULTICAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_1 ,0x014060e4) /* [RO][32] MULTICAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_2 ,0x014060e8) /* [RO][32] MULTICAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_3 ,0x014060ec) /* [RO][32] MULTICAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_4 ,0x014060f0) /* [RO][32] MULTICAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_5 ,0x014060f4) /* [RO][32] MULTICAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_6 ,0x014060f8) /* [RO][32] MULTICAST PACKET COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_7 ,0x014060fc) /* [RO][32] MULTICAST PACKET COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_0          ,0x01406100) /* [RO][32] VALID MAP CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_1          ,0x01406104) /* [RO][32] VALID MAP CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_2          ,0x01406108) /* [RO][32] VALID MAP CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_3          ,0x0140610c) /* [RO][32] VALID MAP CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_4          ,0x01406110) /* [RO][32] VALID MAP CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_5          ,0x01406114) /* [RO][32] VALID MAP CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_6          ,0x01406118) /* [RO][32] VALID MAP CNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_7          ,0x0140611c) /* [RO][32] VALID MAP CNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_0          ,0x01406120) /* [RO][32] VALID UCD CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_1          ,0x01406124) /* [RO][32] VALID UCD CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_2          ,0x01406128) /* [RO][32] VALID UCD CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_3          ,0x0140612c) /* [RO][32] VALID UCD CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_4          ,0x01406130) /* [RO][32] VALID UCD CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_5          ,0x01406134) /* [RO][32] VALID UCD CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_6          ,0x01406138) /* [RO][32] VALID UCD CNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_7          ,0x0140613c) /* [RO][32] VALID UCD CNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_0      ,0x01406140) /* [RO][32] MSG CRC ERROR CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_1      ,0x01406144) /* [RO][32] MSG CRC ERROR CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_2      ,0x01406148) /* [RO][32] MSG CRC ERROR CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_3      ,0x0140614c) /* [RO][32] MSG CRC ERROR CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_4      ,0x01406150) /* [RO][32] MSG CRC ERROR CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_5      ,0x01406154) /* [RO][32] MSG CRC ERROR CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_6      ,0x01406158) /* [RO][32] MSG CRC ERROR CNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_7      ,0x0140615c) /* [RO][32] MSG CRC ERROR CNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_0     ,0x01406160) /* [RO][32] DATA CRC ERROR CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_1     ,0x01406164) /* [RO][32] DATA CRC ERROR CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_2     ,0x01406168) /* [RO][32] DATA CRC ERROR CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_3     ,0x0140616c) /* [RO][32] DATA CRC ERROR CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_4     ,0x01406170) /* [RO][32] DATA CRC ERROR CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_5     ,0x01406174) /* [RO][32] DATA CRC ERROR CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_6     ,0x01406178) /* [RO][32] DATA CRC ERROR CNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_7     ,0x0140617c) /* [RO][32] DATA CRC ERROR CNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_0        ,0x01406180) /* [RO][32] UCAST MSG COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_1        ,0x01406184) /* [RO][32] UCAST MSG COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_2        ,0x01406188) /* [RO][32] UCAST MSG COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_3        ,0x0140618c) /* [RO][32] UCAST MSG COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_4        ,0x01406190) /* [RO][32] UCAST MSG COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_5        ,0x01406194) /* [RO][32] UCAST MSG COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_6        ,0x01406198) /* [RO][32] UCAST MSG COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_7        ,0x0140619c) /* [RO][32] UCAST MSG COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_0        ,0x014061a0) /* [RO][32] MCAST MSG COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_1        ,0x014061a4) /* [RO][32] MCAST MSG COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_2        ,0x014061a8) /* [RO][32] MCAST MSG COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_3        ,0x014061ac) /* [RO][32] MCAST MSG COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_4        ,0x014061b0) /* [RO][32] MCAST MSG COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_5        ,0x014061b4) /* [RO][32] MCAST MSG COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_6        ,0x014061b8) /* [RO][32] MCAST MSG COUNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_7        ,0x014061bc) /* [RO][32] MCAST MSG COUNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_SA_DISCARDS      ,0x014061c0) /* [RO][32] UNICAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_SA_DISCARDS    ,0x014061c4) /* [RO][32] BROADCAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_SA_DISCARDS    ,0x014061c8) /* [RO][32] MULTICAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_0      ,0x01406260) /* [RO][32] DATA PHS BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_1      ,0x01406264) /* [RO][32] DATA PHS BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_2      ,0x01406268) /* [RO][32] DATA PHS BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_3      ,0x0140626c) /* [RO][32] DATA PHS BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_4      ,0x01406270) /* [RO][32] DATA PHS BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_5      ,0x01406274) /* [RO][32] DATA PHS BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_6      ,0x01406278) /* [RO][32] DATA PHS BYTE CNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_7      ,0x0140627c) /* [RO][32] DATA PHS BYTE CNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_0      ,0x01406280) /* [RO][32] DATA HDR BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_1      ,0x01406284) /* [RO][32] DATA HDR BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_2      ,0x01406288) /* [RO][32] DATA HDR BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_3      ,0x0140628c) /* [RO][32] DATA HDR BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_4      ,0x01406290) /* [RO][32] DATA HDR BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_5      ,0x01406294) /* [RO][32] DATA HDR BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_6      ,0x01406298) /* [RO][32] DATA HDR BYTE CNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_7      ,0x0140629c) /* [RO][32] DATA HDR BYTE CNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_0       ,0x014062a0) /* [RO][32] MSG HDR BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_1       ,0x014062a4) /* [RO][32] MSG HDR BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_2       ,0x014062a8) /* [RO][32] MSG HDR BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_3       ,0x014062ac) /* [RO][32] MSG HDR BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_4       ,0x014062b0) /* [RO][32] MSG HDR BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_5       ,0x014062b4) /* [RO][32] MSG HDR BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_6       ,0x014062b8) /* [RO][32] MSG HDR BYTE CNT 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_7       ,0x014062bc) /* [RO][32] MSG HDR BYTE CNT 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_8      ,0x01406400) /* [RO][32] INVALID MAP COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_9      ,0x01406404) /* [RO][32] INVALID MAP COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_10     ,0x01406408) /* [RO][32] INVALID MAP COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_11     ,0x0140640c) /* [RO][32] INVALID MAP COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_12     ,0x01406410) /* [RO][32] INVALID MAP COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_13     ,0x01406414) /* [RO][32] INVALID MAP COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_14     ,0x01406418) /* [RO][32] INVALID MAP COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_15     ,0x0140641c) /* [RO][32] INVALID MAP COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_8      ,0x01406440) /* [RO][32] DMA OVERRUN COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_9      ,0x01406444) /* [RO][32] DMA OVERRUN COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_10     ,0x01406448) /* [RO][32] DMA OVERRUN COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_11     ,0x0140644c) /* [RO][32] DMA OVERRUN COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_12     ,0x01406450) /* [RO][32] DMA OVERRUN COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_13     ,0x01406454) /* [RO][32] DMA OVERRUN COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_14     ,0x01406458) /* [RO][32] DMA OVERRUN COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_15     ,0x0140645c) /* [RO][32] DMA OVERRUN COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_8        ,0x01406460) /* [RO][32] HCS ERROR COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_9        ,0x01406464) /* [RO][32] HCS ERROR COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_10       ,0x01406468) /* [RO][32] HCS ERROR COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_11       ,0x0140646c) /* [RO][32] HCS ERROR COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_12       ,0x01406470) /* [RO][32] HCS ERROR COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_13       ,0x01406474) /* [RO][32] HCS ERROR COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_14       ,0x01406478) /* [RO][32] HCS ERROR COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_15       ,0x0140647c) /* [RO][32] HCS ERROR COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_8       ,0x01406480) /* [RO][32] MPEG ERROR COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_9       ,0x01406484) /* [RO][32] MPEG ERROR COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_10      ,0x01406488) /* [RO][32] MPEG ERROR COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_11      ,0x0140648c) /* [RO][32] MPEG ERROR COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_12      ,0x01406490) /* [RO][32] MPEG ERROR COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_13      ,0x01406494) /* [RO][32] MPEG ERROR COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_14      ,0x01406498) /* [RO][32] MPEG ERROR COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_15      ,0x0140649c) /* [RO][32] MPEG ERROR COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_8   ,0x014064a0) /* [RO][32] UNICAST PACKET COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_9   ,0x014064a4) /* [RO][32] UNICAST PACKET COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_10  ,0x014064a8) /* [RO][32] UNICAST PACKET COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_11  ,0x014064ac) /* [RO][32] UNICAST PACKET COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_12  ,0x014064b0) /* [RO][32] UNICAST PACKET COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_13  ,0x014064b4) /* [RO][32] UNICAST PACKET COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_14  ,0x014064b8) /* [RO][32] UNICAST PACKET COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_15  ,0x014064bc) /* [RO][32] UNICAST PACKET COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_8 ,0x014064c0) /* [RO][32] BROADCAST PACKET COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_9 ,0x014064c4) /* [RO][32] BROADCAST PACKET COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_10 ,0x014064c8) /* [RO][32] BROADCAST PACKET COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_11 ,0x014064cc) /* [RO][32] BROADCAST PACKET COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_12 ,0x014064d0) /* [RO][32] BROADCAST PACKET COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_13 ,0x014064d4) /* [RO][32] BROADCAST PACKET COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_14 ,0x014064d8) /* [RO][32] BROADCAST PACKET COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_15 ,0x014064dc) /* [RO][32] BROADCAST PACKET COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_8 ,0x014064e0) /* [RO][32] MULTICAST PACKET COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_9 ,0x014064e4) /* [RO][32] MULTICAST PACKET COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_10 ,0x014064e8) /* [RO][32] MULTICAST PACKET COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_11 ,0x014064ec) /* [RO][32] MULTICAST PACKET COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_12 ,0x014064f0) /* [RO][32] MULTICAST PACKET COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_13 ,0x014064f4) /* [RO][32] MULTICAST PACKET COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_14 ,0x014064f8) /* [RO][32] MULTICAST PACKET COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_15 ,0x014064fc) /* [RO][32] MULTICAST PACKET COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_8          ,0x01406500) /* [RO][32] VALID MAP CNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_9          ,0x01406504) /* [RO][32] VALID MAP CNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_10         ,0x01406508) /* [RO][32] VALID MAP CNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_11         ,0x0140650c) /* [RO][32] VALID MAP CNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_12         ,0x01406510) /* [RO][32] VALID MAP CNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_13         ,0x01406514) /* [RO][32] VALID MAP CNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_14         ,0x01406518) /* [RO][32] VALID MAP CNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_15         ,0x0140651c) /* [RO][32] VALID MAP CNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_8          ,0x01406520) /* [RO][32] VALID UCD CNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_9          ,0x01406524) /* [RO][32] VALID UCD CNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_10         ,0x01406528) /* [RO][32] VALID UCD CNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_11         ,0x0140652c) /* [RO][32] VALID UCD CNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_12         ,0x01406530) /* [RO][32] VALID UCD CNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_13         ,0x01406534) /* [RO][32] VALID UCD CNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_14         ,0x01406538) /* [RO][32] VALID UCD CNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_15         ,0x0140653c) /* [RO][32] VALID UCD CNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_8      ,0x01406540) /* [RO][32] MSG CRC ERROR CNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_9      ,0x01406544) /* [RO][32] MSG CRC ERROR CNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_10     ,0x01406548) /* [RO][32] MSG CRC ERROR CNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_11     ,0x0140654c) /* [RO][32] MSG CRC ERROR CNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_12     ,0x01406550) /* [RO][32] MSG CRC ERROR CNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_13     ,0x01406554) /* [RO][32] MSG CRC ERROR CNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_14     ,0x01406558) /* [RO][32] MSG CRC ERROR CNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_15     ,0x0140655c) /* [RO][32] MSG CRC ERROR CNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_8     ,0x01406560) /* [RO][32] DATA CRC ERROR CNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_9     ,0x01406564) /* [RO][32] DATA CRC ERROR CNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_10    ,0x01406568) /* [RO][32] DATA CRC ERROR CNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_11    ,0x0140656c) /* [RO][32] DATA CRC ERROR CNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_12    ,0x01406570) /* [RO][32] DATA CRC ERROR CNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_13    ,0x01406574) /* [RO][32] DATA CRC ERROR CNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_14    ,0x01406578) /* [RO][32] DATA CRC ERROR CNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_15    ,0x0140657c) /* [RO][32] DATA CRC ERROR CNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_8        ,0x01406580) /* [RO][32] UCAST MSG COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_9        ,0x01406584) /* [RO][32] UCAST MSG COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_10       ,0x01406588) /* [RO][32] UCAST MSG COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_11       ,0x0140658c) /* [RO][32] UCAST MSG COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_12       ,0x01406590) /* [RO][32] UCAST MSG COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_13       ,0x01406594) /* [RO][32] UCAST MSG COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_14       ,0x01406598) /* [RO][32] UCAST MSG COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_15       ,0x0140659c) /* [RO][32] UCAST MSG COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_8        ,0x014065a0) /* [RO][32] MCAST MSG COUNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_9        ,0x014065a4) /* [RO][32] MCAST MSG COUNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_10       ,0x014065a8) /* [RO][32] MCAST MSG COUNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_11       ,0x014065ac) /* [RO][32] MCAST MSG COUNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_12       ,0x014065b0) /* [RO][32] MCAST MSG COUNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_13       ,0x014065b4) /* [RO][32] MCAST MSG COUNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_14       ,0x014065b8) /* [RO][32] MCAST MSG COUNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_15       ,0x014065bc) /* [RO][32] MCAST MSG COUNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_8      ,0x01406660) /* [RO][32] DATA PHS BYTE CNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_9      ,0x01406664) /* [RO][32] DATA PHS BYTE CNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_10     ,0x01406668) /* [RO][32] DATA PHS BYTE CNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_11     ,0x0140666c) /* [RO][32] DATA PHS BYTE CNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_12     ,0x01406670) /* [RO][32] DATA PHS BYTE CNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_13     ,0x01406674) /* [RO][32] DATA PHS BYTE CNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_14     ,0x01406678) /* [RO][32] DATA PHS BYTE CNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_15     ,0x0140667c) /* [RO][32] DATA PHS BYTE CNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_8      ,0x01406680) /* [RO][32] DATA HDR BYTE CNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_9      ,0x01406684) /* [RO][32] DATA HDR BYTE CNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_10     ,0x01406688) /* [RO][32] DATA HDR BYTE CNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_11     ,0x0140668c) /* [RO][32] DATA HDR BYTE CNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_12     ,0x01406690) /* [RO][32] DATA HDR BYTE CNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_13     ,0x01406694) /* [RO][32] DATA HDR BYTE CNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_14     ,0x01406698) /* [RO][32] DATA HDR BYTE CNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_15     ,0x0140669c) /* [RO][32] DATA HDR BYTE CNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_8       ,0x014066a0) /* [RO][32] MSG HDR BYTE CNT 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_9       ,0x014066a4) /* [RO][32] MSG HDR BYTE CNT 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_10      ,0x014066a8) /* [RO][32] MSG HDR BYTE CNT 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_11      ,0x014066ac) /* [RO][32] MSG HDR BYTE CNT 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_12      ,0x014066b0) /* [RO][32] MSG HDR BYTE CNT 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_13      ,0x014066b4) /* [RO][32] MSG HDR BYTE CNT 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_14      ,0x014066b8) /* [RO][32] MSG HDR BYTE CNT 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_15      ,0x014066bc) /* [RO][32] MSG HDR BYTE CNT 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_16     ,0x01406800) /* [RO][32] INVALID MAP COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_17     ,0x01406804) /* [RO][32] INVALID MAP COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_18     ,0x01406808) /* [RO][32] INVALID MAP COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_19     ,0x0140680c) /* [RO][32] INVALID MAP COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_20     ,0x01406810) /* [RO][32] INVALID MAP COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_21     ,0x01406814) /* [RO][32] INVALID MAP COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_22     ,0x01406818) /* [RO][32] INVALID MAP COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_23     ,0x0140681c) /* [RO][32] INVALID MAP COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_16     ,0x01406840) /* [RO][32] DMA OVERRUN COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_17     ,0x01406844) /* [RO][32] DMA OVERRUN COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_18     ,0x01406848) /* [RO][32] DMA OVERRUN COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_19     ,0x0140684c) /* [RO][32] DMA OVERRUN COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_20     ,0x01406850) /* [RO][32] DMA OVERRUN COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_21     ,0x01406854) /* [RO][32] DMA OVERRUN COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_22     ,0x01406858) /* [RO][32] DMA OVERRUN COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_23     ,0x0140685c) /* [RO][32] DMA OVERRUN COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_16       ,0x01406860) /* [RO][32] HCS ERROR COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_17       ,0x01406864) /* [RO][32] HCS ERROR COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_18       ,0x01406868) /* [RO][32] HCS ERROR COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_19       ,0x0140686c) /* [RO][32] HCS ERROR COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_20       ,0x01406870) /* [RO][32] HCS ERROR COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_21       ,0x01406874) /* [RO][32] HCS ERROR COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_22       ,0x01406878) /* [RO][32] HCS ERROR COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_23       ,0x0140687c) /* [RO][32] HCS ERROR COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_16      ,0x01406880) /* [RO][32] MPEG ERROR COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_17      ,0x01406884) /* [RO][32] MPEG ERROR COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_18      ,0x01406888) /* [RO][32] MPEG ERROR COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_19      ,0x0140688c) /* [RO][32] MPEG ERROR COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_20      ,0x01406890) /* [RO][32] MPEG ERROR COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_21      ,0x01406894) /* [RO][32] MPEG ERROR COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_22      ,0x01406898) /* [RO][32] MPEG ERROR COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_23      ,0x0140689c) /* [RO][32] MPEG ERROR COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_16  ,0x014068a0) /* [RO][32] UNICAST PACKET COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_17  ,0x014068a4) /* [RO][32] UNICAST PACKET COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_18  ,0x014068a8) /* [RO][32] UNICAST PACKET COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_19  ,0x014068ac) /* [RO][32] UNICAST PACKET COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_20  ,0x014068b0) /* [RO][32] UNICAST PACKET COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_21  ,0x014068b4) /* [RO][32] UNICAST PACKET COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_22  ,0x014068b8) /* [RO][32] UNICAST PACKET COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_23  ,0x014068bc) /* [RO][32] UNICAST PACKET COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_16 ,0x014068c0) /* [RO][32] BROADCAST PACKET COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_17 ,0x014068c4) /* [RO][32] BROADCAST PACKET COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_18 ,0x014068c8) /* [RO][32] BROADCAST PACKET COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_19 ,0x014068cc) /* [RO][32] BROADCAST PACKET COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_20 ,0x014068d0) /* [RO][32] BROADCAST PACKET COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_21 ,0x014068d4) /* [RO][32] BROADCAST PACKET COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_22 ,0x014068d8) /* [RO][32] BROADCAST PACKET COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_23 ,0x014068dc) /* [RO][32] BROADCAST PACKET COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_16 ,0x014068e0) /* [RO][32] MULTICAST PACKET COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_17 ,0x014068e4) /* [RO][32] MULTICAST PACKET COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_18 ,0x014068e8) /* [RO][32] MULTICAST PACKET COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_19 ,0x014068ec) /* [RO][32] MULTICAST PACKET COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_20 ,0x014068f0) /* [RO][32] MULTICAST PACKET COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_21 ,0x014068f4) /* [RO][32] MULTICAST PACKET COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_22 ,0x014068f8) /* [RO][32] MULTICAST PACKET COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_23 ,0x014068fc) /* [RO][32] MULTICAST PACKET COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_16         ,0x01406900) /* [RO][32] VALID MAP CNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_17         ,0x01406904) /* [RO][32] VALID MAP CNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_18         ,0x01406908) /* [RO][32] VALID MAP CNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_19         ,0x0140690c) /* [RO][32] VALID MAP CNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_20         ,0x01406910) /* [RO][32] VALID MAP CNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_21         ,0x01406914) /* [RO][32] VALID MAP CNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_22         ,0x01406918) /* [RO][32] VALID MAP CNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_23         ,0x0140691c) /* [RO][32] VALID MAP CNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_16         ,0x01406920) /* [RO][32] VALID UCD CNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_17         ,0x01406924) /* [RO][32] VALID UCD CNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_18         ,0x01406928) /* [RO][32] VALID UCD CNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_19         ,0x0140692c) /* [RO][32] VALID UCD CNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_20         ,0x01406930) /* [RO][32] VALID UCD CNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_21         ,0x01406934) /* [RO][32] VALID UCD CNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_22         ,0x01406938) /* [RO][32] VALID UCD CNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_23         ,0x0140693c) /* [RO][32] VALID UCD CNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_16     ,0x01406940) /* [RO][32] MSG CRC ERROR CNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_17     ,0x01406944) /* [RO][32] MSG CRC ERROR CNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_18     ,0x01406948) /* [RO][32] MSG CRC ERROR CNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_19     ,0x0140694c) /* [RO][32] MSG CRC ERROR CNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_20     ,0x01406950) /* [RO][32] MSG CRC ERROR CNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_21     ,0x01406954) /* [RO][32] MSG CRC ERROR CNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_22     ,0x01406958) /* [RO][32] MSG CRC ERROR CNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_23     ,0x0140695c) /* [RO][32] MSG CRC ERROR CNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_16    ,0x01406960) /* [RO][32] DATA CRC ERROR CNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_17    ,0x01406964) /* [RO][32] DATA CRC ERROR CNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_18    ,0x01406968) /* [RO][32] DATA CRC ERROR CNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_19    ,0x0140696c) /* [RO][32] DATA CRC ERROR CNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_20    ,0x01406970) /* [RO][32] DATA CRC ERROR CNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_21    ,0x01406974) /* [RO][32] DATA CRC ERROR CNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_22    ,0x01406978) /* [RO][32] DATA CRC ERROR CNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_23    ,0x0140697c) /* [RO][32] DATA CRC ERROR CNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_16       ,0x01406980) /* [RO][32] UCAST MSG COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_17       ,0x01406984) /* [RO][32] UCAST MSG COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_18       ,0x01406988) /* [RO][32] UCAST MSG COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_19       ,0x0140698c) /* [RO][32] UCAST MSG COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_20       ,0x01406990) /* [RO][32] UCAST MSG COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_21       ,0x01406994) /* [RO][32] UCAST MSG COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_22       ,0x01406998) /* [RO][32] UCAST MSG COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_23       ,0x0140699c) /* [RO][32] UCAST MSG COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_16       ,0x014069a0) /* [RO][32] MCAST MSG COUNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_17       ,0x014069a4) /* [RO][32] MCAST MSG COUNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_18       ,0x014069a8) /* [RO][32] MCAST MSG COUNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_19       ,0x014069ac) /* [RO][32] MCAST MSG COUNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_20       ,0x014069b0) /* [RO][32] MCAST MSG COUNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_21       ,0x014069b4) /* [RO][32] MCAST MSG COUNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_22       ,0x014069b8) /* [RO][32] MCAST MSG COUNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_23       ,0x014069bc) /* [RO][32] MCAST MSG COUNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_16     ,0x01406a60) /* [RO][32] DATA PHS BYTE CNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_17     ,0x01406a64) /* [RO][32] DATA PHS BYTE CNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_18     ,0x01406a68) /* [RO][32] DATA PHS BYTE CNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_19     ,0x01406a6c) /* [RO][32] DATA PHS BYTE CNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_20     ,0x01406a70) /* [RO][32] DATA PHS BYTE CNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_21     ,0x01406a74) /* [RO][32] DATA PHS BYTE CNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_22     ,0x01406a78) /* [RO][32] DATA PHS BYTE CNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_23     ,0x01406a7c) /* [RO][32] DATA PHS BYTE CNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_16     ,0x01406a80) /* [RO][32] DATA HDR BYTE CNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_17     ,0x01406a84) /* [RO][32] DATA HDR BYTE CNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_18     ,0x01406a88) /* [RO][32] DATA HDR BYTE CNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_19     ,0x01406a8c) /* [RO][32] DATA HDR BYTE CNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_20     ,0x01406a90) /* [RO][32] DATA HDR BYTE CNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_21     ,0x01406a94) /* [RO][32] DATA HDR BYTE CNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_22     ,0x01406a98) /* [RO][32] DATA HDR BYTE CNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_23     ,0x01406a9c) /* [RO][32] DATA HDR BYTE CNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_16      ,0x01406aa0) /* [RO][32] MSG HDR BYTE CNT 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_17      ,0x01406aa4) /* [RO][32] MSG HDR BYTE CNT 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_18      ,0x01406aa8) /* [RO][32] MSG HDR BYTE CNT 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_19      ,0x01406aac) /* [RO][32] MSG HDR BYTE CNT 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_20      ,0x01406ab0) /* [RO][32] MSG HDR BYTE CNT 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_21      ,0x01406ab4) /* [RO][32] MSG HDR BYTE CNT 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_22      ,0x01406ab8) /* [RO][32] MSG HDR BYTE CNT 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_23      ,0x01406abc) /* [RO][32] MSG HDR BYTE CNT 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_24     ,0x01406c00) /* [RO][32] INVALID MAP COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_25     ,0x01406c04) /* [RO][32] INVALID MAP COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_26     ,0x01406c08) /* [RO][32] INVALID MAP COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_27     ,0x01406c0c) /* [RO][32] INVALID MAP COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_28     ,0x01406c10) /* [RO][32] INVALID MAP COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_29     ,0x01406c14) /* [RO][32] INVALID MAP COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_30     ,0x01406c18) /* [RO][32] INVALID MAP COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_INVALID_MAP_COUNT_31     ,0x01406c1c) /* [RO][32] INVALID MAP COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_24     ,0x01406c40) /* [RO][32] DMA OVERRUN COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_25     ,0x01406c44) /* [RO][32] DMA OVERRUN COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_26     ,0x01406c48) /* [RO][32] DMA OVERRUN COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_27     ,0x01406c4c) /* [RO][32] DMA OVERRUN COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_28     ,0x01406c50) /* [RO][32] DMA OVERRUN COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_29     ,0x01406c54) /* [RO][32] DMA OVERRUN COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_30     ,0x01406c58) /* [RO][32] DMA OVERRUN COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DMA_OVERRUN_COUNT_31     ,0x01406c5c) /* [RO][32] DMA OVERRUN COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_24       ,0x01406c60) /* [RO][32] HCS ERROR COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_25       ,0x01406c64) /* [RO][32] HCS ERROR COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_26       ,0x01406c68) /* [RO][32] HCS ERROR COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_27       ,0x01406c6c) /* [RO][32] HCS ERROR COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_28       ,0x01406c70) /* [RO][32] HCS ERROR COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_29       ,0x01406c74) /* [RO][32] HCS ERROR COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_30       ,0x01406c78) /* [RO][32] HCS ERROR COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_HCS_ERROR_COUNT_31       ,0x01406c7c) /* [RO][32] HCS ERROR COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_24      ,0x01406c80) /* [RO][32] MPEG ERROR COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_25      ,0x01406c84) /* [RO][32] MPEG ERROR COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_26      ,0x01406c88) /* [RO][32] MPEG ERROR COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_27      ,0x01406c8c) /* [RO][32] MPEG ERROR COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_28      ,0x01406c90) /* [RO][32] MPEG ERROR COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_29      ,0x01406c94) /* [RO][32] MPEG ERROR COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_30      ,0x01406c98) /* [RO][32] MPEG ERROR COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MPEG_ERROR_COUNT_31      ,0x01406c9c) /* [RO][32] MPEG ERROR COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_24  ,0x01406ca0) /* [RO][32] UNICAST PACKET COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_25  ,0x01406ca4) /* [RO][32] UNICAST PACKET COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_26  ,0x01406ca8) /* [RO][32] UNICAST PACKET COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_27  ,0x01406cac) /* [RO][32] UNICAST PACKET COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_28  ,0x01406cb0) /* [RO][32] UNICAST PACKET COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_29  ,0x01406cb4) /* [RO][32] UNICAST PACKET COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_30  ,0x01406cb8) /* [RO][32] UNICAST PACKET COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UNICAST_PACKET_COUNT_31  ,0x01406cbc) /* [RO][32] UNICAST PACKET COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_24 ,0x01406cc0) /* [RO][32] BROADCAST PACKET COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_25 ,0x01406cc4) /* [RO][32] BROADCAST PACKET COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_26 ,0x01406cc8) /* [RO][32] BROADCAST PACKET COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_27 ,0x01406ccc) /* [RO][32] BROADCAST PACKET COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_28 ,0x01406cd0) /* [RO][32] BROADCAST PACKET COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_29 ,0x01406cd4) /* [RO][32] BROADCAST PACKET COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_30 ,0x01406cd8) /* [RO][32] BROADCAST PACKET COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BROADCAST_PACKET_COUNT_31 ,0x01406cdc) /* [RO][32] BROADCAST PACKET COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_24 ,0x01406ce0) /* [RO][32] MULTICAST PACKET COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_25 ,0x01406ce4) /* [RO][32] MULTICAST PACKET COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_26 ,0x01406ce8) /* [RO][32] MULTICAST PACKET COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_27 ,0x01406cec) /* [RO][32] MULTICAST PACKET COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_28 ,0x01406cf0) /* [RO][32] MULTICAST PACKET COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_29 ,0x01406cf4) /* [RO][32] MULTICAST PACKET COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_30 ,0x01406cf8) /* [RO][32] MULTICAST PACKET COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MULTICAST_PACKET_COUNT_31 ,0x01406cfc) /* [RO][32] MULTICAST PACKET COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_24         ,0x01406d00) /* [RO][32] VALID MAP CNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_25         ,0x01406d04) /* [RO][32] VALID MAP CNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_26         ,0x01406d08) /* [RO][32] VALID MAP CNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_27         ,0x01406d0c) /* [RO][32] VALID MAP CNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_28         ,0x01406d10) /* [RO][32] VALID MAP CNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_29         ,0x01406d14) /* [RO][32] VALID MAP CNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_30         ,0x01406d18) /* [RO][32] VALID MAP CNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_MAP_CNT_31         ,0x01406d1c) /* [RO][32] VALID MAP CNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_24         ,0x01406d20) /* [RO][32] VALID UCD CNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_25         ,0x01406d24) /* [RO][32] VALID UCD CNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_26         ,0x01406d28) /* [RO][32] VALID UCD CNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_27         ,0x01406d2c) /* [RO][32] VALID UCD CNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_28         ,0x01406d30) /* [RO][32] VALID UCD CNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_29         ,0x01406d34) /* [RO][32] VALID UCD CNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_30         ,0x01406d38) /* [RO][32] VALID UCD CNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_VALID_UCD_CNT_31         ,0x01406d3c) /* [RO][32] VALID UCD CNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_24     ,0x01406d40) /* [RO][32] MSG CRC ERROR CNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_25     ,0x01406d44) /* [RO][32] MSG CRC ERROR CNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_26     ,0x01406d48) /* [RO][32] MSG CRC ERROR CNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_27     ,0x01406d4c) /* [RO][32] MSG CRC ERROR CNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_28     ,0x01406d50) /* [RO][32] MSG CRC ERROR CNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_29     ,0x01406d54) /* [RO][32] MSG CRC ERROR CNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_30     ,0x01406d58) /* [RO][32] MSG CRC ERROR CNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_CRC_ERROR_CNT_31     ,0x01406d5c) /* [RO][32] MSG CRC ERROR CNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_24    ,0x01406d60) /* [RO][32] DATA CRC ERROR CNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_25    ,0x01406d64) /* [RO][32] DATA CRC ERROR CNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_26    ,0x01406d68) /* [RO][32] DATA CRC ERROR CNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_27    ,0x01406d6c) /* [RO][32] DATA CRC ERROR CNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_28    ,0x01406d70) /* [RO][32] DATA CRC ERROR CNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_29    ,0x01406d74) /* [RO][32] DATA CRC ERROR CNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_30    ,0x01406d78) /* [RO][32] DATA CRC ERROR CNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_CRC_ERROR_CNT_31    ,0x01406d7c) /* [RO][32] DATA CRC ERROR CNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_24       ,0x01406d80) /* [RO][32] UCAST MSG COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_25       ,0x01406d84) /* [RO][32] UCAST MSG COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_26       ,0x01406d88) /* [RO][32] UCAST MSG COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_27       ,0x01406d8c) /* [RO][32] UCAST MSG COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_28       ,0x01406d90) /* [RO][32] UCAST MSG COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_29       ,0x01406d94) /* [RO][32] UCAST MSG COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_30       ,0x01406d98) /* [RO][32] UCAST MSG COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_UCAST_MSG_COUNT_31       ,0x01406d9c) /* [RO][32] UCAST MSG COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_24       ,0x01406da0) /* [RO][32] MCAST MSG COUNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_25       ,0x01406da4) /* [RO][32] MCAST MSG COUNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_26       ,0x01406da8) /* [RO][32] MCAST MSG COUNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_27       ,0x01406dac) /* [RO][32] MCAST MSG COUNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_28       ,0x01406db0) /* [RO][32] MCAST MSG COUNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_29       ,0x01406db4) /* [RO][32] MCAST MSG COUNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_30       ,0x01406db8) /* [RO][32] MCAST MSG COUNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MCAST_MSG_COUNT_31       ,0x01406dbc) /* [RO][32] MCAST MSG COUNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_24     ,0x01406e60) /* [RO][32] DATA PHS BYTE CNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_25     ,0x01406e64) /* [RO][32] DATA PHS BYTE CNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_26     ,0x01406e68) /* [RO][32] DATA PHS BYTE CNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_27     ,0x01406e6c) /* [RO][32] DATA PHS BYTE CNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_28     ,0x01406e70) /* [RO][32] DATA PHS BYTE CNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_29     ,0x01406e74) /* [RO][32] DATA PHS BYTE CNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_30     ,0x01406e78) /* [RO][32] DATA PHS BYTE CNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_PHS_BYTE_CNT_31     ,0x01406e7c) /* [RO][32] DATA PHS BYTE CNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_24     ,0x01406e80) /* [RO][32] DATA HDR BYTE CNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_25     ,0x01406e84) /* [RO][32] DATA HDR BYTE CNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_26     ,0x01406e88) /* [RO][32] DATA HDR BYTE CNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_27     ,0x01406e8c) /* [RO][32] DATA HDR BYTE CNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_28     ,0x01406e90) /* [RO][32] DATA HDR BYTE CNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_29     ,0x01406e94) /* [RO][32] DATA HDR BYTE CNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_30     ,0x01406e98) /* [RO][32] DATA HDR BYTE CNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DATA_HDR_BYTE_CNT_31     ,0x01406e9c) /* [RO][32] DATA HDR BYTE CNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_24      ,0x01406ea0) /* [RO][32] MSG HDR BYTE CNT 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_25      ,0x01406ea4) /* [RO][32] MSG HDR BYTE CNT 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_26      ,0x01406ea8) /* [RO][32] MSG HDR BYTE CNT 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_27      ,0x01406eac) /* [RO][32] MSG HDR BYTE CNT 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_28      ,0x01406eb0) /* [RO][32] MSG HDR BYTE CNT 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_29      ,0x01406eb4) /* [RO][32] MSG HDR BYTE CNT 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_30      ,0x01406eb8) /* [RO][32] MSG HDR BYTE CNT 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_MSG_HDR_BYTE_CNT_31      ,0x01406ebc) /* [RO][32] MSG HDR BYTE CNT 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_BLOCK_IRQ_STATUS         ,0x01407254) /* [RO][32] BLOCK IRQ STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_DPV_TIMESTAMP            ,0x014072c8) /* [RO][32] DPV TIMESTAMP */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_TC_ALLOC_LEVEL           ,0x014073a8) /* [RO][32] TC ALLOC LEVEL */
BCHP_REGISTER_READONLY_32BIT(BCHP_DOWNSTREAM_LFSR_RESULT              ,0x014073dc) /* [RO][32] LFSR_RESULT */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_TOKEN_FIFO_SIZE          ,0x0160417c) /* [RO][32] Token FIFO size readback */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_PLC_LFSR_RESULT          ,0x01604184) /* [RO][32] PLC_LFSR_RESULT */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_INVALID_MAP_COUNT_0      ,0x01606000) /* [RO][32] INVALID MAP COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_INVALID_MAP_COUNT_1      ,0x01606004) /* [RO][32] INVALID MAP COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_INVALID_MAP_COUNT_2      ,0x01606008) /* [RO][32] INVALID MAP COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_INVALID_MAP_COUNT_3      ,0x0160600c) /* [RO][32] INVALID MAP COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_INVALID_MAP_COUNT_4      ,0x01606010) /* [RO][32] INVALID MAP COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_INVALID_MAP_COUNT_5      ,0x01606014) /* [RO][32] INVALID MAP COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6018             ,0x01606018) /* [RO][32] RESERVED6018 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED601C             ,0x0160601c) /* [RO][32] RESERVED601C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_OVERFLOW_PKTS_DISCARDED  ,0x01606020) /* [RO][32] OVERFLOW PKTS DISCARDED */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_NOBUF_PKTS_DISCARDED     ,0x01606024) /* [RO][32] PKTS DISCARDED FOR NO BUFFER */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BPI_PKT_COUNT            ,0x01606028) /* [RO][32] BPI PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_PLC_CRC24_ERROR_CNT      ,0x0160602c) /* [RO][32] PLC CRC24 ERROR CNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6030             ,0x01606030) /* [RO][32] RESERVED6030 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6034             ,0x01606034) /* [RO][32] RESERVED6034 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6038             ,0x01606038) /* [RO][32] RESERVED6038 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED603C             ,0x0160603c) /* [RO][32] RESERVED603C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_0      ,0x01606040) /* [RO][32] DMA OVERRUN COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_1      ,0x01606044) /* [RO][32] DMA OVERRUN COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_2      ,0x01606048) /* [RO][32] DMA OVERRUN COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_3      ,0x0160604c) /* [RO][32] DMA OVERRUN COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_4      ,0x01606050) /* [RO][32] DMA OVERRUN COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DMA_OVERRUN_COUNT_5      ,0x01606054) /* [RO][32] DMA OVERRUN COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6058             ,0x01606058) /* [RO][32] RESERVED6058 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED605C             ,0x0160605c) /* [RO][32] RESERVED605C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_HCS_ERROR_COUNT_0        ,0x01606060) /* [RO][32] HCS ERROR COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_HCS_ERROR_COUNT_1        ,0x01606064) /* [RO][32] HCS ERROR COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_HCS_ERROR_COUNT_2        ,0x01606068) /* [RO][32] HCS ERROR COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_HCS_ERROR_COUNT_3        ,0x0160606c) /* [RO][32] HCS ERROR COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_HCS_ERROR_COUNT_4        ,0x01606070) /* [RO][32] HCS ERROR COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_HCS_ERROR_COUNT_5        ,0x01606074) /* [RO][32] HCS ERROR COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6078             ,0x01606078) /* [RO][32] RESERVED6078 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED607C             ,0x0160607c) /* [RO][32] RESERVED607C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6080             ,0x01606080) /* [RO][32] RESERVED6080 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6084             ,0x01606084) /* [RO][32] RESERVED6084 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6088             ,0x01606088) /* [RO][32] RESERVED6088 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED608C             ,0x0160608c) /* [RO][32] RESERVED608C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6090             ,0x01606090) /* [RO][32] RESERVED6090 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6094             ,0x01606094) /* [RO][32] RESERVED6094 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6098             ,0x01606098) /* [RO][32] RESERVED6098 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED609C             ,0x0160609c) /* [RO][32] RESERVED609C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_0   ,0x016060a0) /* [RO][32] UNICAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_1   ,0x016060a4) /* [RO][32] UNICAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_2   ,0x016060a8) /* [RO][32] UNICAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_3   ,0x016060ac) /* [RO][32] UNICAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_4   ,0x016060b0) /* [RO][32] UNICAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UNICAST_PACKET_COUNT_5   ,0x016060b4) /* [RO][32] UNICAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED60B8             ,0x016060b8) /* [RO][32] RESERVED60B8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED60BC             ,0x016060bc) /* [RO][32] RESERVED60BC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_0 ,0x016060c0) /* [RO][32] BROADCAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_1 ,0x016060c4) /* [RO][32] BROADCAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_2 ,0x016060c8) /* [RO][32] BROADCAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_3 ,0x016060cc) /* [RO][32] BROADCAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_4 ,0x016060d0) /* [RO][32] BROADCAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BROADCAST_PACKET_COUNT_5 ,0x016060d4) /* [RO][32] BROADCAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED60D8             ,0x016060d8) /* [RO][32] RESERVED60D8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED60DC             ,0x016060dc) /* [RO][32] RESERVED60DC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_0 ,0x016060e0) /* [RO][32] MULTICAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_1 ,0x016060e4) /* [RO][32] MULTICAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_2 ,0x016060e8) /* [RO][32] MULTICAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_3 ,0x016060ec) /* [RO][32] MULTICAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_4 ,0x016060f0) /* [RO][32] MULTICAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MULTICAST_PACKET_COUNT_5 ,0x016060f4) /* [RO][32] MULTICAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED60F8             ,0x016060f8) /* [RO][32] RESERVED60F8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED60FC             ,0x016060fc) /* [RO][32] RESERVED60FC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_MAP_CNT_0          ,0x01606100) /* [RO][32] VALID MAP CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_MAP_CNT_1          ,0x01606104) /* [RO][32] VALID MAP CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_MAP_CNT_2          ,0x01606108) /* [RO][32] VALID MAP CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_MAP_CNT_3          ,0x0160610c) /* [RO][32] VALID MAP CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_MAP_CNT_4          ,0x01606110) /* [RO][32] VALID MAP CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_MAP_CNT_5          ,0x01606114) /* [RO][32] VALID MAP CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6118             ,0x01606118) /* [RO][32] RESERVED6118 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED611C             ,0x0160611c) /* [RO][32] RESERVED611C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_UCD_CNT_0          ,0x01606120) /* [RO][32] VALID UCD CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_UCD_CNT_1          ,0x01606124) /* [RO][32] VALID UCD CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_UCD_CNT_2          ,0x01606128) /* [RO][32] VALID UCD CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_UCD_CNT_3          ,0x0160612c) /* [RO][32] VALID UCD CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_UCD_CNT_4          ,0x01606130) /* [RO][32] VALID UCD CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_VALID_UCD_CNT_5          ,0x01606134) /* [RO][32] VALID UCD CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6138             ,0x01606138) /* [RO][32] RESERVED6138 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED613C             ,0x0160613c) /* [RO][32] RESERVED613C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_0      ,0x01606140) /* [RO][32] MSG CRC ERROR CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_1      ,0x01606144) /* [RO][32] MSG CRC ERROR CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_2      ,0x01606148) /* [RO][32] MSG CRC ERROR CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_3      ,0x0160614c) /* [RO][32] MSG CRC ERROR CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_4      ,0x01606150) /* [RO][32] MSG CRC ERROR CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_CRC_ERROR_CNT_5      ,0x01606154) /* [RO][32] MSG CRC ERROR CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6158             ,0x01606158) /* [RO][32] RESERVED6158 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED615C             ,0x0160615c) /* [RO][32] RESERVED615C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_0     ,0x01606160) /* [RO][32] DATA CRC ERROR CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_1     ,0x01606164) /* [RO][32] DATA CRC ERROR CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_2     ,0x01606168) /* [RO][32] DATA CRC ERROR CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_3     ,0x0160616c) /* [RO][32] DATA CRC ERROR CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_4     ,0x01606170) /* [RO][32] DATA CRC ERROR CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_CRC_ERROR_CNT_5     ,0x01606174) /* [RO][32] DATA CRC ERROR CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6178             ,0x01606178) /* [RO][32] RESERVED6178 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED617C             ,0x0160617c) /* [RO][32] RESERVED617C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UCAST_MSG_COUNT_0        ,0x01606180) /* [RO][32] UCAST MSG COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UCAST_MSG_COUNT_1        ,0x01606184) /* [RO][32] UCAST MSG COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UCAST_MSG_COUNT_2        ,0x01606188) /* [RO][32] UCAST MSG COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UCAST_MSG_COUNT_3        ,0x0160618c) /* [RO][32] UCAST MSG COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UCAST_MSG_COUNT_4        ,0x01606190) /* [RO][32] UCAST MSG COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UCAST_MSG_COUNT_5        ,0x01606194) /* [RO][32] UCAST MSG COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6198             ,0x01606198) /* [RO][32] RESERVED6198 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED619C             ,0x0160619c) /* [RO][32] RESERVED619C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MCAST_MSG_COUNT_0        ,0x016061a0) /* [RO][32] MCAST MSG COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MCAST_MSG_COUNT_1        ,0x016061a4) /* [RO][32] MCAST MSG COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MCAST_MSG_COUNT_2        ,0x016061a8) /* [RO][32] MCAST MSG COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MCAST_MSG_COUNT_3        ,0x016061ac) /* [RO][32] MCAST MSG COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MCAST_MSG_COUNT_4        ,0x016061b0) /* [RO][32] MCAST MSG COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MCAST_MSG_COUNT_5        ,0x016061b4) /* [RO][32] MCAST MSG COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED61B8             ,0x016061b8) /* [RO][32] RESERVED61B8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED61BC             ,0x016061bc) /* [RO][32] RESERVED61BC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_UNICAST_SA_DISCARDS      ,0x016061c0) /* [RO][32] UNICAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BROADCAST_SA_DISCARDS    ,0x016061c4) /* [RO][32] BROADCAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MULTICAST_SA_DISCARDS    ,0x016061c8) /* [RO][32] MULTICAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_USINTF_OVERFLOW          ,0x016061cc) /* [RO][32] USINTF OVERFLOW */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED61D0             ,0x016061d0) /* [RO][32] RESERVED61D0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED61D4             ,0x016061d4) /* [RO][32] RESERVED61D4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED61D8             ,0x016061d8) /* [RO][32] RESERVED61D8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED61DC             ,0x016061dc) /* [RO][32] RESERVED61DC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_0      ,0x01606260) /* [RO][32] DATA PHS BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_1      ,0x01606264) /* [RO][32] DATA PHS BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_2      ,0x01606268) /* [RO][32] DATA PHS BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_3      ,0x0160626c) /* [RO][32] DATA PHS BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_4      ,0x01606270) /* [RO][32] DATA PHS BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_PHS_BYTE_CNT_5      ,0x01606274) /* [RO][32] DATA PHS BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6278             ,0x01606278) /* [RO][32] RESERVED6278 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED627C             ,0x0160627c) /* [RO][32] RESERVED627C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_0      ,0x01606280) /* [RO][32] DATA HDR BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_1      ,0x01606284) /* [RO][32] DATA HDR BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_2      ,0x01606288) /* [RO][32] DATA HDR BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_3      ,0x0160628c) /* [RO][32] DATA HDR BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_4      ,0x01606290) /* [RO][32] DATA HDR BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DATA_HDR_BYTE_CNT_5      ,0x01606294) /* [RO][32] DATA HDR BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED6298             ,0x01606298) /* [RO][32] RESERVED6298 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED629C             ,0x0160629c) /* [RO][32] RESERVED629C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_0       ,0x016062a0) /* [RO][32] MSG HDR BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_1       ,0x016062a4) /* [RO][32] MSG HDR BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_2       ,0x016062a8) /* [RO][32] MSG HDR BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_3       ,0x016062ac) /* [RO][32] MSG HDR BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_4       ,0x016062b0) /* [RO][32] MSG HDR BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_MSG_HDR_BYTE_CNT_5       ,0x016062b4) /* [RO][32] MSG HDR BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED62B8             ,0x016062b8) /* [RO][32] RESERVED62B8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_RESERVED62BC             ,0x016062bc) /* [RO][32] RESERVED62BC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_BLOCK_IRQ_STATUS         ,0x01607254) /* [RO][32] BLOCK IRQ STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_DPV_TIMESTAMP            ,0x016072c8) /* [RO][32] DPV TIMESTAMP */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_TC_ALLOC_LEVEL           ,0x016073a8) /* [RO][32] TC ALLOC LEVEL */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_A_LFSR_RESULT              ,0x016073dc) /* [RO][32] LFSR_RESULT */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_TOKEN_FIFO_SIZE          ,0x0180417c) /* [RO][32] Token FIFO size readback */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_PLC_LFSR_RESULT          ,0x01804184) /* [RO][32] PLC_LFSR_RESULT */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_INVALID_MAP_COUNT_0      ,0x01806000) /* [RO][32] INVALID MAP COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_INVALID_MAP_COUNT_1      ,0x01806004) /* [RO][32] INVALID MAP COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_INVALID_MAP_COUNT_2      ,0x01806008) /* [RO][32] INVALID MAP COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_INVALID_MAP_COUNT_3      ,0x0180600c) /* [RO][32] INVALID MAP COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_INVALID_MAP_COUNT_4      ,0x01806010) /* [RO][32] INVALID MAP COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_INVALID_MAP_COUNT_5      ,0x01806014) /* [RO][32] INVALID MAP COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6018             ,0x01806018) /* [RO][32] RESERVED6018 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED601C             ,0x0180601c) /* [RO][32] RESERVED601C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_OVERFLOW_PKTS_DISCARDED  ,0x01806020) /* [RO][32] OVERFLOW PKTS DISCARDED */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_NOBUF_PKTS_DISCARDED     ,0x01806024) /* [RO][32] PKTS DISCARDED FOR NO BUFFER */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BPI_PKT_COUNT            ,0x01806028) /* [RO][32] BPI PKT COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_PLC_CRC24_ERROR_CNT      ,0x0180602c) /* [RO][32] PLC CRC24 ERROR CNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6030             ,0x01806030) /* [RO][32] RESERVED6030 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6034             ,0x01806034) /* [RO][32] RESERVED6034 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6038             ,0x01806038) /* [RO][32] RESERVED6038 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED603C             ,0x0180603c) /* [RO][32] RESERVED603C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DMA_OVERRUN_COUNT_0      ,0x01806040) /* [RO][32] DMA OVERRUN COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DMA_OVERRUN_COUNT_1      ,0x01806044) /* [RO][32] DMA OVERRUN COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DMA_OVERRUN_COUNT_2      ,0x01806048) /* [RO][32] DMA OVERRUN COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DMA_OVERRUN_COUNT_3      ,0x0180604c) /* [RO][32] DMA OVERRUN COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DMA_OVERRUN_COUNT_4      ,0x01806050) /* [RO][32] DMA OVERRUN COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DMA_OVERRUN_COUNT_5      ,0x01806054) /* [RO][32] DMA OVERRUN COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6058             ,0x01806058) /* [RO][32] RESERVED6058 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED605C             ,0x0180605c) /* [RO][32] RESERVED605C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_HCS_ERROR_COUNT_0        ,0x01806060) /* [RO][32] HCS ERROR COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_HCS_ERROR_COUNT_1        ,0x01806064) /* [RO][32] HCS ERROR COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_HCS_ERROR_COUNT_2        ,0x01806068) /* [RO][32] HCS ERROR COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_HCS_ERROR_COUNT_3        ,0x0180606c) /* [RO][32] HCS ERROR COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_HCS_ERROR_COUNT_4        ,0x01806070) /* [RO][32] HCS ERROR COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_HCS_ERROR_COUNT_5        ,0x01806074) /* [RO][32] HCS ERROR COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6078             ,0x01806078) /* [RO][32] RESERVED6078 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED607C             ,0x0180607c) /* [RO][32] RESERVED607C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6080             ,0x01806080) /* [RO][32] RESERVED6080 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6084             ,0x01806084) /* [RO][32] RESERVED6084 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6088             ,0x01806088) /* [RO][32] RESERVED6088 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED608C             ,0x0180608c) /* [RO][32] RESERVED608C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6090             ,0x01806090) /* [RO][32] RESERVED6090 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6094             ,0x01806094) /* [RO][32] RESERVED6094 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6098             ,0x01806098) /* [RO][32] RESERVED6098 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED609C             ,0x0180609c) /* [RO][32] RESERVED609C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UNICAST_PACKET_COUNT_0   ,0x018060a0) /* [RO][32] UNICAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UNICAST_PACKET_COUNT_1   ,0x018060a4) /* [RO][32] UNICAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UNICAST_PACKET_COUNT_2   ,0x018060a8) /* [RO][32] UNICAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UNICAST_PACKET_COUNT_3   ,0x018060ac) /* [RO][32] UNICAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UNICAST_PACKET_COUNT_4   ,0x018060b0) /* [RO][32] UNICAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UNICAST_PACKET_COUNT_5   ,0x018060b4) /* [RO][32] UNICAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED60B8             ,0x018060b8) /* [RO][32] RESERVED60B8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED60BC             ,0x018060bc) /* [RO][32] RESERVED60BC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BROADCAST_PACKET_COUNT_0 ,0x018060c0) /* [RO][32] BROADCAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BROADCAST_PACKET_COUNT_1 ,0x018060c4) /* [RO][32] BROADCAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BROADCAST_PACKET_COUNT_2 ,0x018060c8) /* [RO][32] BROADCAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BROADCAST_PACKET_COUNT_3 ,0x018060cc) /* [RO][32] BROADCAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BROADCAST_PACKET_COUNT_4 ,0x018060d0) /* [RO][32] BROADCAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BROADCAST_PACKET_COUNT_5 ,0x018060d4) /* [RO][32] BROADCAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED60D8             ,0x018060d8) /* [RO][32] RESERVED60D8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED60DC             ,0x018060dc) /* [RO][32] RESERVED60DC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MULTICAST_PACKET_COUNT_0 ,0x018060e0) /* [RO][32] MULTICAST PACKET COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MULTICAST_PACKET_COUNT_1 ,0x018060e4) /* [RO][32] MULTICAST PACKET COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MULTICAST_PACKET_COUNT_2 ,0x018060e8) /* [RO][32] MULTICAST PACKET COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MULTICAST_PACKET_COUNT_3 ,0x018060ec) /* [RO][32] MULTICAST PACKET COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MULTICAST_PACKET_COUNT_4 ,0x018060f0) /* [RO][32] MULTICAST PACKET COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MULTICAST_PACKET_COUNT_5 ,0x018060f4) /* [RO][32] MULTICAST PACKET COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED60F8             ,0x018060f8) /* [RO][32] RESERVED60F8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED60FC             ,0x018060fc) /* [RO][32] RESERVED60FC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_MAP_CNT_0          ,0x01806100) /* [RO][32] VALID MAP CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_MAP_CNT_1          ,0x01806104) /* [RO][32] VALID MAP CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_MAP_CNT_2          ,0x01806108) /* [RO][32] VALID MAP CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_MAP_CNT_3          ,0x0180610c) /* [RO][32] VALID MAP CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_MAP_CNT_4          ,0x01806110) /* [RO][32] VALID MAP CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_MAP_CNT_5          ,0x01806114) /* [RO][32] VALID MAP CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6118             ,0x01806118) /* [RO][32] RESERVED6118 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED611C             ,0x0180611c) /* [RO][32] RESERVED611C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_UCD_CNT_0          ,0x01806120) /* [RO][32] VALID UCD CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_UCD_CNT_1          ,0x01806124) /* [RO][32] VALID UCD CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_UCD_CNT_2          ,0x01806128) /* [RO][32] VALID UCD CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_UCD_CNT_3          ,0x0180612c) /* [RO][32] VALID UCD CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_UCD_CNT_4          ,0x01806130) /* [RO][32] VALID UCD CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_VALID_UCD_CNT_5          ,0x01806134) /* [RO][32] VALID UCD CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6138             ,0x01806138) /* [RO][32] RESERVED6138 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED613C             ,0x0180613c) /* [RO][32] RESERVED613C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_CRC_ERROR_CNT_0      ,0x01806140) /* [RO][32] MSG CRC ERROR CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_CRC_ERROR_CNT_1      ,0x01806144) /* [RO][32] MSG CRC ERROR CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_CRC_ERROR_CNT_2      ,0x01806148) /* [RO][32] MSG CRC ERROR CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_CRC_ERROR_CNT_3      ,0x0180614c) /* [RO][32] MSG CRC ERROR CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_CRC_ERROR_CNT_4      ,0x01806150) /* [RO][32] MSG CRC ERROR CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_CRC_ERROR_CNT_5      ,0x01806154) /* [RO][32] MSG CRC ERROR CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6158             ,0x01806158) /* [RO][32] RESERVED6158 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED615C             ,0x0180615c) /* [RO][32] RESERVED615C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_CRC_ERROR_CNT_0     ,0x01806160) /* [RO][32] DATA CRC ERROR CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_CRC_ERROR_CNT_1     ,0x01806164) /* [RO][32] DATA CRC ERROR CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_CRC_ERROR_CNT_2     ,0x01806168) /* [RO][32] DATA CRC ERROR CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_CRC_ERROR_CNT_3     ,0x0180616c) /* [RO][32] DATA CRC ERROR CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_CRC_ERROR_CNT_4     ,0x01806170) /* [RO][32] DATA CRC ERROR CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_CRC_ERROR_CNT_5     ,0x01806174) /* [RO][32] DATA CRC ERROR CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6178             ,0x01806178) /* [RO][32] RESERVED6178 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED617C             ,0x0180617c) /* [RO][32] RESERVED617C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UCAST_MSG_COUNT_0        ,0x01806180) /* [RO][32] UCAST MSG COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UCAST_MSG_COUNT_1        ,0x01806184) /* [RO][32] UCAST MSG COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UCAST_MSG_COUNT_2        ,0x01806188) /* [RO][32] UCAST MSG COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UCAST_MSG_COUNT_3        ,0x0180618c) /* [RO][32] UCAST MSG COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UCAST_MSG_COUNT_4        ,0x01806190) /* [RO][32] UCAST MSG COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UCAST_MSG_COUNT_5        ,0x01806194) /* [RO][32] UCAST MSG COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6198             ,0x01806198) /* [RO][32] RESERVED6198 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED619C             ,0x0180619c) /* [RO][32] RESERVED619C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MCAST_MSG_COUNT_0        ,0x018061a0) /* [RO][32] MCAST MSG COUNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MCAST_MSG_COUNT_1        ,0x018061a4) /* [RO][32] MCAST MSG COUNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MCAST_MSG_COUNT_2        ,0x018061a8) /* [RO][32] MCAST MSG COUNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MCAST_MSG_COUNT_3        ,0x018061ac) /* [RO][32] MCAST MSG COUNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MCAST_MSG_COUNT_4        ,0x018061b0) /* [RO][32] MCAST MSG COUNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MCAST_MSG_COUNT_5        ,0x018061b4) /* [RO][32] MCAST MSG COUNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED61B8             ,0x018061b8) /* [RO][32] RESERVED61B8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED61BC             ,0x018061bc) /* [RO][32] RESERVED61BC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_UNICAST_SA_DISCARDS      ,0x018061c0) /* [RO][32] UNICAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BROADCAST_SA_DISCARDS    ,0x018061c4) /* [RO][32] BROADCAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MULTICAST_SA_DISCARDS    ,0x018061c8) /* [RO][32] MULTICAST SA DISCARDS */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_USINTF_OVERFLOW          ,0x018061cc) /* [RO][32] USINTF OVERFLOW */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED61D0             ,0x018061d0) /* [RO][32] RESERVED61D0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED61D4             ,0x018061d4) /* [RO][32] RESERVED61D4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED61D8             ,0x018061d8) /* [RO][32] RESERVED61D8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED61DC             ,0x018061dc) /* [RO][32] RESERVED61DC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_PHS_BYTE_CNT_0      ,0x01806260) /* [RO][32] DATA PHS BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_PHS_BYTE_CNT_1      ,0x01806264) /* [RO][32] DATA PHS BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_PHS_BYTE_CNT_2      ,0x01806268) /* [RO][32] DATA PHS BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_PHS_BYTE_CNT_3      ,0x0180626c) /* [RO][32] DATA PHS BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_PHS_BYTE_CNT_4      ,0x01806270) /* [RO][32] DATA PHS BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_PHS_BYTE_CNT_5      ,0x01806274) /* [RO][32] DATA PHS BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6278             ,0x01806278) /* [RO][32] RESERVED6278 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED627C             ,0x0180627c) /* [RO][32] RESERVED627C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_HDR_BYTE_CNT_0      ,0x01806280) /* [RO][32] DATA HDR BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_HDR_BYTE_CNT_1      ,0x01806284) /* [RO][32] DATA HDR BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_HDR_BYTE_CNT_2      ,0x01806288) /* [RO][32] DATA HDR BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_HDR_BYTE_CNT_3      ,0x0180628c) /* [RO][32] DATA HDR BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_HDR_BYTE_CNT_4      ,0x01806290) /* [RO][32] DATA HDR BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DATA_HDR_BYTE_CNT_5      ,0x01806294) /* [RO][32] DATA HDR BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED6298             ,0x01806298) /* [RO][32] RESERVED6298 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED629C             ,0x0180629c) /* [RO][32] RESERVED629C */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_HDR_BYTE_CNT_0       ,0x018062a0) /* [RO][32] MSG HDR BYTE CNT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_HDR_BYTE_CNT_1       ,0x018062a4) /* [RO][32] MSG HDR BYTE CNT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_HDR_BYTE_CNT_2       ,0x018062a8) /* [RO][32] MSG HDR BYTE CNT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_HDR_BYTE_CNT_3       ,0x018062ac) /* [RO][32] MSG HDR BYTE CNT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_HDR_BYTE_CNT_4       ,0x018062b0) /* [RO][32] MSG HDR BYTE CNT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_MSG_HDR_BYTE_CNT_5       ,0x018062b4) /* [RO][32] MSG HDR BYTE CNT 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED62B8             ,0x018062b8) /* [RO][32] RESERVED62B8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_RESERVED62BC             ,0x018062bc) /* [RO][32] RESERVED62BC */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_BLOCK_IRQ_STATUS         ,0x01807254) /* [RO][32] BLOCK IRQ STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_DPV_TIMESTAMP            ,0x018072c8) /* [RO][32] DPV TIMESTAMP */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_TC_ALLOC_LEVEL           ,0x018073a8) /* [RO][32] TC ALLOC LEVEL */
BCHP_REGISTER_READONLY_32BIT(BCHP_D31DSMAC_B_LFSR_RESULT              ,0x018073dc) /* [RO][32] LFSR_RESULT */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_REVISION                   ,0x01a0000c) /* [RO][32] Block Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_FATAL_STATUS          ,0x01a00258) /* [RO][32] LDPC - Fatal Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_BCF_INPUT_MISR             ,0x01a00268) /* [RO][32] Burst-Control FIFO Write-side Multiple-Input Signature Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_BCF_OUTPUT_MISR            ,0x01a00270) /* [RO][32] Burst-Control FIFO Read-side Multiple-Input Signature Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_CPW_STATUS                 ,0x01a00274) /* [RO][32] CPW ReadBack Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_CPW_SAMPLE_CTR             ,0x01a00278) /* [RO][32] CPW sample in/out counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_CPW_SYMBOL_CTR             ,0x01a0027c) /* [RO][32] CPW symbol start counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_READY_STATUS               ,0x01a00280) /* [RO][32] TC-OFDM Ready Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_SMAP_STATUS                ,0x01a0028c) /* [RO][32] TC-OFDM Symbol Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_IRNG_STS               ,0x01a003a0) /* [RO][32] Initial Ranging Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_FRNG_STS               ,0x01a003a4) /* [RO][32] Fine Ranging Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_RNG_MISC_STS           ,0x01a003a8) /* [RO][32] Ranging Status - Pad Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_SEG_STS                ,0x01a003ac) /* [RO][32] Segment Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_EXCL_SUBC_STS              ,0x01a003b0) /* [RO][32] Excluded Subcarrier Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_UNSD_SUBC_STS              ,0x01a003b4) /* [RO][32] Unused Subcarrier Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_MS_ALLOC_STS               ,0x01a003b8) /* [RO][32] Minislot Allocation Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_MS_ALLOC_EDGEBAND      ,0x01a003bc) /* [RO][32] Number of subcarriers for low/high EdgeBands */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_BWCHK_PROC_STS         ,0x01a003c0) /* [RO][32] Bandwidth Proc Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_BWCHK_MEM_TSUBC        ,0x01a003c4) /* [RO][32] Bandwidth MEM Config - Total Subcarriers per Symbol */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_BWCHK_MEM_ESUBC        ,0x01a003c8) /* [RO][32] Bandwidth MEM Config - Start and End Subcarriers */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_MS_PRF0_STS                ,0x01a003d0) /* [RO][32] Minislot Profile[0] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_MS_CAP0_STS                ,0x01a003d4) /* [RO][32] Minislot Profile[0] Capacity Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_MS_PRF1_STS                ,0x01a003d8) /* [RO][32] Minislot Profile[1] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_MS_CAP1_STS                ,0x01a003dc) /* [RO][32] Minislot Profile[1] Capacity Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_MSGFIFO_DEPTH_STS      ,0x01a003e0) /* [RO][32] Configuration Processor Message FIFO Depth Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_PMAP_FIFO_AST          ,0x01a003e4) /* [RO][32] Framer PMAP FIFO Alloc Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_ERROR_STS              ,0x01a003e8) /* [RO][32] Misc Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_MIB_SEGRX_CNT          ,0x01a003f0) /* [RO][32] MIB - NumOf Segments processed by Framer */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_FRM_MIB_PROBE_CNT          ,0x01a003f4) /* [RO][32] MIB - NumOf Active/Idle P-IE's processed by Framer */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_SNAPSHOT_0             ,0x01a00440) /* [RO][32] Bytes[3:0] of snapshot received from DsMac */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_SNAPSHOT_1             ,0x01a00444) /* [RO][32] Bytes[7:4] of snapshot received from DsMac */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_SNAPSHOT_2             ,0x01a00448) /* [RO][32] Byte[8] and UCD-changed of snapshot received from DsMac */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_MINISLOT_LENGTH        ,0x01a00450) /* [RO][32] Minislot Timing Result for UsMac interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_SYMBOL_LENGTH          ,0x01a00454) /* [RO][32] Symbol Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_FRAME_LENGTH           ,0x01a00458) /* [RO][32] Frame Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_MINISLOT_STATUS        ,0x01a00468) /* [RO][32] Status bits from Minislot engine */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_MINISLOT_PADDING       ,0x01a0046c) /* [RO][32] Minislot Timing Result for UsMac interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_RANGE_ADJUST_ACCUM     ,0x01a00470) /* [RO][32] Range-Adjust accumulator LSB's */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_RANGE_ADJUST_ACCUM_HI  ,0x01a00474) /* [RO][32] Range-Adjust accumulator MSB's */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_DRIFT_ADJUST_ACCUM     ,0x01a00478) /* [RO][32] Drift-Adjust accumulator LSB's (fractional UsPhy delays) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_DRIFT_ADJUST_ACCUM_HI  ,0x01a0047c) /* [RO][32] Drift-Adjust accumulator MSB's (fractional UsPhy delays) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_TRACK_DELTA            ,0x01a00480) /* [RO][32] Timestamp Tracker computed delta */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_TIM_TRACK_DELTA_AT_OOB     ,0x01a00484) /* [RO][32] "Timestamp Tracker computed delta.  Last good phase delta @ error event." */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_IFFT_STATUS                ,0x01a00504) /* [RO][32] IFFT Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_IFFT_EXPONENT_STATUS       ,0x01a00508) /* [RO][32] IFFT Exponent Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_IFFT_DMSG_STATUS           ,0x01a00520) /* [RO][32] IFFT Diag Messaging Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_FIFO_STS              ,0x01a00620) /* [RO][32] LDPC Input FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_IUC_COUNTER1          ,0x01a00624) /* [RO][32] LDPC IUC Counter for IUC's (1-4) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_IUC_COUNTER2          ,0x01a00628) /* [RO][32] LDPC IUC Counter for IUC's (5,6,9,10) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_IUC_COUNTER3          ,0x01a0062c) /* [RO][32] LDPC IUC Counter for IUC's (11,12,13) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_SEG_IN_COUNTER        ,0x01a00630) /* [RO][32] LDPC Input Segment Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_SEG_OUT_COUNTER       ,0x01a00634) /* [RO][32] LDPC Output Segment Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_DROP_COUNTER1         ,0x01a00638) /* [RO][32] LDPC IUC Drop Counter  1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_DROP_COUNTER2         ,0x01a0063c) /* [RO][32] LDPC IUC Drop Counter  2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_SEG_DROP              ,0x01a00640) /* [RO][32] LDPC Segment Drop Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_ERR_CNT               ,0x01a00644) /* [RO][32] LDPC Error Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_IUC_CAPTURE1          ,0x01a00648) /* [RO][32] LDPC IUC Total Byte Counter (LSB's) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_IUC_CAPTURE2          ,0x01a0064c) /* [RO][32] LDPC IUC Total Byte Counter (MSB's) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_DROP_IUC_COUNTER1     ,0x01a00650) /* [RO][32] LDPC Drop IUC Counter for IUC's (1-4) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_DROP_IUC_COUNTER2     ,0x01a00654) /* [RO][32] LDPC Drop IUC Counter for IUC's (5,6,9,10) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_DROP_IUC_COUNTER3     ,0x01a00658) /* [RO][32] LDPC Drop IUC Counter for IUC's (11,12,13) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_LDPC_SPARE_READ            ,0x01a00664) /* [RO][32] LDPC Spare 32-bit Read-Only Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_COEFFMEM_DMAOUT_STATUS ,0x01a00734) /* [RO][32] PEQ Coefficient DMA-to-mem Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_DATAPATH_DEBUG0        ,0x01a00764) /* [RO][32] PEQ Datapath Debug 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_DATAPATH_DEBUG1        ,0x01a00768) /* [RO][32] PEQ Datapath Debug 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_COEFFCOMP_STATUS       ,0x01a00778) /* [RO][32] PEQ Coeff Computer Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_COEFFCOMP_UPNEXT       ,0x01a00780) /* [RO][32] PEQ Coeff Computer Next Opcodes */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_COEFFCOMP_MARKER       ,0x01a00784) /* [RO][32] PEQ Coeff Computer Marker */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_DMA_STATUS             ,0x01a00798) /* [RO][32] PEQ DMA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_DMA_MSGDONE_CNT        ,0x01a0079c) /* [RO][32] PEQ DMA Message Done Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_EXCLDET_STATUS         ,0x01a007b0) /* [RO][32] PEQ Exclusion/Scale Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_EXCLDET_RESULTS        ,0x01a007b8) /* [RO][32] PEQ Exclusion/Detection Results Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_EXCLDET_EXCLUDED_CNT   ,0x01a007bc) /* [RO][32] PEQ ExclDet Excluded/NonExcluded Subcarrier Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_EXCLDET_CHANGED_CNT    ,0x01a007c0) /* [RO][32] PEQ ExclDet Changed Subcarrier Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_EXCLDET_DEBUG0         ,0x01a007c4) /* [RO][32] PEQ ExclDet Debug 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_EXCLDET_DEBUG1         ,0x01a007c8) /* [RO][32] PEQ ExclDet Debug 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_NORMALIZER_STATUS      ,0x01a007d4) /* [RO][32] PEQ Normalizer Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_ITERATIVENORM_STATUS   ,0x01a007dc) /* [RO][32] PEQ Iterative Normalizer Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_PEQ_DMSG_STATUS            ,0x01a007f4) /* [RO][32] PEQ Diag Messaging Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_FIFO_STS              ,0x01a00818) /* [RO][32] Diag Message FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_BUF_IN_USE            ,0x01a0081c) /* [RO][32] Diag Message Buffer In Use Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_FIFO_DATA             ,0x01a00820) /* [RO][32] Diag Message Buffer FIFO Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_FIFO_CNTS             ,0x01a00828) /* [RO][32] Diag Message FIFO Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_DROP_TIMESTAMP        ,0x01a0082c) /* [RO][32] Diag Message Drop Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_SPARE_READ            ,0x01a00834) /* [RO][32] DMSG Spare Read Back Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_RSVD_1                ,0x01a00850) /* [RO][32] RSVD -  Diag Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_RSVD_2                ,0x01a00854) /* [RO][32] RSVD -  Diag Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_RSVD_3                ,0x01a00858) /* [RO][32] RSVD -  Diag Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_RSVD_4                ,0x01a0085c) /* [RO][32] RSVD -  Diag Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_CAP_START             ,0x01a00870) /* [RO][32] Diag Message Capture Start */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_0_DMSG_CAP_STOP              ,0x01a00874) /* [RO][32] Diag Message Capture Stop */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_REVISION                   ,0x01a1000c) /* [RO][32] Block Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_FATAL_STATUS          ,0x01a10258) /* [RO][32] LDPC - Fatal Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_BCF_INPUT_MISR             ,0x01a10268) /* [RO][32] Burst-Control FIFO Write-side Multiple-Input Signature Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_BCF_OUTPUT_MISR            ,0x01a10270) /* [RO][32] Burst-Control FIFO Read-side Multiple-Input Signature Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_CPW_STATUS                 ,0x01a10274) /* [RO][32] CPW ReadBack Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_CPW_SAMPLE_CTR             ,0x01a10278) /* [RO][32] CPW sample in/out counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_CPW_SYMBOL_CTR             ,0x01a1027c) /* [RO][32] CPW symbol start counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_READY_STATUS               ,0x01a10280) /* [RO][32] TC-OFDM Ready Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_SMAP_STATUS                ,0x01a1028c) /* [RO][32] TC-OFDM Symbol Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_IRNG_STS               ,0x01a103a0) /* [RO][32] Initial Ranging Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_FRNG_STS               ,0x01a103a4) /* [RO][32] Fine Ranging Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_RNG_MISC_STS           ,0x01a103a8) /* [RO][32] Ranging Status - Pad Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_SEG_STS                ,0x01a103ac) /* [RO][32] Segment Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_EXCL_SUBC_STS              ,0x01a103b0) /* [RO][32] Excluded Subcarrier Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_UNSD_SUBC_STS              ,0x01a103b4) /* [RO][32] Unused Subcarrier Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_MS_ALLOC_STS               ,0x01a103b8) /* [RO][32] Minislot Allocation Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_MS_ALLOC_EDGEBAND      ,0x01a103bc) /* [RO][32] Number of subcarriers for low/high EdgeBands */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_BWCHK_PROC_STS         ,0x01a103c0) /* [RO][32] Bandwidth Proc Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_BWCHK_MEM_TSUBC        ,0x01a103c4) /* [RO][32] Bandwidth MEM Config - Total Subcarriers per Symbol */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_BWCHK_MEM_ESUBC        ,0x01a103c8) /* [RO][32] Bandwidth MEM Config - Start and End Subcarriers */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_MS_PRF0_STS                ,0x01a103d0) /* [RO][32] Minislot Profile[0] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_MS_CAP0_STS                ,0x01a103d4) /* [RO][32] Minislot Profile[0] Capacity Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_MS_PRF1_STS                ,0x01a103d8) /* [RO][32] Minislot Profile[1] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_MS_CAP1_STS                ,0x01a103dc) /* [RO][32] Minislot Profile[1] Capacity Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_MSGFIFO_DEPTH_STS      ,0x01a103e0) /* [RO][32] Configuration Processor Message FIFO Depth Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_PMAP_FIFO_AST          ,0x01a103e4) /* [RO][32] Framer PMAP FIFO Alloc Start Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_ERROR_STS              ,0x01a103e8) /* [RO][32] Misc Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_MIB_SEGRX_CNT          ,0x01a103f0) /* [RO][32] MIB - NumOf Segments processed by Framer */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_FRM_MIB_PROBE_CNT          ,0x01a103f4) /* [RO][32] MIB - NumOf Active/Idle P-IE's processed by Framer */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_SNAPSHOT_0             ,0x01a10440) /* [RO][32] Bytes[3:0] of snapshot received from DsMac */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_SNAPSHOT_1             ,0x01a10444) /* [RO][32] Bytes[7:4] of snapshot received from DsMac */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_SNAPSHOT_2             ,0x01a10448) /* [RO][32] Byte[8] and UCD-changed of snapshot received from DsMac */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_MINISLOT_LENGTH        ,0x01a10450) /* [RO][32] Minislot Timing Result for UsMac interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_SYMBOL_LENGTH          ,0x01a10454) /* [RO][32] Symbol Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_FRAME_LENGTH           ,0x01a10458) /* [RO][32] Frame Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_MINISLOT_STATUS        ,0x01a10468) /* [RO][32] Status bits from Minislot engine */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_MINISLOT_PADDING       ,0x01a1046c) /* [RO][32] Minislot Timing Result for UsMac interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_RANGE_ADJUST_ACCUM     ,0x01a10470) /* [RO][32] Range-Adjust accumulator LSB's */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_RANGE_ADJUST_ACCUM_HI  ,0x01a10474) /* [RO][32] Range-Adjust accumulator MSB's */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_DRIFT_ADJUST_ACCUM     ,0x01a10478) /* [RO][32] Drift-Adjust accumulator LSB's (fractional UsPhy delays) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_DRIFT_ADJUST_ACCUM_HI  ,0x01a1047c) /* [RO][32] Drift-Adjust accumulator MSB's (fractional UsPhy delays) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_TRACK_DELTA            ,0x01a10480) /* [RO][32] Timestamp Tracker computed delta */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_TIM_TRACK_DELTA_AT_OOB     ,0x01a10484) /* [RO][32] "Timestamp Tracker computed delta.  Last good phase delta @ error event." */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_IFFT_STATUS                ,0x01a10504) /* [RO][32] IFFT Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_IFFT_EXPONENT_STATUS       ,0x01a10508) /* [RO][32] IFFT Exponent Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_IFFT_DMSG_STATUS           ,0x01a10520) /* [RO][32] IFFT Diag Messaging Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_FIFO_STS              ,0x01a10620) /* [RO][32] LDPC Input FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_IUC_COUNTER1          ,0x01a10624) /* [RO][32] LDPC IUC Counter for IUC's (1-4) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_IUC_COUNTER2          ,0x01a10628) /* [RO][32] LDPC IUC Counter for IUC's (5,6,9,10) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_IUC_COUNTER3          ,0x01a1062c) /* [RO][32] LDPC IUC Counter for IUC's (11,12,13) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_SEG_IN_COUNTER        ,0x01a10630) /* [RO][32] LDPC Input Segment Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_SEG_OUT_COUNTER       ,0x01a10634) /* [RO][32] LDPC Output Segment Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_DROP_COUNTER1         ,0x01a10638) /* [RO][32] LDPC IUC Drop Counter  1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_DROP_COUNTER2         ,0x01a1063c) /* [RO][32] LDPC IUC Drop Counter  2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_SEG_DROP              ,0x01a10640) /* [RO][32] LDPC Segment Drop Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_ERR_CNT               ,0x01a10644) /* [RO][32] LDPC Error Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_IUC_CAPTURE1          ,0x01a10648) /* [RO][32] LDPC IUC Total Byte Counter (LSB's) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_IUC_CAPTURE2          ,0x01a1064c) /* [RO][32] LDPC IUC Total Byte Counter (MSB's) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_DROP_IUC_COUNTER1     ,0x01a10650) /* [RO][32] LDPC Drop IUC Counter for IUC's (1-4) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_DROP_IUC_COUNTER2     ,0x01a10654) /* [RO][32] LDPC Drop IUC Counter for IUC's (5,6,9,10) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_DROP_IUC_COUNTER3     ,0x01a10658) /* [RO][32] LDPC Drop IUC Counter for IUC's (11,12,13) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_LDPC_SPARE_READ            ,0x01a10664) /* [RO][32] LDPC Spare 32-bit Read-Only Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_COEFFMEM_DMAOUT_STATUS ,0x01a10734) /* [RO][32] PEQ Coefficient DMA-to-mem Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_DATAPATH_DEBUG0        ,0x01a10764) /* [RO][32] PEQ Datapath Debug 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_DATAPATH_DEBUG1        ,0x01a10768) /* [RO][32] PEQ Datapath Debug 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_COEFFCOMP_STATUS       ,0x01a10778) /* [RO][32] PEQ Coeff Computer Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_COEFFCOMP_UPNEXT       ,0x01a10780) /* [RO][32] PEQ Coeff Computer Next Opcodes */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_COEFFCOMP_MARKER       ,0x01a10784) /* [RO][32] PEQ Coeff Computer Marker */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_DMA_STATUS             ,0x01a10798) /* [RO][32] PEQ DMA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_DMA_MSGDONE_CNT        ,0x01a1079c) /* [RO][32] PEQ DMA Message Done Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_EXCLDET_STATUS         ,0x01a107b0) /* [RO][32] PEQ Exclusion/Scale Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_EXCLDET_RESULTS        ,0x01a107b8) /* [RO][32] PEQ Exclusion/Detection Results Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_EXCLDET_EXCLUDED_CNT   ,0x01a107bc) /* [RO][32] PEQ ExclDet Excluded/NonExcluded Subcarrier Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_EXCLDET_CHANGED_CNT    ,0x01a107c0) /* [RO][32] PEQ ExclDet Changed Subcarrier Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_EXCLDET_DEBUG0         ,0x01a107c4) /* [RO][32] PEQ ExclDet Debug 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_EXCLDET_DEBUG1         ,0x01a107c8) /* [RO][32] PEQ ExclDet Debug 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_NORMALIZER_STATUS      ,0x01a107d4) /* [RO][32] PEQ Normalizer Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_ITERATIVENORM_STATUS   ,0x01a107dc) /* [RO][32] PEQ Iterative Normalizer Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_PEQ_DMSG_STATUS            ,0x01a107f4) /* [RO][32] PEQ Diag Messaging Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_FIFO_STS              ,0x01a10818) /* [RO][32] Diag Message FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_BUF_IN_USE            ,0x01a1081c) /* [RO][32] Diag Message Buffer In Use Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_FIFO_DATA             ,0x01a10820) /* [RO][32] Diag Message Buffer FIFO Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_FIFO_CNTS             ,0x01a10828) /* [RO][32] Diag Message FIFO Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_DROP_TIMESTAMP        ,0x01a1082c) /* [RO][32] Diag Message Drop Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_SPARE_READ            ,0x01a10834) /* [RO][32] DMSG Spare Read Back Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_RSVD_1                ,0x01a10850) /* [RO][32] RSVD -  Diag Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_RSVD_2                ,0x01a10854) /* [RO][32] RSVD -  Diag Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_RSVD_3                ,0x01a10858) /* [RO][32] RSVD -  Diag Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_RSVD_4                ,0x01a1085c) /* [RO][32] RSVD -  Diag Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_CAP_START             ,0x01a10870) /* [RO][32] Diag Message Capture Start */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_1_DMSG_CAP_STOP              ,0x01a10874) /* [RO][32] Diag Message Capture Stop */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_STATUS                      ,0x01a20008) /* [RO][32] Overall status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_TSTMP_102P4_MSB             ,0x01a2000c) /* [RO][32] Locally Generated Timestamp in 102.4 Clks (MSB Bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_TSTMP_102P4_LSB             ,0x01a20010) /* [RO][32] Locally Generated Timestamp in 102.4 Clks (LSB Bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_TSTMP_10P24_MSB             ,0x01a20014) /* [RO][32] Locally Generated Timestamp in 10.24 Clks (MSB Bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_TSTMP_10P24_LSB             ,0x01a20018) /* [RO][32] Locally Generated Timestamp in 10.24 Clks (LSB Bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_FCW_10P24_MSB               ,0x01a2001c) /* [RO][32]  */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_FCW_10P24_LSB               ,0x01a20020) /* [RO][32]  */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_RX_TSTMP_MSB                ,0x01a20024) /* [RO][32]  */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_RX_TSTMP_LSB                ,0x01a20028) /* [RO][32]  */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_AUX_CLK_FCW_OOB             ,0x01a2002c) /* [RO][32]  */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LIN_EST_PRIM_STATUS_0       ,0x01a20048) /* [RO][32] status 0 for primary line estimator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LIN_EST_PRIM_STATUS_1       ,0x01a2004c) /* [RO][32] status 1 for primary line estimator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DS_INTRF_PRIM_SYNC_PER_INST ,0x01a20050) /* [RO][32] period between primary sync messages (instantaneous) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LIN_EST_PRIM_SYNC_PER_AVG   ,0x01a20054) /* [RO][32] period between primary sync messages (average) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LIN_EST_SEC_STATUS_0        ,0x01a20058) /* [RO][32] status 0 for secondary line estimator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LIN_EST_SEC_STATUS_1        ,0x01a2005c) /* [RO][32] status 1 for secondary line estimator */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DS_INTRF_SEC_SYNC_PER_INST  ,0x01a20060) /* [RO][32] period between secondary sync messages (instantaneous) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LIN_EST_SEC_SYNC_PER_AVG    ,0x01a20064) /* [RO][32] period between secondary sync messages (average) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_NCO_STATUS_PRIM             ,0x01a20070) /* [RO][32] status for primary NCO */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_NCO_STATUS_SEC              ,0x01a20074) /* [RO][32] status for secondary NCO */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DS_INTRF_STATUS_PRIM        ,0x01a20078) /* [RO][32] status for primary ds intrf */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DS_INTRF_STATUS_SEC         ,0x01a2007c) /* [RO][32] status for secondary ds intrf */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DS_INTRF_SYNC_COUNT_PRIM    ,0x01a20080) /* [RO][32] number of syncs RX on primary */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DS_INTRF_SYNC_COUNT_SEC     ,0x01a20084) /* [RO][32] number of syncs RX on secondary */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DPLL_STATUS_PRIM            ,0x01a2008c) /* [RO][32] status for primary DPLL */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DPLL_STATUS_SEC             ,0x01a20094) /* [RO][32] status for secondary DPLL */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_RSVD_4                      ,0x01a20098) /* [RO][32]  */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_PRIM_SEC_DIFF_10P24         ,0x01a200b8) /* [RO][32] Primary to Secondary difference 10.24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_PRIM_SEC_DIFF_102p4         ,0x01a200bc) /* [RO][32] Primary to Secondary difference 102.4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_UNIX_TIME                   ,0x01a200c0) /* [RO][32] Unix Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_PPS_ON_TIME                 ,0x01a200c4) /* [RO][32] PPS On Time */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_PPS_OFFSET                  ,0x01a200c8) /* [RO][32] PPS Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_TSTMP_FOR_MIBS              ,0x01a200d0) /* [RO][32] TIMESTAMP FOR MIBS */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DMSG_STATUS                 ,0x01a200d4) /* [RO][32] Diag Message Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DS_INTRF_COUNTER_SET        ,0x01a200ec) /* [RO][32] Counter sets from DS interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_X_OFFSET_LCB                ,0x01a20118) /* [RO][32] change in latency */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_X_OFFSET_WINNER             ,0x01a2011c) /* [RO][32] winner of X_offset tests */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_FCW_FROM_LIN_EST_LCB_MSB    ,0x01a20120) /* [RO][32] fcw from lin estimator (msbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_FCW_FROM_LIN_EST_LCB_LSB    ,0x01a20124) /* [RO][32] fcw from lin estimator (lsbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_DELTA_CLK_LCB               ,0x01a20128) /* [RO][32] delta clock computed by lin est */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LCB_CLKS_PER_SYNC           ,0x01a2012c) /* [RO][32] clocks per sync computed by lin est */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_FCW_FROM_LCB_DPLL_MSB       ,0x01a20144) /* [RO][32] FCW from LCB DPLL msbs */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_FCW_FROM_LCB_DPLL_LSB       ,0x01a20148) /* [RO][32] FCW from LCB DPLL lsbs */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LCB_STATUS                  ,0x01a2014c) /* [RO][32] status of LCB block */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_PHS_AVG_LCB                 ,0x01a20150) /* [RO][32] phase average (from dpll) of LCB */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_INTEG_ERR_LCB_MSB           ,0x01a20154) /* [RO][32] 18 MSBs of integ err */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_INTEG_ERR_LCB_LSB           ,0x01a20158) /* [RO][32] 32 LSBs of the integ err */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_NUM_BW_INTRVL_DPLL_LCB      ,0x01a2015c) /* [RO][32] time in unit intervals */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCDTR_0_LCB_DPLL_PHS_ERR            ,0x01a20168) /* [RO][32] phase error from DPLL of LCB block */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_COMMON_APM_APM_DEV_IRQ_STATUS   ,0x01c00000) /* [RO][32] APM Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_COMMON_APM_REG_OTP_0            ,0x01c00028) /* [RO][32] APM OTP Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_COMMON_APM_REG_OTP_1            ,0x01c0002c) /* [RO][32] APM OTP Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_COMMON_APM_REG_DPLL_ACQ_FREQ    ,0x01c0003c) /* [RO][32] Digital PLL Acquired Frequency */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_COMMON_APM_REG_DPLL_STATUS      ,0x01c00040) /* [RO][32] Digital PLL status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_COMMON_APM_REG_NTP_TIME_INTEGER ,0x01c0004c) /* [RO][32] NTP accumulator integer result */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_COMMON_APM_REG_NTP_TIME_FRACTIONAL ,0x01c00050) /* [RO][32] NTP accumulator fractional result */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_T_AUD_A            ,0x01c00124) /* [RO][32] Bist Audio A Total Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_T_AUD_B            ,0x01c00128) /* [RO][32] Bist Audio B Total Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_T_BMU_A            ,0x01c0012c) /* [RO][32] Bist BMU A Total Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_T_BMU_B            ,0x01c00130) /* [RO][32] Bist BMU B Total Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_T_HVG_A            ,0x01c00134) /* [RO][32] Bist HVG A Total Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_T_HVG_B            ,0x01c00138) /* [RO][32] Bist HVG B Total Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_D_AUD_A            ,0x01c0013c) /* [RO][32] Bist Audio A DC Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_D_AUD_B            ,0x01c00140) /* [RO][32] Bist Audio B DC Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_D_BMU_A            ,0x01c00144) /* [RO][32] Bist BMU A DC Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_D_BMU_B            ,0x01c00148) /* [RO][32] Bist BMU B DC Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_D_HVG_A            ,0x01c0014c) /* [RO][32] Bist HVG A DC Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_D_HVG_B            ,0x01c00150) /* [RO][32] Bist HVG B DC Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_F_AUD_A            ,0x01c00154) /* [RO][32] Bist Audio A Fundamental Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_F_AUD_B            ,0x01c00158) /* [RO][32] Bist Audio B Fundamental Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_F_BMU_A            ,0x01c0015c) /* [RO][32] Bist BMU A Fundamental Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_F_BMU_B            ,0x01c00160) /* [RO][32] Bist BMU B Fundamental Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_F_HVG_A            ,0x01c00164) /* [RO][32] Bist HVG A Fundamental Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_F_HVG_B            ,0x01c00168) /* [RO][32] Bist HVG B Fundamental Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_H_AUD_A            ,0x01c0016c) /* [RO][32] Bist Audio A Harmonic Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_H_AUD_B            ,0x01c00170) /* [RO][32] Bist Audio B Harmonic Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_H_BMU_A            ,0x01c00174) /* [RO][32] Bist BMU A Harmonic Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_H_BMU_B            ,0x01c00178) /* [RO][32] Bist BMU B Harmonic Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_H_HVG_A            ,0x01c0017c) /* [RO][32] Bist HVG A Harmonic Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_H_HVG_B            ,0x01c00180) /* [RO][32] Bist HVG B Harmonic Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_N_AUD_A            ,0x01c00184) /* [RO][32] Bist Audio A Noise Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_N_AUD_B            ,0x01c00188) /* [RO][32] Bist Audio B Noise Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_N_BMU_A            ,0x01c0018c) /* [RO][32] Bist BMU A Noise Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_N_BMU_B            ,0x01c00190) /* [RO][32] Bist BMU B Noise Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_N_HVG_A            ,0x01c00194) /* [RO][32] Bist HVG A Noise Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ADC_BIST_APM_N_HVG_B            ,0x01c00198) /* [RO][32] Bist HVG B Noise Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_CMN_APM_REG_APM_STATUS_1    ,0x01c00420) /* [RO][32] APM Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_STATUS_1            ,0x01c00538) /* [RO][32] Digital Modulator saturation counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_STATUS_2            ,0x01c0053c) /* [RO][32] Rx/Tx Equalization coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_STATUS_3            ,0x01c00540) /* [RO][32] ASRC Inc/Dec coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_STATUS_4            ,0x01c00544) /* [RO][32] Ring cadence control, Y-Filter coefficient */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_STATUS_5            ,0x01c00548) /* [RO][32] Hi/Lo-Speed Hybrid-Balance coeficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_STATS_1             ,0x01c0054c) /* [RO][32] Mean value */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_STATS_2             ,0x01c00550) /* [RO][32] Mean Square (lo 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_STATS_3             ,0x01c00554) /* [RO][32] Mean Square (hi 32 bits), statistics engine status */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_REG_APM_AUDIO_FCW   ,0x01c00558) /* [RO][32] APM Audio channel FCW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChA_APM_REG_DIAG_READBACK   ,0x01c0056c) /* [RO][32] APM Diagnostic Readback Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_STATUS_1            ,0x01c00638) /* [RO][32] Digital Modulator saturation counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_STATUS_2            ,0x01c0063c) /* [RO][32] Rx/Tx Equalization coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_STATUS_3            ,0x01c00640) /* [RO][32] ASRC Inc/Dec coefficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_STATUS_4            ,0x01c00644) /* [RO][32] Ring cadence control, Y-Filter coefficient */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_STATUS_5            ,0x01c00648) /* [RO][32] Hi/Lo-Speed Hybrid-Balance coeficients */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_STATS_1             ,0x01c0064c) /* [RO][32] Mean value */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_STATS_2             ,0x01c00650) /* [RO][32] Mean Square (lo 32 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_STATS_3             ,0x01c00654) /* [RO][32] Mean Square (hi 32 bits), statistics engine status */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_REG_APM_AUDIO_FCW   ,0x01c00658) /* [RO][32] APM Audio channel FCW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_ACP_ChB_APM_REG_DIAG_READBACK   ,0x01c0066c) /* [RO][32] APM Diagnostic Readback Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_CMN_APM_ZAR_IF_STATUS_1     ,0x01c0084c) /* [RO][32] Zar_xmt_data_mismatch */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_CMN_APM_ZAR_IF_STATUS_2     ,0x01c00850) /* [RO][32] Zar_if_rcv_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_MISC_STATUS         ,0x01c0090c) /* [RO][32] Flags_err:  Duty_cycle, SC_flags, OOB, arbiter_err */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_INST_STATUS_0       ,0x01c00910) /* [RO][32] V_hvg and V_tip instantaneous results */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_INST_STATUS_1       ,0x01c00914) /* [RO][32] V_ring and V_input instantaneous results */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_INST_STATUS_2       ,0x01c00918) /* [RO][32] Cal_lo and Cal_hi instantanous results */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VHVG_AVG            ,0x01c0091c) /* [RO][32] V_hvg_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VHVG_MN_SQR         ,0x01c00920) /* [RO][32] V_hvg_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VTIP_AVG            ,0x01c00924) /* [RO][32] V_tip_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VTIP_MN_SQR         ,0x01c00928) /* [RO][32] V_tip_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VRING_AVG           ,0x01c0092c) /* [RO][32] V_ring_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VRING_MN_SQR        ,0x01c00930) /* [RO][32] V_ring_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VTIP_RING_AVG       ,0x01c00934) /* [RO][32] V_tip_ring_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VTIP_RING_MN_SQR    ,0x01c00938) /* [RO][32] V_tip_ring_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VINPUT_AVG          ,0x01c0093c) /* [RO][32] V_input_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_VINPUT_MN_SQR       ,0x01c00940) /* [RO][32] V_input_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_CAL_LO_AVG          ,0x01c00944) /* [RO][32] Cal_lo_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_CAL_LO_SQR          ,0x01c00948) /* [RO][32] Cal_lo_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_CAL_HI_AVG          ,0x01c0094c) /* [RO][32] Cal_hi_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChA_APM_CAL_HI_MN_SQR       ,0x01c00950) /* [RO][32] Cal_hi_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_MISC_STATUS         ,0x01c00a0c) /* [RO][32] Flags_err:  Duty_cycle, SC_flags, OOB, arbiter_err */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_INST_STATUS_0       ,0x01c00a10) /* [RO][32] V_hvg and V_tip instantaneous results */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_INST_STATUS_1       ,0x01c00a14) /* [RO][32] V_ring and V_input instantaneous results */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_INST_STATUS_2       ,0x01c00a18) /* [RO][32] Cal_lo and Cal_hi instantanous results */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VHVG_AVG            ,0x01c00a1c) /* [RO][32] V_hvg_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VHVG_MN_SQR         ,0x01c00a20) /* [RO][32] V_hvg_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VTIP_AVG            ,0x01c00a24) /* [RO][32] V_tip_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VTIP_MN_SQR         ,0x01c00a28) /* [RO][32] V_tip_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VRING_AVG           ,0x01c00a2c) /* [RO][32] V_ring_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VRING_MN_SQR        ,0x01c00a30) /* [RO][32] V_ring_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VTIP_RING_AVG       ,0x01c00a34) /* [RO][32] V_tip_ring_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VTIP_RING_MN_SQR    ,0x01c00a38) /* [RO][32] V_tip_ring_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VINPUT_AVG          ,0x01c00a3c) /* [RO][32] V_input_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_VINPUT_MN_SQR       ,0x01c00a40) /* [RO][32] V_input_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_CAL_LO_AVG          ,0x01c00a44) /* [RO][32] Cal_lo_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_CAL_LO_SQR          ,0x01c00a48) /* [RO][32] Cal_lo_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_CAL_HI_AVG          ,0x01c00a4c) /* [RO][32] Cal_hi_avg */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_HVG_ChB_APM_CAL_HI_MN_SQR       ,0x01c00a50) /* [RO][32] Cal_hi_mn_sqr */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_PCM_APM_FCW_READBACK            ,0x01c00c1c) /* [RO][32] FCW after scaling */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_DMA_CTRL_APM_GLOBAL_INTERRUPT_STATUS ,0x01c01840) /* [RO][32] Global Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_WAKE_STATUS      ,0x01c02804) /* [RO][32] Wake Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_PWM_STATUS       ,0x01c0280c) /* [RO][32] PWM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_PICO_BOOT_STATUS ,0x01c02810) /* [RO][32] PWM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_V_BAT_INST       ,0x01c02850) /* [RO][32] V_BAT_INST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_I_BAT_INST       ,0x01c02854) /* [RO][32] I_BAT_INST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_CAL_INST         ,0x01c02858) /* [RO][32] CAL_INST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_THERM_INST       ,0x01c0285c) /* [RO][32] THERM_INST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_RIDA_INST        ,0x01c02860) /* [RO][32] RIDA_INST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_RIDB_INST        ,0x01c02864) /* [RO][32] RIDB_INST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_V_INPUT_INST     ,0x01c02868) /* [RO][32] V_INPUT_INST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_IBAT_COARSE_INST ,0x01c0286c) /* [RO][32] IBAT_COARSE_INST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_V_BAT_AVG        ,0x01c02870) /* [RO][32] V_BAT_AVG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_I_BAT_AVG        ,0x01c02874) /* [RO][32] I_BAT_AVG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_CAL_AVG          ,0x01c02878) /* [RO][32] CAL_AVG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_THERM_AVG        ,0x01c0287c) /* [RO][32] THERM_AVG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_RIDA_AVG         ,0x01c02880) /* [RO][32] RIDA_AVG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_RIDB_AVG         ,0x01c02884) /* [RO][32] RIDB_AVG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_V_INPUT_AVG      ,0x01c02888) /* [RO][32] V_INPUT_AVG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_IBAT_COARSE_AVG  ,0x01c0288c) /* [RO][32] IBAT_COARSE_AVG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_V_BAT_STATUS     ,0x01c02890) /* [RO][32] V_BAT_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_I_BAT_STATUS     ,0x01c02894) /* [RO][32] I_BAT_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_CAL_STATUS       ,0x01c02898) /* [RO][32] CAL_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_THERM_STATUS     ,0x01c0289c) /* [RO][32] THERM_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_RIDA_STATUS      ,0x01c028a0) /* [RO][32] RIDA_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_RIDB_STATUS      ,0x01c028a4) /* [RO][32] RIDB_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_V_INPUT_STATUS   ,0x01c028a8) /* [RO][32] V_INPUT_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_IBAT_COARSE_STATUS ,0x01c028ac) /* [RO][32] IBAT_COARSE_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_CHARGE_METER_A   ,0x01c028b0) /* [RO][32] CHARGE_METER_A Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_CHARGE_METER_B   ,0x01c028b4) /* [RO][32] CHARGE_METER_B Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_FM_VALID         ,0x01c028c0) /* [RO][32] FM_VALID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_II_ENERGY_METER_A ,0x01c028c4) /* [RO][32] Battery A I^2 accumulation Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_II_ENERGY_METER_B ,0x01c028c8) /* [RO][32] Battery B I^2 accumulation Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_VI_ENERGY_METER_A ,0x01c028cc) /* [RO][32] Battery A V*I accumulation Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_VI_ENERGY_METER_B ,0x01c028d0) /* [RO][32] Battery B V*I accumulation Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_BAT_IMP_I_COS    ,0x01c028d4) /* [RO][32] Impedance test result - Current cosine */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_BAT_IMP_I_SIN    ,0x01c028d8) /* [RO][32] Impedance test result - Current sine */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_BAT_IMP_V_COS    ,0x01c028dc) /* [RO][32] Impedance test result - Voltage cosine */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_BAT_IMP_V_SIN    ,0x01c028e0) /* [RO][32] Impedance test result - Voltage sine */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_OTP_LOW          ,0x01c028ec) /* [RO][32] OTP bits 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_OTP_HIGH         ,0x01c028f0) /* [RO][32] OTP bits 63:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_GPI              ,0x01c02904) /* [RO][32] GPIO inputs */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_BOARD_THERM_INST ,0x01c02914) /* [RO][32] Board Thermistor Instantaneous. */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_BOARD_THERM_AVG  ,0x01c02918) /* [RO][32] Board Thermistor Average. */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_LS_APM_BOARD_THERM_STATUS ,0x01c0291c) /* [RO][32] Board Thermistor Status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_REV_ID           ,0x01c02c08) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_ONE_WIRE_DATA_IN ,0x01c02c28) /* [RO][32] One Wire Data Out */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_ACTIVE_BAT       ,0x01c02c38) /* [RO][32] Active Battery Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_OWI_STATUS       ,0x01c02cd0) /* [RO][32] OWI_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_BAT_IMP_MOD_START ,0x01c02cd4) /* [RO][32] Battery impedance test modulation start indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_BAT_IMP_BUSY     ,0x01c02cd8) /* [RO][32] Battery impedance test-in-progress indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_BAT_IMP_EXP      ,0x01c02cec) /* [RO][32] Battery impedance exponent */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_BAT_IMP_ACCUM_SAT ,0x01c02cf0) /* [RO][32] Battery impedance test accumlator saturation indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_BAT_IMP_DONE     ,0x01c02cf4) /* [RO][32] Battery impedance test modulation carrier completed indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_BMU_BMU_CP_APM_BAT_IMP_SHIFTING_DONE ,0x01c02cf8) /* [RO][32] Battery impedance test results available indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R0               ,0x020a0000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R1               ,0x020a0004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R2               ,0x020a0008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R3               ,0x020a000c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R4               ,0x020a0010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R5               ,0x020a0014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R6               ,0x020a0018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R7               ,0x020a001c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R8               ,0x020a0020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R9               ,0x020a0024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R10              ,0x020a0028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R11              ,0x020a002c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R12              ,0x020a0030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R13              ,0x020a0034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R14              ,0x020a0038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R15              ,0x020a003c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R16              ,0x020a0040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R17              ,0x020a0044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R18              ,0x020a0048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R19              ,0x020a004c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R20              ,0x020a0050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R21              ,0x020a0054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R22              ,0x020a0058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R23              ,0x020a005c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R24              ,0x020a0060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R25              ,0x020a0064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R26              ,0x020a0068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R27              ,0x020a006c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R28              ,0x020a0070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R29              ,0x020a0074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R30              ,0x020a0078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R31              ,0x020a007c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R60              ,0x020a00f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R61              ,0x020a00f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_CORE_REGS_R63              ,0x020a00fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_STATUS            ,0x020c0000) /* [RO][32] Auxiliary Register STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_IDENTITY          ,0x020c0010) /* [RO][32] Processor Identification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_PC                ,0x020c0018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_STATUS32          ,0x020c0028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_CRC_BUILD_BCR     ,0x020c0188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_DVBF_BUILD        ,0x020c0190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_EXT_ARITH_BUILD   ,0x020c0194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_DATASPACE         ,0x020c0198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MEMSUBSYS         ,0x020c019c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_VECBASE_AC_BUILD  ,0x020c01a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_P_BASE_ADDR       ,0x020c01a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MPU_BUILD         ,0x020c01b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_RF_BUILD          ,0x020c01b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_D_CACHE_BUILD     ,0x020c01c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MADI_BUILD        ,0x020c01cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_DCCM_BUILD        ,0x020c01d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_TIMER_BUILD       ,0x020c01d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AP_BUILD          ,0x020c01d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_I_CACHE_BUILD     ,0x020c01dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ICCM_BUILD        ,0x020c01e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_DSPRAM_BUILD      ,0x020c01e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MAC_BUILD         ,0x020c01e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MULTIPLY_BUILD    ,0x020c01ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_SWAP_BUILD        ,0x020c01f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_NORM_BUILD        ,0x020c01f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MINMAX_BUILD      ,0x020c01f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_BARREL_BUILD      ,0x020c01fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ARC600_BUILD      ,0x020c0304) /* [RO][32] Build configuration register for ARC 600. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_MCD_BCR           ,0x020c0310) /* [RO][32] MCD configuration register for AS221BD. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_IFETCHQUEUE_BUILD ,0x020c03f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_ADDR    ,0x020c080c) /* [RO][32] Memory Alignment Detected Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_ALIGN_SIZE    ,0x020c0810) /* [RO][32] Memory Alignment Detected Size */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT ,0x020c0a00) /* [RO][32] Inter-core Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AX_IPC_SEM_N      ,0x020c0a04) /* [RO][32] Inter-core Sempahore Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_INTER_CORE_ACK ,0x020c0a08) /* [RO][32] Inter-core Interrupt Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ERET              ,0x020c1000) /* [RO][32] Exception Return Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ERBTA             ,0x020c1004) /* [RO][32] Exception Return Branch Target Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ERSTATUS          ,0x020c1008) /* [RO][32] Exception Return Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ECR               ,0x020c100c) /* [RO][32] Exception Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_EFA               ,0x020c1010) /* [RO][32] Exception Fault Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ICAUSE1           ,0x020c1028) /* [RO][32] Level 1 Interrupt Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_ICAUSE2           ,0x020c102c) /* [RO][32] Level 2 Interrupt Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_IENABLE       ,0x020c1030) /* [RO][32] Interrupt Mask Programming */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_ITRIGGER      ,0x020c1034) /* [RO][32] Interrupt Sensitivity Programming */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_BTA               ,0x020c1048) /* [RO][32] Branch Target Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_BTA_L1            ,0x020c104c) /* [RO][32] Level 1 Return Branch Target */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_BTA_L2            ,0x020c1050) /* [RO][32] Level 2 Return Branch Target */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_PULSE_CANCEL ,0x020c1054) /* [RO][32] Interrupt Pulse Cancel */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CPU_AUX_REGS_AUX_IRQ_PENDING   ,0x020c1058) /* [RO][32] Interrupt Pending Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTFR                    ,0x020c9018) /* [RO][32] Flag register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTRIS                   ,0x020c903c) /* [RO][32] Raw interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTMIS                   ,0x020c9040) /* [RO][32] Masked interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPERIPHID0             ,0x020c9fe0) /* [RO][32] UARTPeriphID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPERIPHID1             ,0x020c9fe4) /* [RO][32] UARTPeriphID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPERIPHID2             ,0x020c9fe8) /* [RO][32] UARTPeriphID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPERIPHID3             ,0x020c9fec) /* [RO][32] UARTPeriphID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPCELLID0              ,0x020c9ff0) /* [RO][32] UARTPCellID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPCELLID1              ,0x020c9ff4) /* [RO][32] UARTPCellID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPCELLID2              ,0x020c9ff8) /* [RO][32] UARTPCellID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_UART_UARTPCELLID3              ,0x020c9ffc) /* [RO][32] UARTPCellID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGVALUE                  ,0x020ca004) /* [RO][32] Watchdog Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGRIS                    ,0x020ca010) /* [RO][32] Watchdog Raw Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGMIS                    ,0x020ca014) /* [RO][32] Watchdog Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPERIPHID0              ,0x020cafe0) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPERIPHID1              ,0x020cafe4) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPERIPHID2              ,0x020cafe8) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPERIPHID3              ,0x020cafec) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPCELLID0               ,0x020caff0) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPCELLID1               ,0x020caff4) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPCELLID2               ,0x020caff8) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_WDG_WDOGPCELLID3               ,0x020caffc) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_REVID                     ,0x02100000) /* [RO][32] LEAP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_CPU_STRAPS                ,0x02100008) /* [RO][32] CPU Straps Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_ERR_ADDR             ,0x02100080) /* [RO][32] RBUS Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_ERR_DATA             ,0x02100084) /* [RO][32] RBUS Error Write Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_RBUS_ERR_XAC              ,0x02100088) /* [RO][32] RBUS Error Transaction */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STATUS               ,0x02100330) /* [RO][32] DIAG Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_MEM_ADDR_START  ,0x02100334) /* [RO][32] DIAG MEM START Address of Captured Block */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_MEM_ADDR_END    ,0x02100338) /* [RO][32] DIAG MEM END Address of Captured Block */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_MEM_ADDR_TRIGGER ,0x0210033c) /* [RO][32] DIAG MEM Address of Trigger Sample */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_DDR_ADDR_START  ,0x02100340) /* [RO][32] DIAG DDR START Address of Captured Block */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_DDR_ADDR_END    ,0x02100344) /* [RO][32] DIAG DDR END Address of Captured Block */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_DIAG_STAT_DDR_ADDR_TRIGGER ,0x02100348) /* [RO][32] DIAG DDR Address of Trigger Sample */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L1_INTR_W0_STATUS              ,0x02100400) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L1_INTR_W1_STATUS              ,0x02100404) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L1_INTR_W0_MASK_STATUS         ,0x02100408) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L1_INTR_W1_MASK_STATUS         ,0x0210040c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L2_CPU_STATUS                  ,0x02100500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_L2_CPU_MASK_STATUS             ,0x0210050c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L1_INTR_W0_STATUS         ,0x02100600) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L1_INTR_W1_STATUS         ,0x02100604) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L1_INTR_W0_MASK_STATUS    ,0x02100608) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L1_INTR_W1_MASK_STATUS    ,0x0210060c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L2_CPU_STATUS0            ,0x02100700) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L2_CPU_MASK_STATUS0       ,0x0210070c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L2_STATUS1                ,0x02100718) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST_L2_MASK_STATUS1           ,0x02100724) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_MISC_HAB_CNTR             ,0x02100818) /* [RO][32] HAB Request/Done Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_MISC_MBOX_FIFO_DEPTH      ,0x02100838) /* [RO][32] Mailbox FIFO Current Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST2_L1_INTR_W0_STATUS        ,0x02100900) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST2_L1_INTR_W1_STATUS        ,0x02100904) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST2_L1_INTR_W0_MASK_STATUS   ,0x02100908) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_HOST2_L1_INTR_W1_MASK_STATUS   ,0x0210090c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER0_COUNT       ,0x02100c04) /* [RO][32] Timer0 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER1_COUNT       ,0x02100c0c) /* [RO][32] Timer1 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER2_COUNT       ,0x02100c14) /* [RO][32] Timer2 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER3_COUNT       ,0x02100c1c) /* [RO][32] Timer3 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER4_COUNT       ,0x02100c24) /* [RO][32] Timer4 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER5_COUNT       ,0x02100c2c) /* [RO][32] Timer5 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER6_COUNT       ,0x02100c34) /* [RO][32] Timer6 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER7_COUNT       ,0x02100c3c) /* [RO][32] Timer7 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER8_COUNT       ,0x02100c44) /* [RO][32] Timer8 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER9_COUNT       ,0x02100c4c) /* [RO][32] Timer9 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER10_COUNT      ,0x02100c54) /* [RO][32] Timer10 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER11_COUNT      ,0x02100c5c) /* [RO][32] Timer11 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER12_COUNT      ,0x02100c64) /* [RO][32] Timer12 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER13_COUNT      ,0x02100c6c) /* [RO][32] Timer13 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER14_COUNT      ,0x02100c74) /* [RO][32] Timer14 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CTRL_TIMERS_TIMER15_COUNT      ,0x02100c7c) /* [RO][32] Timer15 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_MICRO_REVID                    ,0x02200004) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_MICRO_STATUS                   ,0x02200008) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_TOPS_PDA_STATUS                ,0x02200138) /* [RO][32] SRAM Power Down Array Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_TOPS_EPOCH_COUNT               ,0x0220013c) /* [RO][32] EPOCH counter status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_REVID                           ,0x02201000) /* [RO][32] Out-of-Band Macrocell Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_IRQST                           ,0x02201008) /* [RO][32] Out-of-Band Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDF0                            ,0x02201034) /* [RO][32] Out-of-Band Load FFE Coefficient #0 (newest precursor) Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDF1                            ,0x02201038) /* [RO][32] Out-of-Band Load FFE Coefficient #1 (main tap) Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDD0                            ,0x02201044) /* [RO][32] Out-of-Band Load DFE Coefficient #0 (first postcursor) Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDD1                            ,0x02201048) /* [RO][32] Out-of-Band Load DFE Coefficient #1 (second postcursor) Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDSFT                           ,0x0220104c) /* [RO][32] Out-of-Band Load the Current Soft Decision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDSNRE                          ,0x0220105c) /* [RO][32] Out-of-Band Load QPSK SNR Estimate Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDADSI                          ,0x0220107c) /* [RO][32] Out-of-Band Load the AGC IF Loop Delta-Sigma Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDADST                          ,0x02201080) /* [RO][32] Out-of-Band Load the AGC Tuner Loop Delta-Sigma Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDAII                           ,0x02201084) /* [RO][32] Out-of-Band Load the IF AGC Integrator Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDALI                           ,0x02201088) /* [RO][32] Out-of-Band Load the AGC Leaking Integrator Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDAIT                           ,0x0220108c) /* [RO][32] Out-of-Band Load the Tuner AGC Integrator Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDAGI                           ,0x02201090) /* [RO][32] Out-of-Band Load the IF AGC Gain Threshold Register (28 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDAGT                           ,0x02201094) /* [RO][32] Out-of-Band Load the Tuner AGC Gain Threshold Register (28 bits) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDADEL                          ,0x02201098) /* [RO][32] Out-of-Band Load the General Purpose Delta-Sigma Gain Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDBRFO                          ,0x022010b4) /* [RO][32] Out-of-Band Load the Baud Recovery Loop Filter Output Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDBNCO                          ,0x022010b8) /* [RO][32] Out-of-Band Load the Baud Recovery Loop NCO Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDBRI                           ,0x022010bc) /* [RO][32] Out-of-Band Load the Baud Recovery Loop Integrator Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDDRFO                          ,0x022010e4) /* [RO][32] Out-of-Band Load Front Derotator Filter Output Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDDRPA                          ,0x022010e8) /* [RO][32] Out-of-Band Load Front Derotator Phase Accumulator Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDDRI                           ,0x022010ec) /* [RO][32] Out-of-Band Load Front Derotator Integrator Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDD2FO                          ,0x022010f0) /* [RO][32] Out-of-Band Load Back Derotator Filter Output Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDD2PA                          ,0x022010f4) /* [RO][32] Out-of-Band Load Back Derotator Phase Accumulator Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDD2I                           ,0x022010f8) /* [RO][32] Out-of-Band Load Back Derotator Integrator Content Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDCLP                           ,0x02201110) /* [RO][32] Out-of-Band Load ADC Clip Counter Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDFECL                          ,0x02201148) /* [RO][32] Out-of-Band Load FEC Lower Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDFECH                          ,0x0220114c) /* [RO][32] Out-of-Band Store FEC Upper Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDIDLEC                         ,0x02201150) /* [RO][32] Out-of-Band Load FEC IDLE Cell Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDUERC                          ,0x02201154) /* [RO][32] Out-of-Band Load FEC UER Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDATMC                          ,0x02201158) /* [RO][32] Out-of-Band Load ATM_CELL_TOTAL_COUNT Test Value Register (BCM_USE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDRSB                           ,0x0220115c) /* [RO][32] Out-of-Band Load RS_BYTE_CORRECTION_COUNT Test Value Register (BCM_USE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDHEC                           ,0x02201160) /* [RO][32] Out-of-Band Load HEC_ERROR_COUNT Test Value Register (BCM_USE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDATML                          ,0x02201164) /* [RO][32] Out-of-Band Load ATM_CELL_LOSS_COUNT Test Value Register (BCM_USE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDSL                            ,0x02201168) /* [RO][32] Out-of-Band Load SL_ESF_CRC_ERROR_COUNT Test Value Register (BCM_USE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDSF                            ,0x0220116c) /* [RO][32] Out-of-Band Load SF_ESF_TOTAL_COUNT Test Value Register (BCM_USE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDRXC                           ,0x02201170) /* [RO][32] Out-of-Band Load Rx_CRC_ERROR_COUNT Test Value Register (BCM_USE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDPAR                           ,0x02201174) /* [RO][32] Out-of-Band Load Mbit PARITY_ERROR_COUNT Test Value Register (BCM_USE) */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDBERTT                         ,0x0220117c) /* [RO][32] Out-of-Band Load On-Chip BERT Integration Period and Threshold Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDBERTC                         ,0x02201180) /* [RO][32] Out-of-Band Load On-Chip BERT Error Counter Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDDCC                           ,0x02201188) /* [RO][32] Out-of-Band Load DC Canceller Integrator Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_LDFLA                           ,0x02201194) /* [RO][32] Out-of-Band Load the 18-bit Lock Accumulator Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_IRQSTA2C                        ,0x02201198) /* [RO][32] Out-of-Band IRQ to CPU Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_IRQMSK2C                        ,0x022011a4) /* [RO][32] Out-of-Band IRQ to CPU Mask Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_IRQSTA2P                        ,0x022011b0) /* [RO][32] Out-of-Band IRQ to PCI Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_IRQMSK2P                        ,0x022011bc) /* [RO][32] Out-of-Band IRQ to PCI Mask Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_IRQSTA2A                        ,0x022011d8) /* [RO][32] Out-of-Band IRQ to AP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_IRQMSK2A                        ,0x022011e4) /* [RO][32] Out-of-Band IRQ to AP Mask Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OOB_DAGC_LEAKY                      ,0x022011f4) /* [RO][32] Out-of-Band DAGC Leaky Integrator value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_CHAN_FE_HDOFFSTS               ,0x02210008) /* [RO][32] HDOFFSTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_STATUS                   ,0x02221200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_MPEG_CNT                 ,0x02221218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_STATUS2                  ,0x02221220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_BERT_BIT_CNT_H           ,0x0222122c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_BERT_BIT_CNT_L           ,0x02221230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_BERT_ERR_CNT_H           ,0x02221234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_BERT_ERR_CNT_L           ,0x02221238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_BERT_ST                  ,0x0222123c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_OI_MPEG_ERR_CNT             ,0x02221240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_IRQ_CPU_STATUS              ,0x02221300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_00_IRQ_CPU_MASK_STATUS         ,0x0222130c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_STATUS                   ,0x02223200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_MPEG_CNT                 ,0x02223218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_STATUS2                  ,0x02223220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_BERT_BIT_CNT_H           ,0x0222322c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_BERT_BIT_CNT_L           ,0x02223230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_BERT_ERR_CNT_H           ,0x02223234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_BERT_ERR_CNT_L           ,0x02223238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_BERT_ST                  ,0x0222323c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_OI_MPEG_ERR_CNT             ,0x02223240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_IRQ_CPU_STATUS              ,0x02223300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_01_IRQ_CPU_MASK_STATUS         ,0x0222330c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_STATUS                   ,0x02225200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_MPEG_CNT                 ,0x02225218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_STATUS2                  ,0x02225220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_BERT_BIT_CNT_H           ,0x0222522c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_BERT_BIT_CNT_L           ,0x02225230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_BERT_ERR_CNT_H           ,0x02225234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_BERT_ERR_CNT_L           ,0x02225238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_BERT_ST                  ,0x0222523c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_OI_MPEG_ERR_CNT             ,0x02225240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_IRQ_CPU_STATUS              ,0x02225300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_02_IRQ_CPU_MASK_STATUS         ,0x0222530c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_STATUS                   ,0x02227200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_MPEG_CNT                 ,0x02227218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_STATUS2                  ,0x02227220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_BERT_BIT_CNT_H           ,0x0222722c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_BERT_BIT_CNT_L           ,0x02227230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_BERT_ERR_CNT_H           ,0x02227234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_BERT_ERR_CNT_L           ,0x02227238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_BERT_ST                  ,0x0222723c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_OI_MPEG_ERR_CNT             ,0x02227240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_IRQ_CPU_STATUS              ,0x02227300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_03_IRQ_CPU_MASK_STATUS         ,0x0222730c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_STATUS                   ,0x02229200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_MPEG_CNT                 ,0x02229218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_STATUS2                  ,0x02229220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_BERT_BIT_CNT_H           ,0x0222922c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_BERT_BIT_CNT_L           ,0x02229230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_BERT_ERR_CNT_H           ,0x02229234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_BERT_ERR_CNT_L           ,0x02229238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_BERT_ST                  ,0x0222923c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_OI_MPEG_ERR_CNT             ,0x02229240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_IRQ_CPU_STATUS              ,0x02229300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_04_IRQ_CPU_MASK_STATUS         ,0x0222930c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_STATUS                   ,0x0222b200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_MPEG_CNT                 ,0x0222b218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_STATUS2                  ,0x0222b220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_BERT_BIT_CNT_H           ,0x0222b22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_BERT_BIT_CNT_L           ,0x0222b230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_BERT_ERR_CNT_H           ,0x0222b234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_BERT_ERR_CNT_L           ,0x0222b238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_BERT_ST                  ,0x0222b23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_OI_MPEG_ERR_CNT             ,0x0222b240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_IRQ_CPU_STATUS              ,0x0222b300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_05_IRQ_CPU_MASK_STATUS         ,0x0222b30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_STATUS                   ,0x0222d200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_MPEG_CNT                 ,0x0222d218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_STATUS2                  ,0x0222d220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_BERT_BIT_CNT_H           ,0x0222d22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_BERT_BIT_CNT_L           ,0x0222d230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_BERT_ERR_CNT_H           ,0x0222d234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_BERT_ERR_CNT_L           ,0x0222d238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_BERT_ST                  ,0x0222d23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_OI_MPEG_ERR_CNT             ,0x0222d240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_IRQ_CPU_STATUS              ,0x0222d300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_06_IRQ_CPU_MASK_STATUS         ,0x0222d30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_STATUS                   ,0x0222f200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_MPEG_CNT                 ,0x0222f218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_STATUS2                  ,0x0222f220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_BERT_BIT_CNT_H           ,0x0222f22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_BERT_BIT_CNT_L           ,0x0222f230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_BERT_ERR_CNT_H           ,0x0222f234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_BERT_ERR_CNT_L           ,0x0222f238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_BERT_ST                  ,0x0222f23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_OI_MPEG_ERR_CNT             ,0x0222f240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_IRQ_CPU_STATUS              ,0x0222f300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_07_IRQ_CPU_MASK_STATUS         ,0x0222f30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_STATUS                   ,0x02231200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_MPEG_CNT                 ,0x02231218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_STATUS2                  ,0x02231220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_BERT_BIT_CNT_H           ,0x0223122c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_BERT_BIT_CNT_L           ,0x02231230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_BERT_ERR_CNT_H           ,0x02231234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_BERT_ERR_CNT_L           ,0x02231238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_BERT_ST                  ,0x0223123c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_OI_MPEG_ERR_CNT             ,0x02231240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_IRQ_CPU_STATUS              ,0x02231300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_08_IRQ_CPU_MASK_STATUS         ,0x0223130c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_STATUS                   ,0x02233200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_MPEG_CNT                 ,0x02233218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_STATUS2                  ,0x02233220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_BERT_BIT_CNT_H           ,0x0223322c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_BERT_BIT_CNT_L           ,0x02233230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_BERT_ERR_CNT_H           ,0x02233234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_BERT_ERR_CNT_L           ,0x02233238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_BERT_ST                  ,0x0223323c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_OI_MPEG_ERR_CNT             ,0x02233240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_IRQ_CPU_STATUS              ,0x02233300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_09_IRQ_CPU_MASK_STATUS         ,0x0223330c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_STATUS                   ,0x02235200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_MPEG_CNT                 ,0x02235218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_STATUS2                  ,0x02235220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_BERT_BIT_CNT_H           ,0x0223522c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_BERT_BIT_CNT_L           ,0x02235230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_BERT_ERR_CNT_H           ,0x02235234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_BERT_ERR_CNT_L           ,0x02235238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_BERT_ST                  ,0x0223523c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_OI_MPEG_ERR_CNT             ,0x02235240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_IRQ_CPU_STATUS              ,0x02235300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_10_IRQ_CPU_MASK_STATUS         ,0x0223530c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_STATUS                   ,0x02237200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_MPEG_CNT                 ,0x02237218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_STATUS2                  ,0x02237220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_BERT_BIT_CNT_H           ,0x0223722c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_BERT_BIT_CNT_L           ,0x02237230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_BERT_ERR_CNT_H           ,0x02237234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_BERT_ERR_CNT_L           ,0x02237238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_BERT_ST                  ,0x0223723c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_OI_MPEG_ERR_CNT             ,0x02237240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_IRQ_CPU_STATUS              ,0x02237300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_11_IRQ_CPU_MASK_STATUS         ,0x0223730c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_STATUS                   ,0x02239200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_MPEG_CNT                 ,0x02239218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_STATUS2                  ,0x02239220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_BERT_BIT_CNT_H           ,0x0223922c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_BERT_BIT_CNT_L           ,0x02239230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_BERT_ERR_CNT_H           ,0x02239234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_BERT_ERR_CNT_L           ,0x02239238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_BERT_ST                  ,0x0223923c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_OI_MPEG_ERR_CNT             ,0x02239240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_IRQ_CPU_STATUS              ,0x02239300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_12_IRQ_CPU_MASK_STATUS         ,0x0223930c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_STATUS                   ,0x0223b200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_MPEG_CNT                 ,0x0223b218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_STATUS2                  ,0x0223b220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_BERT_BIT_CNT_H           ,0x0223b22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_BERT_BIT_CNT_L           ,0x0223b230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_BERT_ERR_CNT_H           ,0x0223b234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_BERT_ERR_CNT_L           ,0x0223b238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_BERT_ST                  ,0x0223b23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_OI_MPEG_ERR_CNT             ,0x0223b240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_IRQ_CPU_STATUS              ,0x0223b300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_13_IRQ_CPU_MASK_STATUS         ,0x0223b30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_STATUS                   ,0x0223d200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_MPEG_CNT                 ,0x0223d218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_STATUS2                  ,0x0223d220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_BERT_BIT_CNT_H           ,0x0223d22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_BERT_BIT_CNT_L           ,0x0223d230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_BERT_ERR_CNT_H           ,0x0223d234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_BERT_ERR_CNT_L           ,0x0223d238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_BERT_ST                  ,0x0223d23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_OI_MPEG_ERR_CNT             ,0x0223d240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_IRQ_CPU_STATUS              ,0x0223d300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_14_IRQ_CPU_MASK_STATUS         ,0x0223d30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_STATUS                   ,0x0223f200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_MPEG_CNT                 ,0x0223f218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_STATUS2                  ,0x0223f220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_BERT_BIT_CNT_H           ,0x0223f22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_BERT_BIT_CNT_L           ,0x0223f230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_BERT_ERR_CNT_H           ,0x0223f234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_BERT_ERR_CNT_L           ,0x0223f238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_BERT_ST                  ,0x0223f23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_OI_MPEG_ERR_CNT             ,0x0223f240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_IRQ_CPU_STATUS              ,0x0223f300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_15_IRQ_CPU_MASK_STATUS         ,0x0223f30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_STATUS                   ,0x02241200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_MPEG_CNT                 ,0x02241218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_STATUS2                  ,0x02241220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_BERT_BIT_CNT_H           ,0x0224122c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_BERT_BIT_CNT_L           ,0x02241230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_BERT_ERR_CNT_H           ,0x02241234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_BERT_ERR_CNT_L           ,0x02241238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_BERT_ST                  ,0x0224123c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_OI_MPEG_ERR_CNT             ,0x02241240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_IRQ_CPU_STATUS              ,0x02241300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_16_IRQ_CPU_MASK_STATUS         ,0x0224130c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_STATUS                   ,0x02243200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_MPEG_CNT                 ,0x02243218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_STATUS2                  ,0x02243220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_BERT_BIT_CNT_H           ,0x0224322c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_BERT_BIT_CNT_L           ,0x02243230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_BERT_ERR_CNT_H           ,0x02243234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_BERT_ERR_CNT_L           ,0x02243238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_BERT_ST                  ,0x0224323c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_OI_MPEG_ERR_CNT             ,0x02243240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_IRQ_CPU_STATUS              ,0x02243300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_17_IRQ_CPU_MASK_STATUS         ,0x0224330c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_STATUS                   ,0x02245200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_MPEG_CNT                 ,0x02245218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_STATUS2                  ,0x02245220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_BERT_BIT_CNT_H           ,0x0224522c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_BERT_BIT_CNT_L           ,0x02245230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_BERT_ERR_CNT_H           ,0x02245234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_BERT_ERR_CNT_L           ,0x02245238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_BERT_ST                  ,0x0224523c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_OI_MPEG_ERR_CNT             ,0x02245240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_IRQ_CPU_STATUS              ,0x02245300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_18_IRQ_CPU_MASK_STATUS         ,0x0224530c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_STATUS                   ,0x02247200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_MPEG_CNT                 ,0x02247218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_STATUS2                  ,0x02247220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_BERT_BIT_CNT_H           ,0x0224722c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_BERT_BIT_CNT_L           ,0x02247230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_BERT_ERR_CNT_H           ,0x02247234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_BERT_ERR_CNT_L           ,0x02247238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_BERT_ST                  ,0x0224723c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_OI_MPEG_ERR_CNT             ,0x02247240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_IRQ_CPU_STATUS              ,0x02247300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_19_IRQ_CPU_MASK_STATUS         ,0x0224730c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_STATUS                   ,0x02249200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_MPEG_CNT                 ,0x02249218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_STATUS2                  ,0x02249220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_BERT_BIT_CNT_H           ,0x0224922c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_BERT_BIT_CNT_L           ,0x02249230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_BERT_ERR_CNT_H           ,0x02249234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_BERT_ERR_CNT_L           ,0x02249238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_BERT_ST                  ,0x0224923c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_OI_MPEG_ERR_CNT             ,0x02249240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_IRQ_CPU_STATUS              ,0x02249300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_20_IRQ_CPU_MASK_STATUS         ,0x0224930c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_STATUS                   ,0x0224b200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_MPEG_CNT                 ,0x0224b218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_STATUS2                  ,0x0224b220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_BERT_BIT_CNT_H           ,0x0224b22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_BERT_BIT_CNT_L           ,0x0224b230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_BERT_ERR_CNT_H           ,0x0224b234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_BERT_ERR_CNT_L           ,0x0224b238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_BERT_ST                  ,0x0224b23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_OI_MPEG_ERR_CNT             ,0x0224b240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_IRQ_CPU_STATUS              ,0x0224b300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_21_IRQ_CPU_MASK_STATUS         ,0x0224b30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_STATUS                   ,0x0224d200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_MPEG_CNT                 ,0x0224d218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_STATUS2                  ,0x0224d220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_BERT_BIT_CNT_H           ,0x0224d22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_BERT_BIT_CNT_L           ,0x0224d230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_BERT_ERR_CNT_H           ,0x0224d234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_BERT_ERR_CNT_L           ,0x0224d238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_BERT_ST                  ,0x0224d23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_OI_MPEG_ERR_CNT             ,0x0224d240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_IRQ_CPU_STATUS              ,0x0224d300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_22_IRQ_CPU_MASK_STATUS         ,0x0224d30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_STATUS                   ,0x0224f200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_MPEG_CNT                 ,0x0224f218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_STATUS2                  ,0x0224f220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_BERT_BIT_CNT_H           ,0x0224f22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_BERT_BIT_CNT_L           ,0x0224f230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_BERT_ERR_CNT_H           ,0x0224f234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_BERT_ERR_CNT_L           ,0x0224f238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_BERT_ST                  ,0x0224f23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_OI_MPEG_ERR_CNT             ,0x0224f240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_IRQ_CPU_STATUS              ,0x0224f300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_23_IRQ_CPU_MASK_STATUS         ,0x0224f30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_STATUS                   ,0x02251200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_MPEG_CNT                 ,0x02251218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_STATUS2                  ,0x02251220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_BERT_BIT_CNT_H           ,0x0225122c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_BERT_BIT_CNT_L           ,0x02251230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_BERT_ERR_CNT_H           ,0x02251234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_BERT_ERR_CNT_L           ,0x02251238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_BERT_ST                  ,0x0225123c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_OI_MPEG_ERR_CNT             ,0x02251240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_IRQ_CPU_STATUS              ,0x02251300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_24_IRQ_CPU_MASK_STATUS         ,0x0225130c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_STATUS                   ,0x02253200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_MPEG_CNT                 ,0x02253218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_STATUS2                  ,0x02253220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_BERT_BIT_CNT_H           ,0x0225322c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_BERT_BIT_CNT_L           ,0x02253230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_BERT_ERR_CNT_H           ,0x02253234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_BERT_ERR_CNT_L           ,0x02253238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_BERT_ST                  ,0x0225323c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_OI_MPEG_ERR_CNT             ,0x02253240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_IRQ_CPU_STATUS              ,0x02253300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_25_IRQ_CPU_MASK_STATUS         ,0x0225330c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_STATUS                   ,0x02255200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_MPEG_CNT                 ,0x02255218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_STATUS2                  ,0x02255220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_BERT_BIT_CNT_H           ,0x0225522c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_BERT_BIT_CNT_L           ,0x02255230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_BERT_ERR_CNT_H           ,0x02255234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_BERT_ERR_CNT_L           ,0x02255238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_BERT_ST                  ,0x0225523c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_OI_MPEG_ERR_CNT             ,0x02255240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_IRQ_CPU_STATUS              ,0x02255300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_26_IRQ_CPU_MASK_STATUS         ,0x0225530c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_STATUS                   ,0x02257200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_MPEG_CNT                 ,0x02257218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_STATUS2                  ,0x02257220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_BERT_BIT_CNT_H           ,0x0225722c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_BERT_BIT_CNT_L           ,0x02257230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_BERT_ERR_CNT_H           ,0x02257234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_BERT_ERR_CNT_L           ,0x02257238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_BERT_ST                  ,0x0225723c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_OI_MPEG_ERR_CNT             ,0x02257240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_IRQ_CPU_STATUS              ,0x02257300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_27_IRQ_CPU_MASK_STATUS         ,0x0225730c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_STATUS                   ,0x02259200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_MPEG_CNT                 ,0x02259218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_STATUS2                  ,0x02259220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_BERT_BIT_CNT_H           ,0x0225922c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_BERT_BIT_CNT_L           ,0x02259230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_BERT_ERR_CNT_H           ,0x02259234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_BERT_ERR_CNT_L           ,0x02259238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_BERT_ST                  ,0x0225923c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_OI_MPEG_ERR_CNT             ,0x02259240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_IRQ_CPU_STATUS              ,0x02259300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_28_IRQ_CPU_MASK_STATUS         ,0x0225930c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_STATUS                   ,0x0225b200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_MPEG_CNT                 ,0x0225b218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_STATUS2                  ,0x0225b220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_BERT_BIT_CNT_H           ,0x0225b22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_BERT_BIT_CNT_L           ,0x0225b230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_BERT_ERR_CNT_H           ,0x0225b234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_BERT_ERR_CNT_L           ,0x0225b238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_BERT_ST                  ,0x0225b23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_OI_MPEG_ERR_CNT             ,0x0225b240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_IRQ_CPU_STATUS              ,0x0225b300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_29_IRQ_CPU_MASK_STATUS         ,0x0225b30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_STATUS                   ,0x0225d200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_MPEG_CNT                 ,0x0225d218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_STATUS2                  ,0x0225d220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_BERT_BIT_CNT_H           ,0x0225d22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_BERT_BIT_CNT_L           ,0x0225d230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_BERT_ERR_CNT_H           ,0x0225d234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_BERT_ERR_CNT_L           ,0x0225d238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_BERT_ST                  ,0x0225d23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_OI_MPEG_ERR_CNT             ,0x0225d240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_IRQ_CPU_STATUS              ,0x0225d300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_30_IRQ_CPU_MASK_STATUS         ,0x0225d30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_STATUS                   ,0x0225f200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_MPEG_CNT                 ,0x0225f218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_STATUS2                  ,0x0225f220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_BERT_BIT_CNT_H           ,0x0225f22c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_BERT_BIT_CNT_L           ,0x0225f230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_BERT_ERR_CNT_H           ,0x0225f234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_BERT_ERR_CNT_L           ,0x0225f238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_BERT_ST                  ,0x0225f23c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_OI_MPEG_ERR_CNT             ,0x0225f240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_IRQ_CPU_STATUS              ,0x0225f300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_31_IRQ_CPU_MASK_STATUS         ,0x0225f30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_STATUS                   ,0x02261200) /* [RO][32] OI status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_MPEG_CNT                 ,0x02261218) /* [RO][32] OI MPEG Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_STATUS2                  ,0x02261220) /* [RO][32] OI status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_BERT_BIT_CNT_H           ,0x0226122c) /* [RO][32] OI BERT bit Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_BERT_BIT_CNT_L           ,0x02261230) /* [RO][32] OI BERT bit Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_BERT_ERR_CNT_H           ,0x02261234) /* [RO][32] OI BERT error Counter snapshot value, higher bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_BERT_ERR_CNT_L           ,0x02261238) /* [RO][32] OI BERT error Counter snapshot value, lower bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_BERT_ST                  ,0x0226123c) /* [RO][32] OI BERT status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_OI_MPEG_ERR_CNT             ,0x02261240) /* [RO][32] OI MPEG Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_IRQ_CPU_STATUS              ,0x02261300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DS_A_32_IRQ_CPU_MASK_STATUS         ,0x0226130c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_GLOBAL_A_REV_CTRL          ,0x022c0004) /* [RO][32] AFEC Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_DEMAP_SIG_CRC            ,0x022c010c) /* [RO][32] Demap Generator Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_DIRP_SIG_CRC             ,0x022c0110) /* [RO][32] Dirp Generator Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_LDPC_SIG_CRC             ,0x022c0114) /* [RO][32] Ldpc Generator Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_BCH_SIG_CRC              ,0x022c0118) /* [RO][32] Ldpc Generator Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_FIFO_LEVEL_0             ,0x022c0134) /* [RO][32] FIFO level for Input and LDPC Fifo's */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_FIFO_LEVEL_1             ,0x022c0138) /* [RO][32] FIFO level for OI Fifo's */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_FIFO_LEVEL_2             ,0x022c013c) /* [RO][32] FIFO level for LDPC and OI Blk Fifo's */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_FIFO_LEVEL_3             ,0x022c0140) /* [RO][32] FIFO level for BCH Fifo's */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_FIFO_LEVEL_4             ,0x022c0144) /* [RO][32] FIFO level for DIRP Fifo */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_IF_STATUS                ,0x022c0150) /* [RO][32] Interface BERT compare status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_A_TP_OUT_STATUS            ,0x022c0158) /* [RO][32] Tp-out real time status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_L_0 ,0x022c2008) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_L_0 ,0x022c200c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_L_0 ,0x022c2010) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_L_0 ,0x022c2014) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_L_0 ,0x022c2018) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_L_0 ,0x022c201c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_STATUS_0      ,0x022c2028) /* [RO][32] Status Register for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_L_0     ,0x022c202c) /* [RO][32] LSBs of the Error Bit Counter for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_H_0     ,0x022c2030) /* [RO][32] MSBs of the Error Bit Counter for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_L_0     ,0x022c2034) /* [RO][32] LSBs of the Total Bit Counter for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_H_0     ,0x022c2038) /* [RO][32] MSBs of the Total Bit Counter for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_L_0 ,0x022c2040) /* [RO][32] LSBs of the Total FEC Bits for Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_H_0 ,0x022c2044) /* [RO][32] MSBs of the Total FEC Bits for Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_H_0 ,0x022c2048) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_H_0 ,0x022c204c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_H_0 ,0x022c2050) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_H_0 ,0x022c2054) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_H_0 ,0x022c2058) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_H_0 ,0x022c205c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_L_1 ,0x022c2108) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_L_1 ,0x022c210c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_L_1 ,0x022c2110) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_L_1 ,0x022c2114) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_L_1 ,0x022c2118) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_L_1 ,0x022c211c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_STATUS_1      ,0x022c2128) /* [RO][32] Status Register for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_L_1     ,0x022c212c) /* [RO][32] LSBs of the Error Bit Counter for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_H_1     ,0x022c2130) /* [RO][32] MSBs of the Error Bit Counter for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_L_1     ,0x022c2134) /* [RO][32] LSBs of the Total Bit Counter for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_H_1     ,0x022c2138) /* [RO][32] MSBs of the Total Bit Counter for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_L_1 ,0x022c2140) /* [RO][32] LSBs of the Total FEC Bits for Profile id 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_H_1 ,0x022c2144) /* [RO][32] MSBs of the Total FEC Bits for Profile id 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_H_1 ,0x022c2148) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_H_1 ,0x022c214c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_H_1 ,0x022c2150) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_H_1 ,0x022c2154) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_H_1 ,0x022c2158) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_H_1 ,0x022c215c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_L_2 ,0x022c2208) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_L_2 ,0x022c220c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_L_2 ,0x022c2210) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_L_2 ,0x022c2214) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_L_2 ,0x022c2218) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_L_2 ,0x022c221c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_STATUS_2      ,0x022c2228) /* [RO][32] Status Register for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_L_2     ,0x022c222c) /* [RO][32] LSBs of the Error Bit Counter for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_H_2     ,0x022c2230) /* [RO][32] MSBs of the Error Bit Counter for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_L_2     ,0x022c2234) /* [RO][32] LSBs of the Total Bit Counter for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_H_2     ,0x022c2238) /* [RO][32] MSBs of the Total Bit Counter for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_L_2 ,0x022c2240) /* [RO][32] LSBs of the Total FEC Bits for Profile id 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_H_2 ,0x022c2244) /* [RO][32] MSBs of the Total FEC Bits for Profile id 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_H_2 ,0x022c2248) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_H_2 ,0x022c224c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_H_2 ,0x022c2250) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_H_2 ,0x022c2254) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_H_2 ,0x022c2258) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_H_2 ,0x022c225c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_L_3 ,0x022c2308) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_L_3 ,0x022c230c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_L_3 ,0x022c2310) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_L_3 ,0x022c2314) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_L_3 ,0x022c2318) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_L_3 ,0x022c231c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_STATUS_3      ,0x022c2328) /* [RO][32] Status Register for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_L_3     ,0x022c232c) /* [RO][32] LSBs of the Error Bit Counter for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_H_3     ,0x022c2330) /* [RO][32] MSBs of the Error Bit Counter for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_L_3     ,0x022c2334) /* [RO][32] LSBs of the Total Bit Counter for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_H_3     ,0x022c2338) /* [RO][32] MSBs of the Total Bit Counter for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_L_3 ,0x022c2340) /* [RO][32] LSBs of the Total FEC Bits for Profile id 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_H_3 ,0x022c2344) /* [RO][32] MSBs of the Total FEC Bits for Profile id 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_H_3 ,0x022c2348) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_H_3 ,0x022c234c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_H_3 ,0x022c2350) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_H_3 ,0x022c2354) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_H_3 ,0x022c2358) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_H_3 ,0x022c235c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_L_4 ,0x022c2408) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_L_4 ,0x022c240c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_L_4 ,0x022c2410) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_L_4 ,0x022c2414) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_L_4 ,0x022c2418) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_L_4 ,0x022c241c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_STATUS_4      ,0x022c2428) /* [RO][32] Status Register for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_L_4     ,0x022c242c) /* [RO][32] LSBs of the Error Bit Counter for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_ERROR_H_4     ,0x022c2430) /* [RO][32] MSBs of the Error Bit Counter for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_L_4     ,0x022c2434) /* [RO][32] LSBs of the Total Bit Counter for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_BERT_COUNT_H_4     ,0x022c2438) /* [RO][32] MSBs of the Total Bit Counter for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_L_4 ,0x022c2440) /* [RO][32] LSBs of the Total FEC Bits for Profile id 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_BITS_H_4 ,0x022c2444) /* [RO][32] MSBs of the Total FEC Bits for Profile id 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_TOTAL_CODEWORD_H_4 ,0x022c2448) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_TOTAL_CODEWORD_H_4 ,0x022c244c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_UNCOR_CODEWORD_H_4 ,0x022c2450) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_COR_CODEWORD_H_4 ,0x022c2454) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_BCH_COR_CODEWORD_H_4 ,0x022c2458) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FULL_LDPC_FAIL_CODEWORD_H_4 ,0x022c245c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_TOTAL_CODEWORD_L ,0x022c3004) /* [RO][32] LSBs of the Total FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_UNCOR_CODEWORD_L ,0x022c3008) /* [RO][32] LSBs of the Total Uncorrectable FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_COR_CODEWORD_L ,0x022c300c) /* [RO][32] LSBs of the Total Correctable FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_BCH_COR_CODEWORD_L ,0x022c3010) /* [RO][32] LSBs of the Total BCH-corrected FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_BCH_COR_BITS_L ,0x022c3014) /* [RO][32] LSBs of the Total BCH-corrected Bits for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_LDPC_FAIL_CODEWORD_L ,0x022c3018) /* [RO][32] LSBs of the Total LDPC-failed FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_LDPC_ITERATIONS_L ,0x022c301c) /* [RO][32] LSBs of the Total LDPC Iterations for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_CUR_CW_STATUS_1    ,0x022c3020) /* [RO][32] Current Codeword Status 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_CUR_CW_STATUS_2    ,0x022c3024) /* [RO][32] Current Codeword Status 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_FEC_LOCK_STATUS    ,0x022c3028) /* [RO][32] FEC Lock/Unlock Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_SNR_DET_LDPC_FAILED ,0x022c303c) /* [RO][32] LDPC Failed Count for SNR Operating Margin Calculation */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_TOTAL_CODEWORD_H ,0x022c304c) /* [RO][32] MSBs of the Total FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_UNCOR_CODEWORD_H ,0x022c3050) /* [RO][32] MSBs of the Total Uncorrectable FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_COR_CODEWORD_H ,0x022c3054) /* [RO][32] MSBs of the Total Correctable FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_BCH_COR_CODEWORD_H ,0x022c3058) /* [RO][32] MSBs of the Total BCH-corrected FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_BCH_COR_BITS_H ,0x022c305c) /* [RO][32] MSBs of the Total BCH-corrected Bits for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_LDPC_FAIL_CODEWORD_H ,0x022c3060) /* [RO][32] MSBs of the Total LDPC-failed FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_LDPC_ITERATIONS_H ,0x022c3074) /* [RO][32] MSBs of the Total LDPC Iterations for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_TOTAL_BITS_L ,0x022c3078) /* [RO][32] LSBs of the Total FEC Bits for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_A_PROG_FEC_TOTAL_BITS_H ,0x022c307c) /* [RO][32] MSBs of the Total FEC Bits for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_STATUS  ,0x022c4000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_0_A_CPU_MASK_STATUS ,0x022c400c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_STATUS  ,0x022c4018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_0_A_PCI_MASK_STATUS ,0x022c4024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_1_A_CPU_STATUS  ,0x022c4400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_1_A_CPU_MASK_STATUS ,0x022c440c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_1_A_PCI_STATUS  ,0x022c4418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_1_A_PCI_MASK_STATUS ,0x022c4424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_GLOBAL_B_REV_CTRL          ,0x022d0004) /* [RO][32] AFEC Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_DEMAP_SIG_CRC            ,0x022d010c) /* [RO][32] Demap Generator Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_DIRP_SIG_CRC             ,0x022d0110) /* [RO][32] Dirp Generator Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_LDPC_SIG_CRC             ,0x022d0114) /* [RO][32] Ldpc Generator Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_BCH_SIG_CRC              ,0x022d0118) /* [RO][32] Ldpc Generator Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_FIFO_LEVEL_0             ,0x022d0134) /* [RO][32] FIFO level for Input and LDPC Fifo's */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_FIFO_LEVEL_1             ,0x022d0138) /* [RO][32] FIFO level for OI Fifo's */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_FIFO_LEVEL_2             ,0x022d013c) /* [RO][32] FIFO level for LDPC and OI Blk Fifo's */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_FIFO_LEVEL_3             ,0x022d0140) /* [RO][32] FIFO level for BCH Fifo's */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_FIFO_LEVEL_4             ,0x022d0144) /* [RO][32] FIFO level for DIRP Fifo */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_IF_STATUS                ,0x022d0150) /* [RO][32] Interface BERT compare status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_B_TP_OUT_STATUS            ,0x022d0158) /* [RO][32] Tp-out real time status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_L_0 ,0x022d2008) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_L_0 ,0x022d200c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_L_0 ,0x022d2010) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_L_0 ,0x022d2014) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_L_0 ,0x022d2018) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_L_0 ,0x022d201c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_STATUS_0      ,0x022d2028) /* [RO][32] Status Register for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_L_0     ,0x022d202c) /* [RO][32] LSBs of the Error Bit Counter for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_H_0     ,0x022d2030) /* [RO][32] MSBs of the Error Bit Counter for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_L_0     ,0x022d2034) /* [RO][32] LSBs of the Total Bit Counter for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_H_0     ,0x022d2038) /* [RO][32] MSBs of the Total Bit Counter for BERT 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_L_0 ,0x022d2040) /* [RO][32] LSBs of the Total FEC Bits for Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_H_0 ,0x022d2044) /* [RO][32] MSBs of the Total FEC Bits for Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_H_0 ,0x022d2048) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_H_0 ,0x022d204c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_H_0 ,0x022d2050) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_H_0 ,0x022d2054) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_H_0 ,0x022d2058) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_H_0 ,0x022d205c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_L_1 ,0x022d2108) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_L_1 ,0x022d210c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_L_1 ,0x022d2110) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_L_1 ,0x022d2114) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_L_1 ,0x022d2118) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_L_1 ,0x022d211c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_STATUS_1      ,0x022d2128) /* [RO][32] Status Register for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_L_1     ,0x022d212c) /* [RO][32] LSBs of the Error Bit Counter for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_H_1     ,0x022d2130) /* [RO][32] MSBs of the Error Bit Counter for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_L_1     ,0x022d2134) /* [RO][32] LSBs of the Total Bit Counter for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_H_1     ,0x022d2138) /* [RO][32] MSBs of the Total Bit Counter for BERT 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_L_1 ,0x022d2140) /* [RO][32] LSBs of the Total FEC Bits for Profile id 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_H_1 ,0x022d2144) /* [RO][32] MSBs of the Total FEC Bits for Profile id 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_H_1 ,0x022d2148) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_H_1 ,0x022d214c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_H_1 ,0x022d2150) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_H_1 ,0x022d2154) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_H_1 ,0x022d2158) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_H_1 ,0x022d215c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_L_2 ,0x022d2208) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_L_2 ,0x022d220c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_L_2 ,0x022d2210) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_L_2 ,0x022d2214) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_L_2 ,0x022d2218) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_L_2 ,0x022d221c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_STATUS_2      ,0x022d2228) /* [RO][32] Status Register for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_L_2     ,0x022d222c) /* [RO][32] LSBs of the Error Bit Counter for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_H_2     ,0x022d2230) /* [RO][32] MSBs of the Error Bit Counter for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_L_2     ,0x022d2234) /* [RO][32] LSBs of the Total Bit Counter for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_H_2     ,0x022d2238) /* [RO][32] MSBs of the Total Bit Counter for BERT 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_L_2 ,0x022d2240) /* [RO][32] LSBs of the Total FEC Bits for Profile id 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_H_2 ,0x022d2244) /* [RO][32] MSBs of the Total FEC Bits for Profile id 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_H_2 ,0x022d2248) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_H_2 ,0x022d224c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_H_2 ,0x022d2250) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_H_2 ,0x022d2254) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_H_2 ,0x022d2258) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_H_2 ,0x022d225c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_L_3 ,0x022d2308) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_L_3 ,0x022d230c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_L_3 ,0x022d2310) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_L_3 ,0x022d2314) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_L_3 ,0x022d2318) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_L_3 ,0x022d231c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_STATUS_3      ,0x022d2328) /* [RO][32] Status Register for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_L_3     ,0x022d232c) /* [RO][32] LSBs of the Error Bit Counter for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_H_3     ,0x022d2330) /* [RO][32] MSBs of the Error Bit Counter for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_L_3     ,0x022d2334) /* [RO][32] LSBs of the Total Bit Counter for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_H_3     ,0x022d2338) /* [RO][32] MSBs of the Total Bit Counter for BERT 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_L_3 ,0x022d2340) /* [RO][32] LSBs of the Total FEC Bits for Profile id 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_H_3 ,0x022d2344) /* [RO][32] MSBs of the Total FEC Bits for Profile id 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_H_3 ,0x022d2348) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_H_3 ,0x022d234c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_H_3 ,0x022d2350) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_H_3 ,0x022d2354) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_H_3 ,0x022d2358) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_H_3 ,0x022d235c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_L_4 ,0x022d2408) /* [RO][32] LSBs of the Total Full and Shortened FEC Codewords for Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_L_4 ,0x022d240c) /* [RO][32] LSBs of the Total Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_L_4 ,0x022d2410) /* [RO][32] LSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_L_4 ,0x022d2414) /* [RO][32] LSBs of the Total Correctable Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_L_4 ,0x022d2418) /* [RO][32] LSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_L_4 ,0x022d241c) /* [RO][32] LSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_STATUS_4      ,0x022d2428) /* [RO][32] Status Register for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_L_4     ,0x022d242c) /* [RO][32] LSBs of the Error Bit Counter for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_ERROR_H_4     ,0x022d2430) /* [RO][32] MSBs of the Error Bit Counter for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_L_4     ,0x022d2434) /* [RO][32] LSBs of the Total Bit Counter for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_BERT_COUNT_H_4     ,0x022d2438) /* [RO][32] MSBs of the Total Bit Counter for BERT 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_L_4 ,0x022d2440) /* [RO][32] LSBs of the Total FEC Bits for Profile id 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_BITS_H_4 ,0x022d2444) /* [RO][32] MSBs of the Total FEC Bits for Profile id 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_TOTAL_CODEWORD_H_4 ,0x022d2448) /* [RO][32] MSBs of the Total Full and Shortened FEC Codewords for Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_TOTAL_CODEWORD_H_4 ,0x022d244c) /* [RO][32] MSBs of the Total Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_UNCOR_CODEWORD_H_4 ,0x022d2450) /* [RO][32] MSBs of the Total Uncorrectable Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_COR_CODEWORD_H_4 ,0x022d2454) /* [RO][32] MSBs of the Total Correctable Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_BCH_COR_CODEWORD_H_4 ,0x022d2458) /* [RO][32] MSBs of the Total BCH-corrected Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FULL_LDPC_FAIL_CODEWORD_H_4 ,0x022d245c) /* [RO][32] MSBs of the Total LDPC-failed Full FEC Codewords of Profile ID 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_TOTAL_CODEWORD_L ,0x022d3004) /* [RO][32] LSBs of the Total FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_UNCOR_CODEWORD_L ,0x022d3008) /* [RO][32] LSBs of the Total Uncorrectable FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_COR_CODEWORD_L ,0x022d300c) /* [RO][32] LSBs of the Total Correctable FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_BCH_COR_CODEWORD_L ,0x022d3010) /* [RO][32] LSBs of the Total BCH-corrected FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_BCH_COR_BITS_L ,0x022d3014) /* [RO][32] LSBs of the Total BCH-corrected Bits for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_LDPC_FAIL_CODEWORD_L ,0x022d3018) /* [RO][32] LSBs of the Total LDPC-failed FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_LDPC_ITERATIONS_L ,0x022d301c) /* [RO][32] LSBs of the Total LDPC Iterations for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_CUR_CW_STATUS_1    ,0x022d3020) /* [RO][32] Current Codeword Status 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_CUR_CW_STATUS_2    ,0x022d3024) /* [RO][32] Current Codeword Status 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_FEC_LOCK_STATUS    ,0x022d3028) /* [RO][32] FEC Lock/Unlock Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_SNR_DET_LDPC_FAILED ,0x022d303c) /* [RO][32] LDPC Failed Count for SNR Operating Margin Calculation */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_TOTAL_CODEWORD_H ,0x022d304c) /* [RO][32] MSBs of the Total FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_UNCOR_CODEWORD_H ,0x022d3050) /* [RO][32] MSBs of the Total Uncorrectable FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_COR_CODEWORD_H ,0x022d3054) /* [RO][32] MSBs of the Total Correctable FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_BCH_COR_CODEWORD_H ,0x022d3058) /* [RO][32] MSBs of the Total BCH-corrected FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_BCH_COR_BITS_H ,0x022d305c) /* [RO][32] MSBs of the Total BCH-corrected Bits for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_LDPC_FAIL_CODEWORD_H ,0x022d3060) /* [RO][32] MSBs of the Total LDPC-failed FEC Codewords for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_LDPC_ITERATIONS_H ,0x022d3074) /* [RO][32] MSBs of the Total LDPC Iterations for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_TOTAL_BITS_L ,0x022d3078) /* [RO][32] LSBs of the Total FEC Bits for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_STATS_B_PROG_FEC_TOTAL_BITS_H ,0x022d307c) /* [RO][32] MSBs of the Total FEC Bits for Programmable Profile ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_0_B_CPU_STATUS  ,0x022d4000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_0_B_CPU_MASK_STATUS ,0x022d400c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_0_B_PCI_STATUS  ,0x022d4018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_0_B_PCI_MASK_STATUS ,0x022d4024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_1_B_CPU_STATUS  ,0x022d4400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_1_B_CPU_MASK_STATUS ,0x022d440c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_1_B_PCI_STATUS  ,0x022d4418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMD_AFEC_INTR_CTRL2_1_B_PCI_MASK_STATUS ,0x022d4424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_HDOFFSTS            ,0x022e0010) /* [RO][32] HDOFFSTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC0    ,0x022e0058) /* [RO][32] Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC0    ,0x022e005c) /* [RO][32] Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_DGSACCUM_PI_SLC1    ,0x022e0060) /* [RO][32] Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_DGSACCUM_PO_SLC1    ,0x022e0064) /* [RO][32] Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC0      ,0x022e0128) /* [RO][32] MDAC Signature Analyzer Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_MDACSAOUT_SLC1      ,0x022e012c) /* [RO][32] MDAC Signature Analyzer Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_MDACSASTS           ,0x022e0130) /* [RO][32] MDACSASTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC0 ,0x022e0150) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC0 ,0x022e0154) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PI_SLC1 ,0x022e0158) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PI_SLC1 ,0x022e015c) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC0 ,0x022e0160) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC0 ,0x022e0164) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX0_PO_SLC1 ,0x022e0168) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX0_PO_SLC1 ,0x022e016c) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC0 ,0x022e0170) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC0 ,0x022e0174) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PI_SLC1 ,0x022e0178) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PI_SLC1 ,0x022e017c) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC0 ,0x022e0180) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC0 ,0x022e0184) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX1_PO_SLC1 ,0x022e0188) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX1_PO_SLC1 ,0x022e018c) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC0 ,0x022e0190) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC0 ,0x022e0194) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PI_SLC1 ,0x022e0198) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PI_SLC1 ,0x022e019c) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC0 ,0x022e01a0) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC0 ,0x022e01a4) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX2_PO_SLC1 ,0x022e01a8) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX2_PO_SLC1 ,0x022e01ac) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC0 ,0x022e01b0) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC0 ,0x022e01b4) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PI_SLC1 ,0x022e01b8) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PI_SLC1 ,0x022e01bc) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC0 ,0x022e01c0) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC0 ,0x022e01c4) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI0_DMX3_PO_SLC1 ,0x022e01c8) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRI1_DMX3_PO_SLC1 ,0x022e01cc) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC0 ,0x022e01d0) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC0 ,0x022e01d4) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PI_SLC1 ,0x022e01d8) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PI_SLC1 ,0x022e01dc) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC0 ,0x022e01e0) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC0 ,0x022e01e4) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX0_PO_SLC1 ,0x022e01e8) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX0_PO_SLC1 ,0x022e01ec) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC0 ,0x022e01f0) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC0 ,0x022e01f4) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PI_SLC1 ,0x022e01f8) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PI_SLC1 ,0x022e01fc) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC0 ,0x022e0200) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC0 ,0x022e0204) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX1_PO_SLC1 ,0x022e0208) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX1_PO_SLC1 ,0x022e020c) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC0 ,0x022e0210) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC0 ,0x022e0214) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PI_SLC1 ,0x022e0218) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PI_SLC1 ,0x022e021c) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC0 ,0x022e0220) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC0 ,0x022e0224) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX2_PO_SLC1 ,0x022e0228) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX2_PO_SLC1 ,0x022e022c) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC0 ,0x022e0230) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC0 ,0x022e0234) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PI_SLC1 ,0x022e0238) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PI_SLC1 ,0x022e023c) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC0 ,0x022e0240) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC0 ,0x022e0244) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ0_DMX3_PO_SLC1 ,0x022e0248) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRQ1_DMX3_PO_SLC1 ,0x022e024c) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC0 ,0x022e0250) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC0 ,0x022e0254) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PI_SLC1 ,0x022e0258) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PI_SLC1 ,0x022e025c) /* [RO][32] Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC0 ,0x022e0260) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC0 ,0x022e0264) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX0_PO_SLC1 ,0x022e0268) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX0_PO_SLC1 ,0x022e026c) /* [RO][32] Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC0 ,0x022e0270) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC0 ,0x022e0274) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PI_SLC1 ,0x022e0278) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PI_SLC1 ,0x022e027c) /* [RO][32] Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC0 ,0x022e0280) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC0 ,0x022e0284) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX1_PO_SLC1 ,0x022e0288) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX1_PO_SLC1 ,0x022e028c) /* [RO][32] Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC0 ,0x022e0290) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC0 ,0x022e0294) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PI_SLC1 ,0x022e0298) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PI_SLC1 ,0x022e029c) /* [RO][32] Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC0 ,0x022e02a0) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC0 ,0x022e02a4) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX2_PO_SLC1 ,0x022e02a8) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX2_PO_SLC1 ,0x022e02ac) /* [RO][32] Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC0 ,0x022e02b0) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC0 ,0x022e02b4) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PI_SLC1 ,0x022e02b8) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PI_SLC1 ,0x022e02bc) /* [RO][32] Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC0 ,0x022e02c0) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC0 ,0x022e02c4) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP0_DMX3_PO_SLC1 ,0x022e02c8) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_CORRP1_DMX3_PO_SLC1 ,0x022e02cc) /* [RO][32] Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [62:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP ,0x022e02fc) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP ,0x022e0300) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP ,0x022e0304) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP ,0x022e0308) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP ,0x022e030c) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP ,0x022e0310) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP ,0x022e0314) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP ,0x022e0318) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP ,0x022e031c) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP ,0x022e0320) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP ,0x022e0324) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP ,0x022e0328) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP ,0x022e032c) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP ,0x022e0330) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP ,0x022e0334) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP ,0x022e0338) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP ,0x022e033c) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP ,0x022e0340) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP ,0x022e0344) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP ,0x022e0348) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP ,0x022e034c) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP ,0x022e0350) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP ,0x022e0354) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP ,0x022e0358) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP ,0x022e0380) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP ,0x022e0384) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PI_SLC1_ERRP ,0x022e0388) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 3. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP ,0x022e038c) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP ,0x022e0390) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX0_PO_SLC1_ERRP ,0x022e0394) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 3. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP ,0x022e0398) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP ,0x022e039c) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PI_SLC1_ERRP ,0x022e03a0) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 3. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP ,0x022e03a4) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP ,0x022e03a8) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX1_PO_SLC1_ERRP ,0x022e03ac) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 3. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP ,0x022e03b0) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP ,0x022e03b4) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PI_SLC1_ERRP ,0x022e03b8) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 3. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP ,0x022e03bc) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP ,0x022e03c0) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX2_PO_SLC1_ERRP ,0x022e03c4) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 3. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP ,0x022e03c8) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP ,0x022e03cc) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PI_SLC1_ERRP ,0x022e03d0) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 3. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP ,0x022e03d4) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP ,0x022e03d8) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_DGSEP_S3_DMX3_PO_SLC1_ERRP ,0x022e03dc) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 3. for slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_REG_AGC_DSM_STS     ,0x022e0420) /* [RO][32] REG_AGC_DSM_STS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_INTR2_CPU_STATUS    ,0x022e0800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_INTR2_CPU_MASK_STATUS ,0x022e080c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_INTR2_PCI_STATUS    ,0x022e0818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_CORE_INTR2_PCI_MASK_STATUS ,0x022e0824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_HDOFFSTS      ,0x022e100c) /* [RO][32] HDOFFSTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_DGSACCUM_PI_SLC0 ,0x022e1034) /* [RO][32] Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_DGSACCUM_PO_SLC0 ,0x022e1038) /* [RO][32] Accumulator */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_MDACSAOUT_SLC0 ,0x022e109c) /* [RO][32] MDAC Signature Analyzer Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_MDACSASTS     ,0x022e10a0) /* [RO][32] MDAC Signature Analyzer Done Status Slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP ,0x022e10d4) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP ,0x022e10d8) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S3_DMX0_PI_SLC0_ERRP ,0x022e10dc) /* [RO][32] Mdac eq err power estimate demux path 0, ping lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP ,0x022e10e0) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP ,0x022e10e4) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S3_DMX0_PO_SLC0_ERRP ,0x022e10e8) /* [RO][32] Mdac eq err power estimate demux path 0, pong lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP ,0x022e10ec) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP ,0x022e10f0) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S3_DMX1_PI_SLC0_ERRP ,0x022e10f4) /* [RO][32] Mdac eq err power estimate demux path 1, ping lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP ,0x022e10f8) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP ,0x022e10fc) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S3_DMX1_PO_SLC0_ERRP ,0x022e1100) /* [RO][32] Mdac eq err power estimate demux path 1, pong lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP ,0x022e1104) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP ,0x022e1108) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S3_DMX2_PI_SLC0_ERRP ,0x022e110c) /* [RO][32] Mdac eq err power estimate demux path 2, ping lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP ,0x022e1110) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP ,0x022e1114) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S3_DMX2_PO_SLC0_ERRP ,0x022e1118) /* [RO][32] Mdac eq err power estimate demux path 2, pong lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP ,0x022e111c) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP ,0x022e1120) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S3_DMX3_PI_SLC0_ERRP ,0x022e1124) /* [RO][32] Mdac eq err power estimate demux path 3, ping lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP ,0x022e1128) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP ,0x022e112c) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_REG_DGSEP_S3_DMX3_PO_SLC0_ERRP ,0x022e1130) /* [RO][32] Mdac eq err power estimate demux path 3, pong lane stage 3. for slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_INTR2_CPU_STATUS ,0x022e1800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_INTR2_CPU_MASK_STATUS ,0x022e180c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_INTR2_PCI_STATUS ,0x022e1818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_MDAC_CAL_CAB_CORE_INTR2_PCI_MASK_STATUS ,0x022e1824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_ANA_PILOT_PLL_STAT       ,0x022e208c) /* [RO][32] pilot_pll_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_ANA_PLL_STAT             ,0x022e2090) /* [RO][32] pll_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_AIF_WB_CAB_DECFILT_DECFILT_LFSR_CHECK ,0x022e302c) /* [RO][32] Decimation Filter LFSR Check */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_HDOFFSTS                   ,0x022e4008) /* [RO][32] ADC Handoff Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_CLIP_STATUS                ,0x022e4044) /* [RO][32] ADC Clip Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IMP_DET_NRM_FACTOR         ,0x022e4210) /* [RO][32] Impulse Burst Detector Normalization Factor */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IMP_COUNT                  ,0x022e4220) /* [RO][32] Impulse energy threshold trigger pulse counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IMP_DATA_TSTMP_INT         ,0x022e4224) /* [RO][32] Impulse Detector time stamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IMP_DATA_RECORD_INT        ,0x022e4228) /* [RO][32] Impulse Detector record */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_REC_DATA_TSTMP             ,0x022e4244) /* [RO][32] IND/IMP data time stamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_REC_DATA_RECORD            ,0x022e4248) /* [RO][32] IND/IMP data record */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_REC_MEM_STATUS             ,0x022e424c) /* [RO][32] Record memory status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IND_CYC_CNT                ,0x022e431c) /* [RO][32] IND_CYC_CNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IND_THR_CNT                ,0x022e4320) /* [RO][32] IND_THR_CNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IND_DATA_TSTMP_INT         ,0x022e4324) /* [RO][32] Impulse Detector time stamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IND_DATA_RECORD_INT        ,0x022e4328) /* [RO][32] Impulse Detector record */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_IND_HIST_RD_DATA           ,0x022e4348) /* [RO][32] Histogram data */
BCHP_REGISTER_READONLY_32BIT(BCHP_UDA_CORE_TRIG_CNT                   ,0x022e4424) /* [RO][32] UDA Trigger Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R0             ,0x02340000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R1             ,0x02340004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R2             ,0x02340008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R3             ,0x0234000c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R4             ,0x02340010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R5             ,0x02340014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R6             ,0x02340018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R7             ,0x0234001c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R8             ,0x02340020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R9             ,0x02340024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R10            ,0x02340028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R11            ,0x0234002c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R12            ,0x02340030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R13            ,0x02340034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R14            ,0x02340038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R15            ,0x0234003c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R16            ,0x02340040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R17            ,0x02340044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R18            ,0x02340048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R19            ,0x0234004c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R20            ,0x02340050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R21            ,0x02340054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R22            ,0x02340058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R23            ,0x0234005c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R24            ,0x02340060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R25            ,0x02340064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R26            ,0x02340068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R27            ,0x0234006c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R28            ,0x02340070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R29            ,0x02340074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R30            ,0x02340078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R31            ,0x0234007c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R60            ,0x023400f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R61            ,0x023400f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_A_R63            ,0x023400fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_STATUS          ,0x02342000) /* [RO][32] Auxiliary Register STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_IDENTITY        ,0x02342010) /* [RO][32] Processor Identification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_PC              ,0x02342018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_STATUS32        ,0x02342028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_CRC_BUILD_BCR   ,0x02342188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_DVBF_BUILD      ,0x02342190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_EXT_ARITH_BUILD ,0x02342194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_DATASPACE       ,0x02342198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_MEMSUBSYS       ,0x0234219c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_VECBASE_AC_BUILD ,0x023421a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_P_BASE_ADDR     ,0x023421a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_MPU_BUILD       ,0x023421b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_RF_BUILD        ,0x023421b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_D_CACHE_BUILD   ,0x023421c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_MADI_BUILD      ,0x023421cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_DCCM_BUILD      ,0x023421d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_TIMER_BUILD     ,0x023421d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_AP_BUILD        ,0x023421d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_I_CACHE_BUILD   ,0x023421dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_ICCM_BUILD      ,0x023421e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_DSPRAM_BUILD    ,0x023421e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_MAC_BUILD       ,0x023421e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_MULTIPLY_BUILD  ,0x023421ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_SWAP_BUILD      ,0x023421f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_NORM_BUILD      ,0x023421f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_MINMAX_BUILD    ,0x023421f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_BARREL_BUILD    ,0x023421fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_IFETCHQUEUE_BUILD ,0x023423f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_ADDR  ,0x0234280c) /* [RO][32] Memory Alignment Detected Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_SIZE  ,0x02342810) /* [RO][32] Memory Alignment Detected Size */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_AUX_INTER_CORE_INTERRUPT ,0x02342a00) /* [RO][32] Inter-core Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_AX_IPC_SEM_N    ,0x02342a04) /* [RO][32] Inter-core Sempahore Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_A_AUX_INTER_CORE_ACK ,0x02342a08) /* [RO][32] Inter-core Interrupt Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_L1_A_INTR_STATUS           ,0x02344100) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_L1_A_INTR_MASK_STATUS      ,0x02344108) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_A_HOST_STATUS              ,0x02346000) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_A_HOST_MASK_STATUS         ,0x0234600c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_A_PCI_STATUS               ,0x02346018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_A_PCI_MASK_STATUS          ,0x02346024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR2_A_HOST_STATUS             ,0x02346040) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR2_A_HOST_MASK_STATUS        ,0x0234604c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR2_A_PCI_STATUS              ,0x02346058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR2_A_PCI_MASK_STATUS         ,0x02346064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_CURR_SM_ADDR             ,0x02346804) /* [RO][32] Current shared memory address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_CURR_RBUS_ADDR           ,0x02346808) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_STATUS                   ,0x0234680c) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_DBG_STS                  ,0x0234683c) /* [RO][32] Debugging feature status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_VALID                ,0x02346860) /* [RO][32] RDB read valid */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_0              ,0x02346864) /* [RO][32] RDB read data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_0               ,0x02346868) /* [RO][32] RDB read address 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_1              ,0x0234686c) /* [RO][32] RDB read data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_1               ,0x02346870) /* [RO][32] RDB read address 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_2              ,0x02346874) /* [RO][32] RDB read data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_2               ,0x02346878) /* [RO][32] RDB read address 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_3              ,0x0234687c) /* [RO][32] RDB read data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_3               ,0x02346880) /* [RO][32] RDB read address 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_4              ,0x02346884) /* [RO][32] RDB read data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_4               ,0x02346888) /* [RO][32] RDB read address 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_5              ,0x0234688c) /* [RO][32] RDB read data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_5               ,0x02346890) /* [RO][32] RDB read address 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_6              ,0x02346894) /* [RO][32] RDB read data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_6               ,0x02346898) /* [RO][32] RDB read address 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_7              ,0x0234689c) /* [RO][32] RDB read data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_7               ,0x023468a0) /* [RO][32] RDB read address 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_8              ,0x023468a4) /* [RO][32] RDB read data 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_8               ,0x023468a8) /* [RO][32] RDB read address 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_9              ,0x023468ac) /* [RO][32] RDB read data 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_9               ,0x023468b0) /* [RO][32] RDB read address 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_10             ,0x023468b4) /* [RO][32] RDB read data 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_10              ,0x023468b8) /* [RO][32] RDB read address 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_11             ,0x023468bc) /* [RO][32] RDB read data 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_11              ,0x023468c0) /* [RO][32] RDB read address 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_12             ,0x023468c4) /* [RO][32] RDB read data 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_12              ,0x023468c8) /* [RO][32] RDB read address 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_13             ,0x023468cc) /* [RO][32] RDB read data 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_13              ,0x023468d0) /* [RO][32] RDB read address 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_14             ,0x023468d4) /* [RO][32] RDB read data 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_14              ,0x023468d8) /* [RO][32] RDB read address 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_RDATA_15             ,0x023468dc) /* [RO][32] RDB read data 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RDB_ADDR_15              ,0x023468e0) /* [RO][32] RDB read address 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_TOTAL_OP_CNT             ,0x023468e4) /* [RO][32] total operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_INVALID_OP_CNT           ,0x023468e8) /* [RO][32] invalid operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RBUS_WAIT_CNT            ,0x023468ec) /* [RO][32] number of clocks during RBUS wait */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RBUS_OP_CNT              ,0x023468f0) /* [RO][32] RBUS access counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_A_RBUS_ERR_CNT             ,0x023468f4) /* [RO][32] RBUS error counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_CURR_SM_ADDR             ,0x02346904) /* [RO][32] Current shared memory address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_CURR_RBUS_ADDR           ,0x02346908) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_STATUS                   ,0x0234690c) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_DBG_STS                  ,0x0234693c) /* [RO][32] Debugging feature status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_VALID                ,0x02346960) /* [RO][32] RDB read valid */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_0              ,0x02346964) /* [RO][32] RDB read data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_0               ,0x02346968) /* [RO][32] RDB read address 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_1              ,0x0234696c) /* [RO][32] RDB read data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_1               ,0x02346970) /* [RO][32] RDB read address 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_2              ,0x02346974) /* [RO][32] RDB read data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_2               ,0x02346978) /* [RO][32] RDB read address 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_3              ,0x0234697c) /* [RO][32] RDB read data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_3               ,0x02346980) /* [RO][32] RDB read address 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_4              ,0x02346984) /* [RO][32] RDB read data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_4               ,0x02346988) /* [RO][32] RDB read address 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_5              ,0x0234698c) /* [RO][32] RDB read data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_5               ,0x02346990) /* [RO][32] RDB read address 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_6              ,0x02346994) /* [RO][32] RDB read data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_6               ,0x02346998) /* [RO][32] RDB read address 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_7              ,0x0234699c) /* [RO][32] RDB read data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_7               ,0x023469a0) /* [RO][32] RDB read address 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_8              ,0x023469a4) /* [RO][32] RDB read data 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_8               ,0x023469a8) /* [RO][32] RDB read address 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_9              ,0x023469ac) /* [RO][32] RDB read data 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_9               ,0x023469b0) /* [RO][32] RDB read address 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_10             ,0x023469b4) /* [RO][32] RDB read data 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_10              ,0x023469b8) /* [RO][32] RDB read address 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_11             ,0x023469bc) /* [RO][32] RDB read data 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_11              ,0x023469c0) /* [RO][32] RDB read address 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_12             ,0x023469c4) /* [RO][32] RDB read data 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_12              ,0x023469c8) /* [RO][32] RDB read address 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_13             ,0x023469cc) /* [RO][32] RDB read data 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_13              ,0x023469d0) /* [RO][32] RDB read address 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_14             ,0x023469d4) /* [RO][32] RDB read data 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_14              ,0x023469d8) /* [RO][32] RDB read address 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_RDATA_15             ,0x023469dc) /* [RO][32] RDB read data 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RDB_ADDR_15              ,0x023469e0) /* [RO][32] RDB read address 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_TOTAL_OP_CNT             ,0x023469e4) /* [RO][32] total operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_INVALID_OP_CNT           ,0x023469e8) /* [RO][32] invalid operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RBUS_WAIT_CNT            ,0x023469ec) /* [RO][32] number of clocks during RBUS wait */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RBUS_OP_CNT              ,0x023469f0) /* [RO][32] RBUS access counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_A_RBUS_ERR_CNT             ,0x023469f4) /* [RO][32] RBUS error counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_CURR_SM_ADDR             ,0x02346a04) /* [RO][32] Current shared memory address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_CURR_RBUS_ADDR           ,0x02346a08) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_STATUS                   ,0x02346a0c) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_DBG_STS                  ,0x02346a3c) /* [RO][32] Debugging feature status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_VALID                ,0x02346a60) /* [RO][32] RDB read valid */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_0              ,0x02346a64) /* [RO][32] RDB read data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_0               ,0x02346a68) /* [RO][32] RDB read address 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_1              ,0x02346a6c) /* [RO][32] RDB read data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_1               ,0x02346a70) /* [RO][32] RDB read address 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_2              ,0x02346a74) /* [RO][32] RDB read data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_2               ,0x02346a78) /* [RO][32] RDB read address 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_3              ,0x02346a7c) /* [RO][32] RDB read data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_3               ,0x02346a80) /* [RO][32] RDB read address 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_4              ,0x02346a84) /* [RO][32] RDB read data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_4               ,0x02346a88) /* [RO][32] RDB read address 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_5              ,0x02346a8c) /* [RO][32] RDB read data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_5               ,0x02346a90) /* [RO][32] RDB read address 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_6              ,0x02346a94) /* [RO][32] RDB read data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_6               ,0x02346a98) /* [RO][32] RDB read address 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_7              ,0x02346a9c) /* [RO][32] RDB read data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_7               ,0x02346aa0) /* [RO][32] RDB read address 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_8              ,0x02346aa4) /* [RO][32] RDB read data 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_8               ,0x02346aa8) /* [RO][32] RDB read address 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_9              ,0x02346aac) /* [RO][32] RDB read data 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_9               ,0x02346ab0) /* [RO][32] RDB read address 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_10             ,0x02346ab4) /* [RO][32] RDB read data 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_10              ,0x02346ab8) /* [RO][32] RDB read address 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_11             ,0x02346abc) /* [RO][32] RDB read data 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_11              ,0x02346ac0) /* [RO][32] RDB read address 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_12             ,0x02346ac4) /* [RO][32] RDB read data 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_12              ,0x02346ac8) /* [RO][32] RDB read address 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_13             ,0x02346acc) /* [RO][32] RDB read data 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_13              ,0x02346ad0) /* [RO][32] RDB read address 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_14             ,0x02346ad4) /* [RO][32] RDB read data 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_14              ,0x02346ad8) /* [RO][32] RDB read address 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_RDATA_15             ,0x02346adc) /* [RO][32] RDB read data 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RDB_ADDR_15              ,0x02346ae0) /* [RO][32] RDB read address 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_TOTAL_OP_CNT             ,0x02346ae4) /* [RO][32] total operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_INVALID_OP_CNT           ,0x02346ae8) /* [RO][32] invalid operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RBUS_WAIT_CNT            ,0x02346aec) /* [RO][32] number of clocks during RBUS wait */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RBUS_OP_CNT              ,0x02346af0) /* [RO][32] RBUS access counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_A_RBUS_ERR_CNT             ,0x02346af4) /* [RO][32] RBUS error counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_CURR_SM_ADDR             ,0x02346b04) /* [RO][32] Current shared memory address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_CURR_RBUS_ADDR           ,0x02346b08) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_STATUS                   ,0x02346b0c) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_DBG_STS                  ,0x02346b3c) /* [RO][32] Debugging feature status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_VALID                ,0x02346b60) /* [RO][32] RDB read valid */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_0              ,0x02346b64) /* [RO][32] RDB read data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_0               ,0x02346b68) /* [RO][32] RDB read address 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_1              ,0x02346b6c) /* [RO][32] RDB read data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_1               ,0x02346b70) /* [RO][32] RDB read address 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_2              ,0x02346b74) /* [RO][32] RDB read data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_2               ,0x02346b78) /* [RO][32] RDB read address 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_3              ,0x02346b7c) /* [RO][32] RDB read data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_3               ,0x02346b80) /* [RO][32] RDB read address 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_4              ,0x02346b84) /* [RO][32] RDB read data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_4               ,0x02346b88) /* [RO][32] RDB read address 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_5              ,0x02346b8c) /* [RO][32] RDB read data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_5               ,0x02346b90) /* [RO][32] RDB read address 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_6              ,0x02346b94) /* [RO][32] RDB read data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_6               ,0x02346b98) /* [RO][32] RDB read address 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_7              ,0x02346b9c) /* [RO][32] RDB read data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_7               ,0x02346ba0) /* [RO][32] RDB read address 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_8              ,0x02346ba4) /* [RO][32] RDB read data 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_8               ,0x02346ba8) /* [RO][32] RDB read address 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_9              ,0x02346bac) /* [RO][32] RDB read data 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_9               ,0x02346bb0) /* [RO][32] RDB read address 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_10             ,0x02346bb4) /* [RO][32] RDB read data 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_10              ,0x02346bb8) /* [RO][32] RDB read address 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_11             ,0x02346bbc) /* [RO][32] RDB read data 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_11              ,0x02346bc0) /* [RO][32] RDB read address 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_12             ,0x02346bc4) /* [RO][32] RDB read data 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_12              ,0x02346bc8) /* [RO][32] RDB read address 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_13             ,0x02346bcc) /* [RO][32] RDB read data 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_13              ,0x02346bd0) /* [RO][32] RDB read address 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_14             ,0x02346bd4) /* [RO][32] RDB read data 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_14              ,0x02346bd8) /* [RO][32] RDB read address 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_RDATA_15             ,0x02346bdc) /* [RO][32] RDB read data 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RDB_ADDR_15              ,0x02346be0) /* [RO][32] RDB read address 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_TOTAL_OP_CNT             ,0x02346be4) /* [RO][32] total operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_INVALID_OP_CNT           ,0x02346be8) /* [RO][32] invalid operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RBUS_WAIT_CNT            ,0x02346bec) /* [RO][32] number of clocks during RBUS wait */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RBUS_OP_CNT              ,0x02346bf0) /* [RO][32] RBUS access counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_A_RBUS_ERR_CNT             ,0x02346bf4) /* [RO][32] RBUS error counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_CTRL_A_MEM_PROC_DONE_STATUS ,0x02350038) /* [RO][32] MEM PROC Done Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_CTRL_A_MEM_PROC_PANIC_STATUS ,0x02350040) /* [RO][32] MEM PROC Panic Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_CTRL_A_MEM_PROC_REQ_OVERFLOW ,0x02350048) /* [RO][32] MEM PROC Request FIFO Overflow */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_CTRL_A_MEM_PROC_OUT_UNDERFLOW ,0x02350050) /* [RO][32] MEM PROC Output FIFO Underflow */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC0_A_PROC_STATUS         ,0x02350104) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC1_A_PROC_STATUS         ,0x02350144) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC2_A_PROC_STATUS         ,0x02350184) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC3_A_PROC_STATUS         ,0x023501c4) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC4_A_PROC_STATUS         ,0x02350204) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC5_A_PROC_STATUS         ,0x02350244) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC6_A_PROC_STATUS         ,0x02350284) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC7_A_PROC_STATUS         ,0x023502c4) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC8_A_PROC_STATUS         ,0x02350304) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC9_A_PROC_STATUS         ,0x02350344) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC10_A_PROC_STATUS        ,0x02350384) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC11_A_PROC_STATUS        ,0x023503c4) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC12_A_PROC_STATUS        ,0x02350404) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC13_A_PROC_STATUS        ,0x02350444) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC14_A_PROC_STATUS        ,0x02350484) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC15_A_PROC_STATUS        ,0x023504c4) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_A_REVID                     ,0x02350800) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_A_SOFT_SHUTDOWN_STATUS      ,0x02350820) /* [RO][32] Soft Shutdown Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_A_STATUS0                   ,0x0235083c) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_A_INTR_STATUS0              ,0x02350840) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_A_HARDWARE_EXCEPTION_STATUS ,0x023508a4) /* [RO][32] Hardware Exception Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_CHAN_NOTCH_LAST_FCW   ,0x02351048) /* [RO][32] Channelizer Notch Filter Last FCW */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_CL_INPUT              ,0x02351094) /* [RO][32] Carrier Loop Input */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_CL_INT_HI             ,0x02351098) /* [RO][32] MSBs of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_CL_INT_LO             ,0x0235109c) /* [RO][32] LSBs of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_CL_LFO                ,0x023510a0) /* [RO][32] Carrier Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_CL_LFO_LO             ,0x023510a4) /* [RO][32] Lower Bits of Carrier Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_TL_INPUT              ,0x023510bc) /* [RO][32] Timing Loop Estimate */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_TL_INT_HI             ,0x023510c0) /* [RO][32] MSBs of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_TL_INT_LO             ,0x023510c4) /* [RO][32] LSBs of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_TL_LFO                ,0x023510c8) /* [RO][32] Timing Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_A_FE_NOTCH_LAST_FCW     ,0x023510f0) /* [RO][32] Fronetend Notch Filter Last FCW */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_TTS_FFT_TRIGGER_STATUS   ,0x02352010) /* [RO][32] FFT Trigger Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_TTS_FFT_SLIP_STATUS      ,0x02352014) /* [RO][32] FFT Slip Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_TTS_PRE_SLOPE_STATUS     ,0x02352020) /* [RO][32] Pre Slope Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_TTS_ISI_FREE_RANGE_STATUS ,0x0235202c) /* [RO][32] ISI Free Range Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_SEARCH_STATUS         ,0x02352068) /* [RO][32] Guard Interval Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_TRIGGER_PEAK          ,0x0235206c) /* [RO][32] Trigger Acquire Maximum/Peak Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_TRIGGER_PEAK_INDEX    ,0x02352070) /* [RO][32] Trigger Acquire Maximum/Peak Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_TRIGGER_PEAK_EDGE_INDEX ,0x02352074) /* [RO][32] Trigger Acquire Peak Edge Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_DFT_MAX               ,0x02352078) /* [RO][32] Guard Interval Detection Maximum Sum of 5 Phases */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_DFT_2NDMAX            ,0x0235207c) /* [RO][32] Guard Interval Detection Second Maximum Sum of 5 Phases */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_DFT_SUM0              ,0x02352080) /* [RO][32] Guard Interval Detection DFT Sum for GI 192 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_DFT_SUM1              ,0x02352084) /* [RO][32] Guard Interval Detection DFT Sum for GI 256 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_DFT_SUM2              ,0x02352088) /* [RO][32] Guard Interval Detection DFT Sum for GI 512 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_DFT_SUM3              ,0x0235208c) /* [RO][32] Guard Interval Detection DFT Sum for GI 768 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_GI_DFT_SUM4              ,0x02352090) /* [RO][32] Guard Interval Detection DFT Sum for GI 1024 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_ACQ_STATUS1           ,0x023520a8) /* [RO][32] Pilot Processing Acquisition Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_ACQ_STATUS2           ,0x023520ac) /* [RO][32] Pilot Processing Acquisition Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_CFE               ,0x023520f4) /* [RO][32] Carrier Frequency Offset Estimate in Pilot Tracking */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_TFE               ,0x023520f8) /* [RO][32] Timing Frequency Offset Estimate in Pilot Tracking */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CPE                   ,0x023520fc) /* [RO][32] Common Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CGE                   ,0x02352100) /* [RO][32] Pilot Processing Common Gain Estimation */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CP_PWR_SUM            ,0x02352104) /* [RO][32] Summation of CP Powers */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CP_SCALED_VAR1        ,0x02352108) /* [RO][32] Weighted CP Power Variable 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CP_SCALED_VAR2        ,0x0235210c) /* [RO][32] Weighted CP Power Variable 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CP_WEIGHTED_PHASE1_HI ,0x02352110) /* [RO][32] Weighted CP Phase Variable 1 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CP_WEIGHTED_PHASE1_LO ,0x02352114) /* [RO][32] Weighted CP Phase Variable 1 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CP_WEIGHTED_PHASE2_HI ,0x02352118) /* [RO][32] Weighted CP Phase Variable 2 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_CP_WEIGHTED_PHASE2_LO ,0x0235211c) /* [RO][32] Weighted CP Phase Variable 2 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_CSI_CW_31_00      ,0x02352120) /* [RO][32] CW Tone Detection Bit 31 to 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_CSI_CW_63_32      ,0x02352124) /* [RO][32] CW Tone Detection Bit 63 to 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_CSI_CW_95_64      ,0x02352128) /* [RO][32] CW Tone Detection Bit 95 to 64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_CSI_CW_127_96     ,0x0235212c) /* [RO][32] CW Tone Detection Bit 127 to 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_WEAK_CP_31_00     ,0x02352130) /* [RO][32] Weak CP indication */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_WEAK_CP_63_32     ,0x02352134) /* [RO][32] Weak CP indication */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_WEAK_CP_95_64     ,0x02352138) /* [RO][32] Weak CP indication */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_WEAK_CP_127_96    ,0x0235213c) /* [RO][32] Weak CP indication */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_TPO            ,0x02352150) /* [RO][32] Timing Phase Offset Estimate in Phase Detector */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_CPO            ,0x02352154) /* [RO][32] Carrier Phase Offset Estimate in Phase Detector */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_REF_CP_CW_31_00 ,0x02352158) /* [RO][32] CW Tone Detection on reference CP Bit 31 to 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_REF_CP_CW_63_32 ,0x0235215c) /* [RO][32] CW Tone Detection on reference CP Bit 63 to 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_REF_CP_CW_95_64 ,0x02352160) /* [RO][32] CW Tone Detection on reference CP Bit 95 to 64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_REF_CP_CW_127_96 ,0x02352164) /* [RO][32] CW Tone Detection on reference CP Bit 127 to 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_CURR_CP_CW_31_00 ,0x02352168) /* [RO][32] CW Tone Detection on current CP Bit 31 to 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_CURR_CP_CW_63_32 ,0x0235216c) /* [RO][32] CW Tone Detection on current CP Bit 63 to 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_CURR_CP_CW_95_64 ,0x02352170) /* [RO][32] CW Tone Detection on current CP Bit 95 to 64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_PD_CURR_CP_CW_127_96 ,0x02352174) /* [RO][32] CW Tone Detection on current CP Bit 127 to 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_AOFDM_TFO         ,0x02352178) /* [RO][32] Absolute OFDM Timing Fractional Offset Estimate in Frequency Detector */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PP_TRK_AOFDM_TPO         ,0x0235217c) /* [RO][32] Absolute OFDM Timing Phase Offset Estimate in Phase Detector */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_TI_NSE_PER_SYM_CORR      ,0x02352184) /* [RO][32] TI Estimate Of Per Symbol Noise Adjustment */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_TI_NSE_PER_SYM_INST      ,0x02352188) /* [RO][32] TI Estimate Of Per Symbol Noise Adjustment */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_TI_NSE_PER_SYM_AVG       ,0x0235218c) /* [RO][32] TI Estimate Of Per Symbol Noise Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_NE_NSE_AVG_ALL           ,0x0235219c) /* [RO][32] Noise Estimation All-Bin Noise Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_NE_NSE_MED_ALL           ,0x023521a0) /* [RO][32] Noise Estimation All-Bin Noise Median */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_NE_SIG_AVG_ALL           ,0x023521b0) /* [RO][32] Noise Estimation All-Bin Signal Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_BADCP_DATA_031_000       ,0x023521c8) /* [RO][32] Bad Continuous Pilot Detection for CP 31 down to CP 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_BADCP_DATA_063_032       ,0x023521cc) /* [RO][32] Bad Continuous Pilot Detection for CP 63 down to CP 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_BADCP_DATA_095_064       ,0x023521d0) /* [RO][32] Bad Continuous Pilot Detection for CP 95 down to CP 64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_BADCP_DATA_127_096       ,0x023521d4) /* [RO][32] Bad Continuous Pilot Detection for CP 127 down to CP 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_FDI_STATUS               ,0x023521f0) /* [RO][32] FDI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_FEC_TOTAL_CODEWORD ,0x0235220c) /* [RO][32] Total NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_FEC_TOTAL_FAIL_CODEWORD ,0x02352210) /* [RO][32] Total LDPC-failed NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_FEC_TOTAL_ITERATIONS ,0x02352214) /* [RO][32] Total LDPC Iterations for NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_FEC_CLEAN_CODEWORD ,0x02352218) /* [RO][32] Total LDPC Clean CW for NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_FEC_CORR_CODEWORD ,0x0235221c) /* [RO][32] Total LDPC Corrected CW for NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_TDIBUF_CNT_ERR_TOO_FEW_CARR_IN_SYMB ,0x02352220) /* [RO][32] Count the occurance of too few carriers in a symbol in TDI output buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_TDIBUF_CNT_ERR_TOO_MANY_CARR_IN_SYMB ,0x02352224) /* [RO][32] Count the occurance of too many carriers in a symbol in TDI output buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_TDIBUF_CNT_ERR_TOO_FEW_SYMB_IN_FRM ,0x02352228) /* [RO][32] Count the occurance of too few symbols in a frame in TDI output buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_TDIBUF_CNT_ERR_TOO_MANY_SYMB_IN_FRM ,0x0235222c) /* [RO][32] Count the occurance of too many symbol in a frame in TDI output buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_STATUS         ,0x02352264) /* [RO][32] Current NCP status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_FIELDS_CNT     ,0x02352274) /* [RO][32] Total NCP Fields */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_CRC_FAIL_CNT   ,0x02352278) /* [RO][32] Total NCP Fields */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_FECIF_ASYNC_FIFO_LFSR_RESULT ,0x023522c0) /* [RO][32] Deframer to FEC async fifo LFSR test result */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_IRQ_STS        ,0x023522cc) /* [RO][32] IRQ status for NCP errors and information updates */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_DC_PROF_RCV_STATUS ,0x023522dc) /* [RO][32] Data profile receiving status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_ZBL_PROF_RCV_STATUS ,0x023522e0) /* [RO][32] Zero-bit-loaded CW profile receiving status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NULL_PROF_RCV_STATUS ,0x023522e4) /* [RO][32] NULL CW profile receiving status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_OUT_OF_BOUND ,0x023522e8) /* [RO][32] NCP error counter (for pointer out of bound error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_OUT_OF_ORDER ,0x023522ec) /* [RO][32] NCP error counter (for pointer out of order error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_FEC_FAIL ,0x023522f0) /* [RO][32] NCP error counter (for fec fail error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_CRC_FAIL ,0x023522f4) /* [RO][32] NCP error counter (for crc fail error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_NCP_PROF_MISMATCH ,0x023522f8) /* [RO][32] NCP error counter (for ncp profile mismatch error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_CNT_NCP_PROF_UPDATE ,0x023522fc) /* [RO][32] Counter for ncp profile update */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_CNT_DC_PROF_NOT_FOUND ,0x02352300) /* [RO][32] Counter for ncp profile update */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_CNT_ZBL_NCP    ,0x02352304) /* [RO][32] Counter for all-zero-bit-loaded NCPs */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_CNT_NULL_NCP   ,0x02352308) /* [RO][32] Counter for null NCPs */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_CNT_ACTIVE_NCP ,0x0235230c) /* [RO][32] Counter for active NCPs */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_TOO_MANY_ACTIVE_NCP ,0x02352310) /* [RO][32] NCP error counter (for too many active ncp error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_TOO_MANY_ZBL_NCP ,0x02352314) /* [RO][32] NCP error counter (for too many null ncp error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_TOO_MANY_NULL_NCP ,0x02352318) /* [RO][32] NCP error counter (for too many null ncp error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_TOO_MANY_NCP ,0x0235231c) /* [RO][32] NCP error counter (for too many ncp error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_NCP_PROF_NOT_FOUND ,0x02352320) /* [RO][32] NCP error counter (for NCP profile not ready in control register) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_NCP_EXTRACTION ,0x02352324) /* [RO][32] NCP error counter (for NCP extraction error/NCP not finished in a symbol) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_CNT_DC_PROF_EVEN_ODD_TOGGLE ,0x02352328) /* [RO][32] Counter for data profile ID even/odd toggle */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_CNT_SYMB_AFTER_LAST_NCP_UPDATE ,0x0235232c) /* [RO][32] Counter for the number of symbols ater the last NCP update */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_TDI_BUF_OVFL ,0x02352330) /* [RO][32] TDI output buffer overflow counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_ERR_CNT_FECIF_BUF_OVFL ,0x02352334) /* [RO][32] FEC IF buffer overflow counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCP_LOCK_STATUS    ,0x02352348) /* [RO][32] Status of NCP FEC lock and NCP error lock */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_NCPFEC_READ_OUT_OF_BOUND_CNT ,0x02352350) /* [RO][32] Counter for NCPFEC read out of symbol boundary */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_DEFRM_FECIF_READ_OUT_OF_BOUND_CNT ,0x02352354) /* [RO][32] Counter for AFEC interface read out of symbol boundary */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_CARRIER_CORR_FILT_ABS ,0x02352360) /* [RO][32] PLC carrier correlation result (after filter) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_CARRIER_POWER        ,0x02352364) /* [RO][32] PLC Preamble Carrier Frequency Average Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_LEAKY_POWER          ,0x02352368) /* [RO][32] PLC Preamble Detector Leaky Average Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_DETECTOR_THRESHOLD   ,0x0235236c) /* [RO][32] PLC Preamble Detector Threshold */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_FRAME_IDX_SINCE_LOCK ,0x02352374) /* [RO][32] PLC frame index since latest lock */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_FRAME_COUNTER        ,0x02352378) /* [RO][32] PLC Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_FALSE_LOCK_TOTAL_CNT ,0x0235237c) /* [RO][32] PLC Frame False Lock Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_FALSE_LOCK_CNT       ,0x02352380) /* [RO][32] PLC Frame False Lock Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_MIS_LOCK_COUNTER     ,0x02352384) /* [RO][32] PLC Frame Mis Lock Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLC_STATE_MACHINE_STATUS ,0x02352388) /* [RO][32] PLC Preamble detctor state machine status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCDEFRM_STATUS          ,0x023523a8) /* [RO][32] PLC Deframer Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_STATUS            ,0x023523b4) /* [RO][32] PLC FEC Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_023_000        ,0x023523bc) /* [RO][32] PLC FEC Code Word bit 23 down to 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_047_024        ,0x023523c0) /* [RO][32] PLC FEC Code Word bit 47 down to 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_071_048        ,0x023523c4) /* [RO][32] PLC FEC Code Word bit 71 down to 48 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_095_072        ,0x023523c8) /* [RO][32] PLC FEC Code Word bit 95 down to 72 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_119_096        ,0x023523cc) /* [RO][32] PLC FEC Code Word bit 119 down to 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_143_120        ,0x023523d0) /* [RO][32] PLC FEC Code Word bit 143 down to 120 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_167_144        ,0x023523d4) /* [RO][32] PLC FEC Code Word bit 167 down to 144 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_191_168        ,0x023523d8) /* [RO][32] PLC FEC Code Word bit 191 down to 168 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_215_192        ,0x023523dc) /* [RO][32] PLC FEC Code Word bit 215 down to 192 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_239_216        ,0x023523e0) /* [RO][32] PLC FEC Code Word bit 239 down to 216 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_263_240        ,0x023523e4) /* [RO][32] PLC FEC Code Word bit 263 down to 240 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_CW_287_264        ,0x023523e8) /* [RO][32] PLC FEC Code Word bit 287 down to 264 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_FEC_TOTAL_CODEWORD ,0x023523f8) /* [RO][32] Total PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_FEC_TOTAL_FAIL_CODEWORD ,0x023523fc) /* [RO][32] Total LDPC-failed PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_FEC_TOTAL_ITERATIONS ,0x02352400) /* [RO][32] Total LDPC Iterations for PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_FEC_CLEAN_CODEWORD ,0x02352404) /* [RO][32] Total LDPC Clean CW for PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCFEC_FEC_CORR_CODEWORD ,0x02352408) /* [RO][32] Total LDPC Corrected CW for PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCDEFRM_BERT_ERR_HI     ,0x02352420) /* [RO][32] BERT Bit Error Counter, MS 8 Bits & SYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCDEFRM_BERT_ERR_LO     ,0x02352424) /* [RO][32] BERT Bit Error Counter, LS 32 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCDEFRM_BERT_CNT_HI     ,0x02352428) /* [RO][32] BERT Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_PLCDEFRM_BERT_CNT_LO     ,0x0235242c) /* [RO][32] BERT Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_FTT_GROUP_DELAY_STATUS   ,0x02352464) /* [RO][32] estimated group delay value */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_FTT_ISI_FREE_RANGE_STATUS ,0x02352468) /* [RO][32] measured ISI free range data (e.g., ISI free samples, first index, and multipath span) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_FTT_PATH_STATUS          ,0x0235246c) /* [RO][32] measured multipath location information in IFFT sample space */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_FTT_LEAK_STATUS          ,0x02352470) /* [RO][32] Leak Computation Result */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_A_FTT_MAXPATH_STATUS       ,0x02352474) /* [RO][32] Math path power */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_PP_CPE                    ,0x02352804) /* [RO][32] Common Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_PP_CGE                    ,0x02352808) /* [RO][32] Pilot Processing Common Gain Estimation */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_UL_INT_HI                 ,0x0235281c) /* [RO][32] MSBs of Unified Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_UL_INT_LO                 ,0x02352820) /* [RO][32] LSBs of Unified Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_CL_INT_HI                 ,0x02352824) /* [RO][32] MSBs of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_CL_INT_MID                ,0x02352828) /* [RO][32] Mid Bits of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_CL_INT_LO                 ,0x0235282c) /* [RO][32] LSBs of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_TL_INT_HI                 ,0x02352830) /* [RO][32] MSBs of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_TL_INT_MID                ,0x02352834) /* [RO][32] Mid Bits of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_A_TL_INT_LO                 ,0x02352838) /* [RO][32] LSBs of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_PP_STATUS               ,0x0235300c) /* [RO][32] Pilot Processing Realtime Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_PP_CPE_DIFF             ,0x02353014) /* [RO][32] "Common Phase Estimate Correlation Phase" */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_PP_TRK_AOFDM_CP_VAR1_HI ,0x02353018) /* [RO][32] Weighted CP Power Variable 1 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_PP_TRK_AOFDM_CP_VAR1_LO ,0x0235301c) /* [RO][32] Weighted CP Power Variable 1 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_PP_TRK_AOFDM_CP_VAR2_HI ,0x02353020) /* [RO][32] Weighted CP Power Variable 2 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_PP_TRK_AOFDM_CP_VAR2_LO ,0x02353024) /* [RO][32] Weighted CP Power Variable 2 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_PP_TRK_AOFDM_CP_WEIGHTED_PHASE2_HI ,0x02353028) /* [RO][32] Weighted CP Phase Variable 2 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_PP_TRK_AOFDM_CP_WEIGHTED_PHASE2_LO ,0x0235302c) /* [RO][32] Weighted CP Phase Variable 2 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_SP_POLARITY0      ,0x02353044) /* [RO][32] Polarity of scatter pilot (0 - 31) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_SP_POLARITY1      ,0x02353048) /* [RO][32] Polarity of scatter pilot (32 - 63) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_CP_POLARITY0      ,0x0235304c) /* [RO][32] Polarity of continuous pilot (0 - 31) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_CP_POLARITY1      ,0x02353050) /* [RO][32] Polarity of continuous pilot (32 - 63) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_CP_POLARITY2      ,0x02353054) /* [RO][32] Polarity of continuous pilot (64 - 95) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_CP_POLARITY3      ,0x02353058) /* [RO][32] Polarity of continuous pilot (96 - 127) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_SP_ACTIVE0        ,0x0235305c) /* [RO][32] scatter pilot active indicator (0 - 31) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_SP_ACTIVE1        ,0x02353060) /* [RO][32] scatter pilot active indicator (32 - 63) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_SP_CP_POLARITY_RDY ,0x02353064) /* [RO][32] scatter pilot and continuous pilot polarity ready indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_CTYPE_SP_OFFSET         ,0x02353068) /* [RO][32] scatter pilot offset in a symbol */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_TI_STATUS               ,0x02353074) /* [RO][32] TI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_EQ_STATUS               ,0x02353098) /* [RO][32] Equalization Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_FDI_TDI_STATUS    ,0x0235309c) /* [RO][32] DeFramer FDI/TDI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_NCP_FECIF_STATUS  ,0x023530a0) /* [RO][32] DeFramer NCP/FEC-interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_NUM_SP_IN_SYMB_0  ,0x023530f4) /* [RO][32] Deframer number of SP in symbol index 0 (counted by TDI output buffer block) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_NUM_SP_IN_SYMB_1  ,0x023530f8) /* [RO][32] Deframer number of SP in symbol index 1 (counted by TDI output buffer block) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_NUM_SP_IN_SYMB_2  ,0x023530fc) /* [RO][32] Deframer number of SP in symbol index 2 (counted by TDI output buffer block) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_SUBBLK_SYMB_IDX   ,0x02353110) /* [RO][32] Deframer symbol index for each sub-block (when they are done) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_FECIF_ADDR_STATUS ,0x02353130) /* [RO][32] Deframer FEC buffer memory addressing status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_NCP_DERAND_INIT_VALUE_SYMB_IDX_0 ,0x02353134) /* [RO][32] Deframer NCP FEC derand initial value for symbol index 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_NCP_DERAND_INIT_VALUE_SYMB_IDX_1 ,0x02353138) /* [RO][32] Deframer NCP FEC derand initial value for symbol index 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_NCP_DERAND_INIT_VALUE_SYMB_IDX_2 ,0x0235313c) /* [RO][32] Deframer NCP FEC derand initial value for symbol index 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_FECIF_DERAND_INIT_VALUE_SYMB_IDX_0 ,0x02353140) /* [RO][32] Deframer FEC interface derand initial value for symbol index 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_FECIF_DERAND_INIT_VALUE_SYMB_IDX_1 ,0x02353144) /* [RO][32] Deframer FEC interface derand initial value for symbol index 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_DEFRM_FECIF_DERAND_INIT_VALUE_SYMB_IDX_2 ,0x02353148) /* [RO][32] Deframer FEC interface derand initial value for symbol index 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_GI_CORDIC_OUTPUT_PHASE  ,0x0235316c) /* [RO][32] GI CORDIC Output Phase */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_A_FTT_STATUS              ,0x023531a4) /* [RO][32] FTT status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A_A_HOST_STATUS        ,0x02354000) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A_A_HOST_MASK_STATUS   ,0x0235400c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A_A_PCI_STATUS         ,0x02354018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A_A_PCI_MASK_STATUS    ,0x02354024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_B_A_HOST_STATUS        ,0x02354040) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS   ,0x0235404c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_B_A_PCI_STATUS         ,0x02354058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS    ,0x02354064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A2_A_HOST_STATUS       ,0x02354080) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A2_A_HOST_MASK_STATUS  ,0x0235408c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A2_A_PCI_STATUS        ,0x02354098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A2_A_PCI_MASK_STATUS   ,0x023540a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R0             ,0x023c0000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R1             ,0x023c0004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R2             ,0x023c0008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R3             ,0x023c000c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R4             ,0x023c0010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R5             ,0x023c0014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R6             ,0x023c0018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R7             ,0x023c001c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R8             ,0x023c0020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R9             ,0x023c0024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R10            ,0x023c0028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R11            ,0x023c002c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R12            ,0x023c0030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R13            ,0x023c0034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R14            ,0x023c0038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R15            ,0x023c003c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R16            ,0x023c0040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R17            ,0x023c0044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R18            ,0x023c0048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R19            ,0x023c004c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R20            ,0x023c0050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R21            ,0x023c0054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R22            ,0x023c0058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R23            ,0x023c005c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R24            ,0x023c0060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R25            ,0x023c0064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R26            ,0x023c0068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R27            ,0x023c006c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R28            ,0x023c0070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R29            ,0x023c0074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R30            ,0x023c0078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R31            ,0x023c007c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R60            ,0x023c00f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R61            ,0x023c00f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_CORE_REGS_B_R63            ,0x023c00fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_STATUS          ,0x023c2000) /* [RO][32] Auxiliary Register STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_IDENTITY        ,0x023c2010) /* [RO][32] Processor Identification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_PC              ,0x023c2018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_STATUS32        ,0x023c2028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_CRC_BUILD_BCR   ,0x023c2188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_DVBF_BUILD      ,0x023c2190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_EXT_ARITH_BUILD ,0x023c2194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_DATASPACE       ,0x023c2198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_MEMSUBSYS       ,0x023c219c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_VECBASE_AC_BUILD ,0x023c21a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_P_BASE_ADDR     ,0x023c21a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_MPU_BUILD       ,0x023c21b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_RF_BUILD        ,0x023c21b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_D_CACHE_BUILD   ,0x023c21c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_MADI_BUILD      ,0x023c21cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_DCCM_BUILD      ,0x023c21d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_TIMER_BUILD     ,0x023c21d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_AP_BUILD        ,0x023c21d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_I_CACHE_BUILD   ,0x023c21dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_ICCM_BUILD      ,0x023c21e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_DSPRAM_BUILD    ,0x023c21e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_MAC_BUILD       ,0x023c21e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_MULTIPLY_BUILD  ,0x023c21ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_SWAP_BUILD      ,0x023c21f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_NORM_BUILD      ,0x023c21f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_MINMAX_BUILD    ,0x023c21f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_BARREL_BUILD    ,0x023c21fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_IFETCHQUEUE_BUILD ,0x023c23f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_AUX_ALIGN_ADDR  ,0x023c280c) /* [RO][32] Memory Alignment Detected Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_AUX_ALIGN_SIZE  ,0x023c2810) /* [RO][32] Memory Alignment Detected Size */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_AUX_INTER_CORE_INTERRUPT ,0x023c2a00) /* [RO][32] Inter-core Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_AX_IPC_SEM_N    ,0x023c2a04) /* [RO][32] Inter-core Sempahore Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_AUX_REGS_B_AUX_INTER_CORE_ACK ,0x023c2a08) /* [RO][32] Inter-core Interrupt Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_L1_B_INTR_STATUS           ,0x023c4100) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CPU0_L1_B_INTR_MASK_STATUS      ,0x023c4108) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_B_HOST_STATUS              ,0x023c6000) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_B_HOST_MASK_STATUS         ,0x023c600c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_B_PCI_STATUS               ,0x023c6018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_B_PCI_MASK_STATUS          ,0x023c6024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR2_B_HOST_STATUS             ,0x023c6040) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR2_B_HOST_MASK_STATUS        ,0x023c604c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR2_B_PCI_STATUS              ,0x023c6058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR2_B_PCI_MASK_STATUS         ,0x023c6064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_CURR_SM_ADDR             ,0x023c6804) /* [RO][32] Current shared memory address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_CURR_RBUS_ADDR           ,0x023c6808) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_STATUS                   ,0x023c680c) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_DBG_STS                  ,0x023c683c) /* [RO][32] Debugging feature status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_VALID                ,0x023c6860) /* [RO][32] RDB read valid */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_0              ,0x023c6864) /* [RO][32] RDB read data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_0               ,0x023c6868) /* [RO][32] RDB read address 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_1              ,0x023c686c) /* [RO][32] RDB read data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_1               ,0x023c6870) /* [RO][32] RDB read address 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_2              ,0x023c6874) /* [RO][32] RDB read data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_2               ,0x023c6878) /* [RO][32] RDB read address 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_3              ,0x023c687c) /* [RO][32] RDB read data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_3               ,0x023c6880) /* [RO][32] RDB read address 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_4              ,0x023c6884) /* [RO][32] RDB read data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_4               ,0x023c6888) /* [RO][32] RDB read address 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_5              ,0x023c688c) /* [RO][32] RDB read data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_5               ,0x023c6890) /* [RO][32] RDB read address 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_6              ,0x023c6894) /* [RO][32] RDB read data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_6               ,0x023c6898) /* [RO][32] RDB read address 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_7              ,0x023c689c) /* [RO][32] RDB read data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_7               ,0x023c68a0) /* [RO][32] RDB read address 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_8              ,0x023c68a4) /* [RO][32] RDB read data 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_8               ,0x023c68a8) /* [RO][32] RDB read address 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_9              ,0x023c68ac) /* [RO][32] RDB read data 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_9               ,0x023c68b0) /* [RO][32] RDB read address 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_10             ,0x023c68b4) /* [RO][32] RDB read data 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_10              ,0x023c68b8) /* [RO][32] RDB read address 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_11             ,0x023c68bc) /* [RO][32] RDB read data 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_11              ,0x023c68c0) /* [RO][32] RDB read address 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_12             ,0x023c68c4) /* [RO][32] RDB read data 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_12              ,0x023c68c8) /* [RO][32] RDB read address 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_13             ,0x023c68cc) /* [RO][32] RDB read data 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_13              ,0x023c68d0) /* [RO][32] RDB read address 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_14             ,0x023c68d4) /* [RO][32] RDB read data 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_14              ,0x023c68d8) /* [RO][32] RDB read address 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_RDATA_15             ,0x023c68dc) /* [RO][32] RDB read data 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RDB_ADDR_15              ,0x023c68e0) /* [RO][32] RDB read address 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_TOTAL_OP_CNT             ,0x023c68e4) /* [RO][32] total operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_INVALID_OP_CNT           ,0x023c68e8) /* [RO][32] invalid operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RBUS_WAIT_CNT            ,0x023c68ec) /* [RO][32] number of clocks during RBUS wait */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RBUS_OP_CNT              ,0x023c68f0) /* [RO][32] RBUS access counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ0_B_RBUS_ERR_CNT             ,0x023c68f4) /* [RO][32] RBUS error counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_CURR_SM_ADDR             ,0x023c6904) /* [RO][32] Current shared memory address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_CURR_RBUS_ADDR           ,0x023c6908) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_STATUS                   ,0x023c690c) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_DBG_STS                  ,0x023c693c) /* [RO][32] Debugging feature status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_VALID                ,0x023c6960) /* [RO][32] RDB read valid */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_0              ,0x023c6964) /* [RO][32] RDB read data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_0               ,0x023c6968) /* [RO][32] RDB read address 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_1              ,0x023c696c) /* [RO][32] RDB read data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_1               ,0x023c6970) /* [RO][32] RDB read address 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_2              ,0x023c6974) /* [RO][32] RDB read data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_2               ,0x023c6978) /* [RO][32] RDB read address 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_3              ,0x023c697c) /* [RO][32] RDB read data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_3               ,0x023c6980) /* [RO][32] RDB read address 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_4              ,0x023c6984) /* [RO][32] RDB read data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_4               ,0x023c6988) /* [RO][32] RDB read address 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_5              ,0x023c698c) /* [RO][32] RDB read data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_5               ,0x023c6990) /* [RO][32] RDB read address 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_6              ,0x023c6994) /* [RO][32] RDB read data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_6               ,0x023c6998) /* [RO][32] RDB read address 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_7              ,0x023c699c) /* [RO][32] RDB read data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_7               ,0x023c69a0) /* [RO][32] RDB read address 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_8              ,0x023c69a4) /* [RO][32] RDB read data 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_8               ,0x023c69a8) /* [RO][32] RDB read address 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_9              ,0x023c69ac) /* [RO][32] RDB read data 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_9               ,0x023c69b0) /* [RO][32] RDB read address 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_10             ,0x023c69b4) /* [RO][32] RDB read data 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_10              ,0x023c69b8) /* [RO][32] RDB read address 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_11             ,0x023c69bc) /* [RO][32] RDB read data 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_11              ,0x023c69c0) /* [RO][32] RDB read address 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_12             ,0x023c69c4) /* [RO][32] RDB read data 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_12              ,0x023c69c8) /* [RO][32] RDB read address 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_13             ,0x023c69cc) /* [RO][32] RDB read data 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_13              ,0x023c69d0) /* [RO][32] RDB read address 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_14             ,0x023c69d4) /* [RO][32] RDB read data 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_14              ,0x023c69d8) /* [RO][32] RDB read address 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_RDATA_15             ,0x023c69dc) /* [RO][32] RDB read data 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RDB_ADDR_15              ,0x023c69e0) /* [RO][32] RDB read address 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_TOTAL_OP_CNT             ,0x023c69e4) /* [RO][32] total operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_INVALID_OP_CNT           ,0x023c69e8) /* [RO][32] invalid operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RBUS_WAIT_CNT            ,0x023c69ec) /* [RO][32] number of clocks during RBUS wait */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RBUS_OP_CNT              ,0x023c69f0) /* [RO][32] RBUS access counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ1_B_RBUS_ERR_CNT             ,0x023c69f4) /* [RO][32] RBUS error counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_CURR_SM_ADDR             ,0x023c6a04) /* [RO][32] Current shared memory address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_CURR_RBUS_ADDR           ,0x023c6a08) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_STATUS                   ,0x023c6a0c) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_DBG_STS                  ,0x023c6a3c) /* [RO][32] Debugging feature status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_VALID                ,0x023c6a60) /* [RO][32] RDB read valid */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_0              ,0x023c6a64) /* [RO][32] RDB read data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_0               ,0x023c6a68) /* [RO][32] RDB read address 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_1              ,0x023c6a6c) /* [RO][32] RDB read data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_1               ,0x023c6a70) /* [RO][32] RDB read address 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_2              ,0x023c6a74) /* [RO][32] RDB read data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_2               ,0x023c6a78) /* [RO][32] RDB read address 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_3              ,0x023c6a7c) /* [RO][32] RDB read data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_3               ,0x023c6a80) /* [RO][32] RDB read address 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_4              ,0x023c6a84) /* [RO][32] RDB read data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_4               ,0x023c6a88) /* [RO][32] RDB read address 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_5              ,0x023c6a8c) /* [RO][32] RDB read data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_5               ,0x023c6a90) /* [RO][32] RDB read address 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_6              ,0x023c6a94) /* [RO][32] RDB read data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_6               ,0x023c6a98) /* [RO][32] RDB read address 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_7              ,0x023c6a9c) /* [RO][32] RDB read data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_7               ,0x023c6aa0) /* [RO][32] RDB read address 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_8              ,0x023c6aa4) /* [RO][32] RDB read data 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_8               ,0x023c6aa8) /* [RO][32] RDB read address 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_9              ,0x023c6aac) /* [RO][32] RDB read data 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_9               ,0x023c6ab0) /* [RO][32] RDB read address 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_10             ,0x023c6ab4) /* [RO][32] RDB read data 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_10              ,0x023c6ab8) /* [RO][32] RDB read address 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_11             ,0x023c6abc) /* [RO][32] RDB read data 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_11              ,0x023c6ac0) /* [RO][32] RDB read address 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_12             ,0x023c6ac4) /* [RO][32] RDB read data 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_12              ,0x023c6ac8) /* [RO][32] RDB read address 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_13             ,0x023c6acc) /* [RO][32] RDB read data 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_13              ,0x023c6ad0) /* [RO][32] RDB read address 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_14             ,0x023c6ad4) /* [RO][32] RDB read data 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_14              ,0x023c6ad8) /* [RO][32] RDB read address 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_RDATA_15             ,0x023c6adc) /* [RO][32] RDB read data 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RDB_ADDR_15              ,0x023c6ae0) /* [RO][32] RDB read address 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_TOTAL_OP_CNT             ,0x023c6ae4) /* [RO][32] total operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_INVALID_OP_CNT           ,0x023c6ae8) /* [RO][32] invalid operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RBUS_WAIT_CNT            ,0x023c6aec) /* [RO][32] number of clocks during RBUS wait */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RBUS_OP_CNT              ,0x023c6af0) /* [RO][32] RBUS access counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ2_B_RBUS_ERR_CNT             ,0x023c6af4) /* [RO][32] RBUS error counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_CURR_SM_ADDR             ,0x023c6b04) /* [RO][32] Current shared memory address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_CURR_RBUS_ADDR           ,0x023c6b08) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_STATUS                   ,0x023c6b0c) /* [RO][32] Current RBUS address */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_DBG_STS                  ,0x023c6b3c) /* [RO][32] Debugging feature status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_VALID                ,0x023c6b60) /* [RO][32] RDB read valid */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_0              ,0x023c6b64) /* [RO][32] RDB read data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_0               ,0x023c6b68) /* [RO][32] RDB read address 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_1              ,0x023c6b6c) /* [RO][32] RDB read data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_1               ,0x023c6b70) /* [RO][32] RDB read address 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_2              ,0x023c6b74) /* [RO][32] RDB read data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_2               ,0x023c6b78) /* [RO][32] RDB read address 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_3              ,0x023c6b7c) /* [RO][32] RDB read data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_3               ,0x023c6b80) /* [RO][32] RDB read address 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_4              ,0x023c6b84) /* [RO][32] RDB read data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_4               ,0x023c6b88) /* [RO][32] RDB read address 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_5              ,0x023c6b8c) /* [RO][32] RDB read data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_5               ,0x023c6b90) /* [RO][32] RDB read address 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_6              ,0x023c6b94) /* [RO][32] RDB read data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_6               ,0x023c6b98) /* [RO][32] RDB read address 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_7              ,0x023c6b9c) /* [RO][32] RDB read data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_7               ,0x023c6ba0) /* [RO][32] RDB read address 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_8              ,0x023c6ba4) /* [RO][32] RDB read data 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_8               ,0x023c6ba8) /* [RO][32] RDB read address 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_9              ,0x023c6bac) /* [RO][32] RDB read data 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_9               ,0x023c6bb0) /* [RO][32] RDB read address 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_10             ,0x023c6bb4) /* [RO][32] RDB read data 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_10              ,0x023c6bb8) /* [RO][32] RDB read address 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_11             ,0x023c6bbc) /* [RO][32] RDB read data 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_11              ,0x023c6bc0) /* [RO][32] RDB read address 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_12             ,0x023c6bc4) /* [RO][32] RDB read data 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_12              ,0x023c6bc8) /* [RO][32] RDB read address 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_13             ,0x023c6bcc) /* [RO][32] RDB read data 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_13              ,0x023c6bd0) /* [RO][32] RDB read address 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_14             ,0x023c6bd4) /* [RO][32] RDB read data 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_14              ,0x023c6bd8) /* [RO][32] RDB read address 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_RDATA_15             ,0x023c6bdc) /* [RO][32] RDB read data 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RDB_ADDR_15              ,0x023c6be0) /* [RO][32] RDB read address 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_TOTAL_OP_CNT             ,0x023c6be4) /* [RO][32] total operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_INVALID_OP_CNT           ,0x023c6be8) /* [RO][32] invalid operation counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RBUS_WAIT_CNT            ,0x023c6bec) /* [RO][32] number of clocks during RBUS wait */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RBUS_OP_CNT              ,0x023c6bf0) /* [RO][32] RBUS access counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_SEQ3_B_RBUS_ERR_CNT             ,0x023c6bf4) /* [RO][32] RBUS error counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_CTRL_B_MEM_PROC_DONE_STATUS ,0x023d0038) /* [RO][32] MEM PROC Done Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_CTRL_B_MEM_PROC_PANIC_STATUS ,0x023d0040) /* [RO][32] MEM PROC Panic Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_CTRL_B_MEM_PROC_REQ_OVERFLOW ,0x023d0048) /* [RO][32] MEM PROC Request FIFO Overflow */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_CTRL_B_MEM_PROC_OUT_UNDERFLOW ,0x023d0050) /* [RO][32] MEM PROC Output FIFO Underflow */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC0_B_PROC_STATUS         ,0x023d0104) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC1_B_PROC_STATUS         ,0x023d0144) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC2_B_PROC_STATUS         ,0x023d0184) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC3_B_PROC_STATUS         ,0x023d01c4) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC4_B_PROC_STATUS         ,0x023d0204) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC5_B_PROC_STATUS         ,0x023d0244) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC6_B_PROC_STATUS         ,0x023d0284) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC7_B_PROC_STATUS         ,0x023d02c4) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC8_B_PROC_STATUS         ,0x023d0304) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC9_B_PROC_STATUS         ,0x023d0344) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC10_B_PROC_STATUS        ,0x023d0384) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC11_B_PROC_STATUS        ,0x023d03c4) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC12_B_PROC_STATUS        ,0x023d0404) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC13_B_PROC_STATUS        ,0x023d0444) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC14_B_PROC_STATUS        ,0x023d0484) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_MEM_PROC15_B_PROC_STATUS        ,0x023d04c4) /* [RO][32] PROC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_B_REVID                     ,0x023d0800) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_B_SOFT_SHUTDOWN_STATUS      ,0x023d0820) /* [RO][32] Soft Shutdown Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_B_STATUS0                   ,0x023d083c) /* [RO][32] Real-Time Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_B_INTR_STATUS0              ,0x023d0840) /* [RO][32] Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GLB_B_HARDWARE_EXCEPTION_STATUS ,0x023d08a4) /* [RO][32] Hardware Exception Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_CHAN_NOTCH_LAST_FCW   ,0x023d1048) /* [RO][32] Channelizer Notch Filter Last FCW */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_CL_INPUT              ,0x023d1094) /* [RO][32] Carrier Loop Input */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_CL_INT_HI             ,0x023d1098) /* [RO][32] MSBs of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_CL_INT_LO             ,0x023d109c) /* [RO][32] LSBs of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_CL_LFO                ,0x023d10a0) /* [RO][32] Carrier Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_CL_LFO_LO             ,0x023d10a4) /* [RO][32] Lower Bits of Carrier Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_TL_INPUT              ,0x023d10bc) /* [RO][32] Timing Loop Estimate */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_TL_INT_HI             ,0x023d10c0) /* [RO][32] MSBs of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_TL_INT_LO             ,0x023d10c4) /* [RO][32] LSBs of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_TL_LFO                ,0x023d10c8) /* [RO][32] Timing Loop Filter Output */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_CHAN_FE_B_FE_NOTCH_LAST_FCW     ,0x023d10f0) /* [RO][32] Fronetend Notch Filter Last FCW */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_TTS_FFT_TRIGGER_STATUS   ,0x023d2010) /* [RO][32] FFT Trigger Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_TTS_FFT_SLIP_STATUS      ,0x023d2014) /* [RO][32] FFT Slip Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_TTS_PRE_SLOPE_STATUS     ,0x023d2020) /* [RO][32] Pre Slope Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_TTS_ISI_FREE_RANGE_STATUS ,0x023d202c) /* [RO][32] ISI Free Range Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_SEARCH_STATUS         ,0x023d2068) /* [RO][32] Guard Interval Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_TRIGGER_PEAK          ,0x023d206c) /* [RO][32] Trigger Acquire Maximum/Peak Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_TRIGGER_PEAK_INDEX    ,0x023d2070) /* [RO][32] Trigger Acquire Maximum/Peak Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_TRIGGER_PEAK_EDGE_INDEX ,0x023d2074) /* [RO][32] Trigger Acquire Peak Edge Index */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_DFT_MAX               ,0x023d2078) /* [RO][32] Guard Interval Detection Maximum Sum of 5 Phases */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_DFT_2NDMAX            ,0x023d207c) /* [RO][32] Guard Interval Detection Second Maximum Sum of 5 Phases */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_DFT_SUM0              ,0x023d2080) /* [RO][32] Guard Interval Detection DFT Sum for GI 192 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_DFT_SUM1              ,0x023d2084) /* [RO][32] Guard Interval Detection DFT Sum for GI 256 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_DFT_SUM2              ,0x023d2088) /* [RO][32] Guard Interval Detection DFT Sum for GI 512 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_DFT_SUM3              ,0x023d208c) /* [RO][32] Guard Interval Detection DFT Sum for GI 768 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_GI_DFT_SUM4              ,0x023d2090) /* [RO][32] Guard Interval Detection DFT Sum for GI 1024 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_ACQ_STATUS1           ,0x023d20a8) /* [RO][32] Pilot Processing Acquisition Status1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_ACQ_STATUS2           ,0x023d20ac) /* [RO][32] Pilot Processing Acquisition Status2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_CFE               ,0x023d20f4) /* [RO][32] Carrier Frequency Offset Estimate in Pilot Tracking */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_TFE               ,0x023d20f8) /* [RO][32] Timing Frequency Offset Estimate in Pilot Tracking */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CPE                   ,0x023d20fc) /* [RO][32] Common Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CGE                   ,0x023d2100) /* [RO][32] Pilot Processing Common Gain Estimation */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CP_PWR_SUM            ,0x023d2104) /* [RO][32] Summation of CP Powers */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CP_SCALED_VAR1        ,0x023d2108) /* [RO][32] Weighted CP Power Variable 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CP_SCALED_VAR2        ,0x023d210c) /* [RO][32] Weighted CP Power Variable 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CP_WEIGHTED_PHASE1_HI ,0x023d2110) /* [RO][32] Weighted CP Phase Variable 1 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CP_WEIGHTED_PHASE1_LO ,0x023d2114) /* [RO][32] Weighted CP Phase Variable 1 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CP_WEIGHTED_PHASE2_HI ,0x023d2118) /* [RO][32] Weighted CP Phase Variable 2 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_CP_WEIGHTED_PHASE2_LO ,0x023d211c) /* [RO][32] Weighted CP Phase Variable 2 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_CSI_CW_31_00      ,0x023d2120) /* [RO][32] CW Tone Detection Bit 31 to 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_CSI_CW_63_32      ,0x023d2124) /* [RO][32] CW Tone Detection Bit 63 to 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_CSI_CW_95_64      ,0x023d2128) /* [RO][32] CW Tone Detection Bit 95 to 64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_CSI_CW_127_96     ,0x023d212c) /* [RO][32] CW Tone Detection Bit 127 to 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_WEAK_CP_31_00     ,0x023d2130) /* [RO][32] Weak CP indication */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_WEAK_CP_63_32     ,0x023d2134) /* [RO][32] Weak CP indication */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_WEAK_CP_95_64     ,0x023d2138) /* [RO][32] Weak CP indication */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_WEAK_CP_127_96    ,0x023d213c) /* [RO][32] Weak CP indication */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_TPO            ,0x023d2150) /* [RO][32] Timing Phase Offset Estimate in Phase Detector */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_CPO            ,0x023d2154) /* [RO][32] Carrier Phase Offset Estimate in Phase Detector */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_REF_CP_CW_31_00 ,0x023d2158) /* [RO][32] CW Tone Detection on reference CP Bit 31 to 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_REF_CP_CW_63_32 ,0x023d215c) /* [RO][32] CW Tone Detection on reference CP Bit 63 to 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_REF_CP_CW_95_64 ,0x023d2160) /* [RO][32] CW Tone Detection on reference CP Bit 95 to 64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_REF_CP_CW_127_96 ,0x023d2164) /* [RO][32] CW Tone Detection on reference CP Bit 127 to 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_CURR_CP_CW_31_00 ,0x023d2168) /* [RO][32] CW Tone Detection on current CP Bit 31 to 00 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_CURR_CP_CW_63_32 ,0x023d216c) /* [RO][32] CW Tone Detection on current CP Bit 63 to 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_CURR_CP_CW_95_64 ,0x023d2170) /* [RO][32] CW Tone Detection on current CP Bit 95 to 64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_PD_CURR_CP_CW_127_96 ,0x023d2174) /* [RO][32] CW Tone Detection on current CP Bit 127 to 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_AOFDM_TFO         ,0x023d2178) /* [RO][32] Absolute OFDM Timing Fractional Offset Estimate in Frequency Detector */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PP_TRK_AOFDM_TPO         ,0x023d217c) /* [RO][32] Absolute OFDM Timing Phase Offset Estimate in Phase Detector */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_TI_NSE_PER_SYM_CORR      ,0x023d2184) /* [RO][32] TI Estimate Of Per Symbol Noise Adjustment */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_TI_NSE_PER_SYM_INST      ,0x023d2188) /* [RO][32] TI Estimate Of Per Symbol Noise Adjustment */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_TI_NSE_PER_SYM_AVG       ,0x023d218c) /* [RO][32] TI Estimate Of Per Symbol Noise Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_NE_NSE_AVG_ALL           ,0x023d219c) /* [RO][32] Noise Estimation All-Bin Noise Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_NE_NSE_MED_ALL           ,0x023d21a0) /* [RO][32] Noise Estimation All-Bin Noise Median */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_NE_SIG_AVG_ALL           ,0x023d21b0) /* [RO][32] Noise Estimation All-Bin Signal Average */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_BADCP_DATA_031_000       ,0x023d21c8) /* [RO][32] Bad Continuous Pilot Detection for CP 31 down to CP 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_BADCP_DATA_063_032       ,0x023d21cc) /* [RO][32] Bad Continuous Pilot Detection for CP 63 down to CP 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_BADCP_DATA_095_064       ,0x023d21d0) /* [RO][32] Bad Continuous Pilot Detection for CP 95 down to CP 64 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_BADCP_DATA_127_096       ,0x023d21d4) /* [RO][32] Bad Continuous Pilot Detection for CP 127 down to CP 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_FDI_STATUS               ,0x023d21f0) /* [RO][32] FDI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_FEC_TOTAL_CODEWORD ,0x023d220c) /* [RO][32] Total NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_FEC_TOTAL_FAIL_CODEWORD ,0x023d2210) /* [RO][32] Total LDPC-failed NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_FEC_TOTAL_ITERATIONS ,0x023d2214) /* [RO][32] Total LDPC Iterations for NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_FEC_CLEAN_CODEWORD ,0x023d2218) /* [RO][32] Total LDPC Clean CW for NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_FEC_CORR_CODEWORD ,0x023d221c) /* [RO][32] Total LDPC Corrected CW for NCP FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_TDIBUF_CNT_ERR_TOO_FEW_CARR_IN_SYMB ,0x023d2220) /* [RO][32] Count the occurance of too few carriers in a symbol in TDI output buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_TDIBUF_CNT_ERR_TOO_MANY_CARR_IN_SYMB ,0x023d2224) /* [RO][32] Count the occurance of too many carriers in a symbol in TDI output buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_TDIBUF_CNT_ERR_TOO_FEW_SYMB_IN_FRM ,0x023d2228) /* [RO][32] Count the occurance of too few symbols in a frame in TDI output buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_TDIBUF_CNT_ERR_TOO_MANY_SYMB_IN_FRM ,0x023d222c) /* [RO][32] Count the occurance of too many symbol in a frame in TDI output buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_STATUS         ,0x023d2264) /* [RO][32] Current NCP status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_FIELDS_CNT     ,0x023d2274) /* [RO][32] Total NCP Fields */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_CRC_FAIL_CNT   ,0x023d2278) /* [RO][32] Total NCP Fields */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_FECIF_ASYNC_FIFO_LFSR_RESULT ,0x023d22c0) /* [RO][32] Deframer to FEC async fifo LFSR test result */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_IRQ_STS        ,0x023d22cc) /* [RO][32] IRQ status for NCP errors and information updates */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_DC_PROF_RCV_STATUS ,0x023d22dc) /* [RO][32] Data profile receiving status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_ZBL_PROF_RCV_STATUS ,0x023d22e0) /* [RO][32] Zero-bit-loaded CW profile receiving status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NULL_PROF_RCV_STATUS ,0x023d22e4) /* [RO][32] NULL CW profile receiving status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_OUT_OF_BOUND ,0x023d22e8) /* [RO][32] NCP error counter (for pointer out of bound error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_OUT_OF_ORDER ,0x023d22ec) /* [RO][32] NCP error counter (for pointer out of order error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_FEC_FAIL ,0x023d22f0) /* [RO][32] NCP error counter (for fec fail error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_CRC_FAIL ,0x023d22f4) /* [RO][32] NCP error counter (for crc fail error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_NCP_PROF_MISMATCH ,0x023d22f8) /* [RO][32] NCP error counter (for ncp profile mismatch error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_CNT_NCP_PROF_UPDATE ,0x023d22fc) /* [RO][32] Counter for ncp profile update */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_CNT_DC_PROF_NOT_FOUND ,0x023d2300) /* [RO][32] Counter for ncp profile update */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_CNT_ZBL_NCP    ,0x023d2304) /* [RO][32] Counter for all-zero-bit-loaded NCPs */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_CNT_NULL_NCP   ,0x023d2308) /* [RO][32] Counter for null NCPs */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_CNT_ACTIVE_NCP ,0x023d230c) /* [RO][32] Counter for active NCPs */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_TOO_MANY_ACTIVE_NCP ,0x023d2310) /* [RO][32] NCP error counter (for too many active ncp error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_TOO_MANY_ZBL_NCP ,0x023d2314) /* [RO][32] NCP error counter (for too many null ncp error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_TOO_MANY_NULL_NCP ,0x023d2318) /* [RO][32] NCP error counter (for too many null ncp error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_TOO_MANY_NCP ,0x023d231c) /* [RO][32] NCP error counter (for too many ncp error) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_NCP_PROF_NOT_FOUND ,0x023d2320) /* [RO][32] NCP error counter (for NCP profile not ready in control register) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_NCP_EXTRACTION ,0x023d2324) /* [RO][32] NCP error counter (for NCP extraction error/NCP not finished in a symbol) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_CNT_DC_PROF_EVEN_ODD_TOGGLE ,0x023d2328) /* [RO][32] Counter for data profile ID even/odd toggle */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_CNT_SYMB_AFTER_LAST_NCP_UPDATE ,0x023d232c) /* [RO][32] Counter for the number of symbols ater the last NCP update */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_TDI_BUF_OVFL ,0x023d2330) /* [RO][32] TDI output buffer overflow counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_ERR_CNT_FECIF_BUF_OVFL ,0x023d2334) /* [RO][32] FEC IF buffer overflow counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCP_LOCK_STATUS    ,0x023d2348) /* [RO][32] Status of NCP FEC lock and NCP error lock */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_NCPFEC_READ_OUT_OF_BOUND_CNT ,0x023d2350) /* [RO][32] Counter for NCPFEC read out of symbol boundary */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_DEFRM_FECIF_READ_OUT_OF_BOUND_CNT ,0x023d2354) /* [RO][32] Counter for AFEC interface read out of symbol boundary */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_CARRIER_CORR_FILT_ABS ,0x023d2360) /* [RO][32] PLC carrier correlation result (after filter) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_CARRIER_POWER        ,0x023d2364) /* [RO][32] PLC Preamble Carrier Frequency Average Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_LEAKY_POWER          ,0x023d2368) /* [RO][32] PLC Preamble Detector Leaky Average Power */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_DETECTOR_THRESHOLD   ,0x023d236c) /* [RO][32] PLC Preamble Detector Threshold */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_FRAME_IDX_SINCE_LOCK ,0x023d2374) /* [RO][32] PLC frame index since latest lock */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_FRAME_COUNTER        ,0x023d2378) /* [RO][32] PLC Frame Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_FALSE_LOCK_TOTAL_CNT ,0x023d237c) /* [RO][32] PLC Frame False Lock Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_FALSE_LOCK_CNT       ,0x023d2380) /* [RO][32] PLC Frame False Lock Counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_MIS_LOCK_COUNTER     ,0x023d2384) /* [RO][32] PLC Frame Mis Lock Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLC_STATE_MACHINE_STATUS ,0x023d2388) /* [RO][32] PLC Preamble detctor state machine status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCDEFRM_STATUS          ,0x023d23a8) /* [RO][32] PLC Deframer Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_STATUS            ,0x023d23b4) /* [RO][32] PLC FEC Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_023_000        ,0x023d23bc) /* [RO][32] PLC FEC Code Word bit 23 down to 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_047_024        ,0x023d23c0) /* [RO][32] PLC FEC Code Word bit 47 down to 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_071_048        ,0x023d23c4) /* [RO][32] PLC FEC Code Word bit 71 down to 48 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_095_072        ,0x023d23c8) /* [RO][32] PLC FEC Code Word bit 95 down to 72 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_119_096        ,0x023d23cc) /* [RO][32] PLC FEC Code Word bit 119 down to 96 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_143_120        ,0x023d23d0) /* [RO][32] PLC FEC Code Word bit 143 down to 120 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_167_144        ,0x023d23d4) /* [RO][32] PLC FEC Code Word bit 167 down to 144 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_191_168        ,0x023d23d8) /* [RO][32] PLC FEC Code Word bit 191 down to 168 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_215_192        ,0x023d23dc) /* [RO][32] PLC FEC Code Word bit 215 down to 192 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_239_216        ,0x023d23e0) /* [RO][32] PLC FEC Code Word bit 239 down to 216 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_263_240        ,0x023d23e4) /* [RO][32] PLC FEC Code Word bit 263 down to 240 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_CW_287_264        ,0x023d23e8) /* [RO][32] PLC FEC Code Word bit 287 down to 264 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_FEC_TOTAL_CODEWORD ,0x023d23f8) /* [RO][32] Total PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_FEC_TOTAL_FAIL_CODEWORD ,0x023d23fc) /* [RO][32] Total LDPC-failed PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_FEC_TOTAL_ITERATIONS ,0x023d2400) /* [RO][32] Total LDPC Iterations for PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_FEC_CLEAN_CODEWORD ,0x023d2404) /* [RO][32] Total LDPC Clean CW for PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCFEC_FEC_CORR_CODEWORD ,0x023d2408) /* [RO][32] Total LDPC Corrected CW for PLC FEC Codewords */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCDEFRM_BERT_ERR_HI     ,0x023d2420) /* [RO][32] BERT Bit Error Counter, MS 8 Bits & SYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCDEFRM_BERT_ERR_LO     ,0x023d2424) /* [RO][32] BERT Bit Error Counter, LS 32 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCDEFRM_BERT_CNT_HI     ,0x023d2428) /* [RO][32] BERT Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_PLCDEFRM_BERT_CNT_LO     ,0x023d242c) /* [RO][32] BERT Total Bit Counter, MS 16 Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_FTT_GROUP_DELAY_STATUS   ,0x023d2464) /* [RO][32] estimated group delay value */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_FTT_ISI_FREE_RANGE_STATUS ,0x023d2468) /* [RO][32] measured ISI free range data (e.g., ISI free samples, first index, and multipath span) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_FTT_PATH_STATUS          ,0x023d246c) /* [RO][32] measured multipath location information in IFFT sample space */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_FTT_LEAK_STATUS          ,0x023d2470) /* [RO][32] Leak Computation Result */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_OFDM_B_FTT_MAXPATH_STATUS       ,0x023d2474) /* [RO][32] Math path power */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_PP_CPE                    ,0x023d2804) /* [RO][32] Common Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_PP_CGE                    ,0x023d2808) /* [RO][32] Pilot Processing Common Gain Estimation */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_UL_INT_HI                 ,0x023d281c) /* [RO][32] MSBs of Unified Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_UL_INT_LO                 ,0x023d2820) /* [RO][32] LSBs of Unified Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_CL_INT_HI                 ,0x023d2824) /* [RO][32] MSBs of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_CL_INT_MID                ,0x023d2828) /* [RO][32] Mid Bits of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_CL_INT_LO                 ,0x023d282c) /* [RO][32] LSBs of Carrier Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_TL_INT_HI                 ,0x023d2830) /* [RO][32] MSBs of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_TL_INT_MID                ,0x023d2834) /* [RO][32] Mid Bits of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_GCS_B_TL_INT_LO                 ,0x023d2838) /* [RO][32] LSBs of Timing Loop Integrator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_PP_STATUS               ,0x023d300c) /* [RO][32] Pilot Processing Realtime Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_PP_CPE_DIFF             ,0x023d3014) /* [RO][32] "Common Phase Estimate Correlation Phase" */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_PP_TRK_AOFDM_CP_VAR1_HI ,0x023d3018) /* [RO][32] Weighted CP Power Variable 1 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_PP_TRK_AOFDM_CP_VAR1_LO ,0x023d301c) /* [RO][32] Weighted CP Power Variable 1 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_PP_TRK_AOFDM_CP_VAR2_HI ,0x023d3020) /* [RO][32] Weighted CP Power Variable 2 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_PP_TRK_AOFDM_CP_VAR2_LO ,0x023d3024) /* [RO][32] Weighted CP Power Variable 2 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_PP_TRK_AOFDM_CP_WEIGHTED_PHASE2_HI ,0x023d3028) /* [RO][32] Weighted CP Phase Variable 2 Most Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_PP_TRK_AOFDM_CP_WEIGHTED_PHASE2_LO ,0x023d302c) /* [RO][32] Weighted CP Phase Variable 2 Least Significant Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_SP_POLARITY0      ,0x023d3044) /* [RO][32] Polarity of scatter pilot (0 - 31) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_SP_POLARITY1      ,0x023d3048) /* [RO][32] Polarity of scatter pilot (32 - 63) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_CP_POLARITY0      ,0x023d304c) /* [RO][32] Polarity of continuous pilot (0 - 31) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_CP_POLARITY1      ,0x023d3050) /* [RO][32] Polarity of continuous pilot (32 - 63) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_CP_POLARITY2      ,0x023d3054) /* [RO][32] Polarity of continuous pilot (64 - 95) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_CP_POLARITY3      ,0x023d3058) /* [RO][32] Polarity of continuous pilot (96 - 127) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_SP_ACTIVE0        ,0x023d305c) /* [RO][32] scatter pilot active indicator (0 - 31) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_SP_ACTIVE1        ,0x023d3060) /* [RO][32] scatter pilot active indicator (32 - 63) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_SP_CP_POLARITY_RDY ,0x023d3064) /* [RO][32] scatter pilot and continuous pilot polarity ready indicator */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_CTYPE_SP_OFFSET         ,0x023d3068) /* [RO][32] scatter pilot offset in a symbol */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_TI_STATUS               ,0x023d3074) /* [RO][32] TI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_EQ_STATUS               ,0x023d3098) /* [RO][32] Equalization Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_FDI_TDI_STATUS    ,0x023d309c) /* [RO][32] DeFramer FDI/TDI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_NCP_FECIF_STATUS  ,0x023d30a0) /* [RO][32] DeFramer NCP/FEC-interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_NUM_SP_IN_SYMB_0  ,0x023d30f4) /* [RO][32] Deframer number of SP in symbol index 0 (counted by TDI output buffer block) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_NUM_SP_IN_SYMB_1  ,0x023d30f8) /* [RO][32] Deframer number of SP in symbol index 1 (counted by TDI output buffer block) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_NUM_SP_IN_SYMB_2  ,0x023d30fc) /* [RO][32] Deframer number of SP in symbol index 2 (counted by TDI output buffer block) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_SUBBLK_SYMB_IDX   ,0x023d3110) /* [RO][32] Deframer symbol index for each sub-block (when they are done) */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_FECIF_ADDR_STATUS ,0x023d3130) /* [RO][32] Deframer FEC buffer memory addressing status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_NCP_DERAND_INIT_VALUE_SYMB_IDX_0 ,0x023d3134) /* [RO][32] Deframer NCP FEC derand initial value for symbol index 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_NCP_DERAND_INIT_VALUE_SYMB_IDX_1 ,0x023d3138) /* [RO][32] Deframer NCP FEC derand initial value for symbol index 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_NCP_DERAND_INIT_VALUE_SYMB_IDX_2 ,0x023d313c) /* [RO][32] Deframer NCP FEC derand initial value for symbol index 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_FECIF_DERAND_INIT_VALUE_SYMB_IDX_0 ,0x023d3140) /* [RO][32] Deframer FEC interface derand initial value for symbol index 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_FECIF_DERAND_INIT_VALUE_SYMB_IDX_1 ,0x023d3144) /* [RO][32] Deframer FEC interface derand initial value for symbol index 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_DEFRM_FECIF_DERAND_INIT_VALUE_SYMB_IDX_2 ,0x023d3148) /* [RO][32] Deframer FEC interface derand initial value for symbol index 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_GI_CORDIC_OUTPUT_PHASE  ,0x023d316c) /* [RO][32] GI CORDIC Output Phase */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_LOCAL_B_FTT_STATUS              ,0x023d31a4) /* [RO][32] FTT status */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A_B_HOST_STATUS        ,0x023d4000) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A_B_HOST_MASK_STATUS   ,0x023d400c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A_B_PCI_STATUS         ,0x023d4018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A_B_PCI_MASK_STATUS    ,0x023d4024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_B_B_HOST_STATUS        ,0x023d4040) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_B_B_HOST_MASK_STATUS   ,0x023d404c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_B_B_PCI_STATUS         ,0x023d4058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_B_B_PCI_MASK_STATUS    ,0x023d4064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A2_B_HOST_STATUS       ,0x023d4080) /* [RO][32] HOST interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A2_B_HOST_MASK_STATUS  ,0x023d408c) /* [RO][32] HOST interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A2_B_PCI_STATUS        ,0x023d4098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WOD_INTR_LOC_A2_B_PCI_MASK_STATUS   ,0x023d40a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BaseReserved_EMC_BASE_RESERVED      ,0x03600000) /* [RO][32] RESERVED ADDRESS SPACE */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_GP_TMR0_CNT             ,0x0360101c) /* [RO][32] GP TMR0 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_GP_TMR1_CNT             ,0x03601024) /* [RO][32] GP TMR1 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_DMA_STATUS              ,0x03601044) /* [RO][32] DMA STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_DMA_0_3_FIFO_STATUS     ,0x03601048) /* [RO][32] DMA 0 to 3 FIFO STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_DIAG_HIGH               ,0x03601060) /* [RO][32] DIAG HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_DIAG_LOW                ,0x03601064) /* [RO][32] DIAG LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_BAD_ADDRESS             ,0x03601068) /* [RO][32] BAD ADDRESS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_M4KE_CORE_STATUS        ,0x03601094) /* [RO][32] 4KE CORE STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_REV_ID                  ,0x036010b0) /* [RO][32] REVISION ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Control_EMC_GP_TMR2_CNT             ,0x036010b8) /* [RO][32] GP TMR2 CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IncomingMessageFIFO_EMC_IN_MSG_LAST ,0x0360123c) /* [RO][32] IN MSG LAST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_EMC_DMA_RSLT_SRC               ,0x03601310) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_EMC_DMA_RSLT_DEST              ,0x03601314) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_EMC_DMA_RSLT_HCS               ,0x03601318) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA0_EMC_DMA_RSLT_LEN_STAT          ,0x0360131c) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_EMC_DMA_RSLT_SRC               ,0x03601330) /* [RO][32] DMA RSLT SRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_EMC_DMA_RSLT_DEST              ,0x03601334) /* [RO][32] DMA RSLT DEST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_EMC_DMA_RSLT_HCS               ,0x03601338) /* [RO][32] DMA RSLT HCS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA1_EMC_DMA_RSLT_LEN_STAT          ,0x0360133c) /* [RO][32] DMA RSLT LEN STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI0_EMC_DMA_RSLT_SRC_HI          ,0x03601348) /* [RO][32] DMA RSLT SRC High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI0_EMC_DMA_RSLT_DEST_HI         ,0x0360134c) /* [RO][32] DMA RSLT DEST High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI1_EMC_DMA_RSLT_SRC_HI          ,0x03601358) /* [RO][32] DMA RSLT SRC High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMAHI1_EMC_DMA_RSLT_DEST_HI         ,0x0360135c) /* [RO][32] DMA RSLT DEST High Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_EMC_TOK_IDX2PTR_PTR           ,0x0360140c) /* [RO][32] TOK IDX2PTR PTR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_EMC_TOK_PTR2IDX_IDX           ,0x03601414) /* [RO][32] TOK PTR2IDX IDX Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_0_31_EMC_DQM_NOT_EMPTY_STS      ,0x03601c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_0_31_EMC_DQM_NEXT_AVAIL_QUEUE   ,0x03601c28) /* [RO][32] DQM NEXT AVAIL Queue Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_32_63_EMC_DQM_NOT_EMPTY_STS     ,0x03601d20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_32_63_EMC_DQM_NEXT_AVAIL_QUEUE  ,0x03601d28) /* [RO][32] DQM NEXT AVAIL Queue Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_0_timer_cnt     ,0x03602004) /* [RO][32] Queue 0 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_1_timer_cnt     ,0x0360200c) /* [RO][32] Queue 1 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_2_timer_cnt     ,0x03602014) /* [RO][32] Queue 2 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_3_timer_cnt     ,0x0360201c) /* [RO][32] Queue 3 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_4_timer_cnt     ,0x03602024) /* [RO][32] Queue 4 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_5_timer_cnt     ,0x0360202c) /* [RO][32] Queue 5 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_6_timer_cnt     ,0x03602034) /* [RO][32] Queue 6 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_7_timer_cnt     ,0x0360203c) /* [RO][32] Queue 7 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_8_timer_cnt     ,0x03602044) /* [RO][32] Queue 8 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_9_timer_cnt     ,0x0360204c) /* [RO][32] Queue 9 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_10_timer_cnt    ,0x03602054) /* [RO][32] Queue 10 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_11_timer_cnt    ,0x0360205c) /* [RO][32] Queue 11 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_12_timer_cnt    ,0x03602064) /* [RO][32] Queue 12 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_13_timer_cnt    ,0x0360206c) /* [RO][32] Queue 13 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_14_timer_cnt    ,0x03602074) /* [RO][32] Queue 14 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_15_timer_cnt    ,0x0360207c) /* [RO][32] Queue 15 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_16_timer_cnt    ,0x03602084) /* [RO][32] Queue 16 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_17_timer_cnt    ,0x0360208c) /* [RO][32] Queue 17 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_18_timer_cnt    ,0x03602094) /* [RO][32] Queue 18 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_19_timer_cnt    ,0x0360209c) /* [RO][32] Queue 19 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_20_timer_cnt    ,0x036020a4) /* [RO][32] Queue 20 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_21_timer_cnt    ,0x036020ac) /* [RO][32] Queue 21 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_22_timer_cnt    ,0x036020b4) /* [RO][32] Queue 22 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_23_timer_cnt    ,0x036020bc) /* [RO][32] Queue 23 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_24_timer_cnt    ,0x036020c4) /* [RO][32] Queue 24 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_25_timer_cnt    ,0x036020cc) /* [RO][32] Queue 25 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_26_timer_cnt    ,0x036020d4) /* [RO][32] Queue 26 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_27_timer_cnt    ,0x036020dc) /* [RO][32] Queue 27 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_28_timer_cnt    ,0x036020e4) /* [RO][32] Queue 28 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_29_timer_cnt    ,0x036020ec) /* [RO][32] Queue 29 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_30_timer_cnt    ,0x036020f4) /* [RO][32] Queue 30 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_31_timer_cnt    ,0x036020fc) /* [RO][32] Queue 31 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_32_timer_cnt    ,0x03602104) /* [RO][32] Queue 32 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_33_timer_cnt    ,0x0360210c) /* [RO][32] Queue 33 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_34_timer_cnt    ,0x03602114) /* [RO][32] Queue 34 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_35_timer_cnt    ,0x0360211c) /* [RO][32] Queue 35 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_36_timer_cnt    ,0x03602124) /* [RO][32] Queue 36 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_37_timer_cnt    ,0x0360212c) /* [RO][32] Queue 37 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_38_timer_cnt    ,0x03602134) /* [RO][32] Queue 38 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_39_timer_cnt    ,0x0360213c) /* [RO][32] Queue 39 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_40_timer_cnt    ,0x03602144) /* [RO][32] Queue 40 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_41_timer_cnt    ,0x0360214c) /* [RO][32] Queue 41 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_42_timer_cnt    ,0x03602154) /* [RO][32] Queue 42 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_43_timer_cnt    ,0x0360215c) /* [RO][32] Queue 43 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_44_timer_cnt    ,0x03602164) /* [RO][32] Queue 44 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_45_timer_cnt    ,0x0360216c) /* [RO][32] Queue 45 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_46_timer_cnt    ,0x03602174) /* [RO][32] Queue 46 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_47_timer_cnt    ,0x0360217c) /* [RO][32] Queue 47 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_48_timer_cnt    ,0x03602184) /* [RO][32] Queue 48 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_49_timer_cnt    ,0x0360218c) /* [RO][32] Queue 49 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_50_timer_cnt    ,0x03602194) /* [RO][32] Queue 50 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_51_timer_cnt    ,0x0360219c) /* [RO][32] Queue 51 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_52_timer_cnt    ,0x036021a4) /* [RO][32] Queue 52 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_53_timer_cnt    ,0x036021ac) /* [RO][32] Queue 53 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_54_timer_cnt    ,0x036021b4) /* [RO][32] Queue 54 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_55_timer_cnt    ,0x036021bc) /* [RO][32] Queue 55 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_56_timer_cnt    ,0x036021c4) /* [RO][32] Queue 56 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_57_timer_cnt    ,0x036021cc) /* [RO][32] Queue 57 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_58_timer_cnt    ,0x036021d4) /* [RO][32] Queue 58 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_59_timer_cnt    ,0x036021dc) /* [RO][32] Queue 59 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_60_timer_cnt    ,0x036021e4) /* [RO][32] Queue 60 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_61_timer_cnt    ,0x036021ec) /* [RO][32] Queue 61 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_62_timer_cnt    ,0x036021f4) /* [RO][32] Queue 62 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_EMC_DQM_63_timer_cnt    ,0x036021fc) /* [RO][32] Queue 63 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_DQM_EMC_OL_DQM_NOT_EMPTY_STS     ,0x03606c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_EMC_HEAD_PTR       ,0x03607c00) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_EMC_TAIL_PTR       ,0x03607c04) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_EMC_HEAD_PTR       ,0x03607c08) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_EMC_TAIL_PTR       ,0x03607c0c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_EMC_HEAD_PTR       ,0x03607c10) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_EMC_TAIL_PTR       ,0x03607c14) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_EMC_HEAD_PTR       ,0x03607c18) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_EMC_TAIL_PTR       ,0x03607c1c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_EMC_HEAD_PTR       ,0x03607c20) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_EMC_TAIL_PTR       ,0x03607c24) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_EMC_HEAD_PTR       ,0x03607c28) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_EMC_TAIL_PTR       ,0x03607c2c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_EMC_HEAD_PTR       ,0x03607c30) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_EMC_TAIL_PTR       ,0x03607c34) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_EMC_HEAD_PTR       ,0x03607c38) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_EMC_TAIL_PTR       ,0x03607c3c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_EMC_HEAD_PTR       ,0x03607c40) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_EMC_TAIL_PTR       ,0x03607c44) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_EMC_HEAD_PTR       ,0x03607c48) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_EMC_TAIL_PTR       ,0x03607c4c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_EMC_HEAD_PTR      ,0x03607c50) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_EMC_TAIL_PTR      ,0x03607c54) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_EMC_HEAD_PTR      ,0x03607c58) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_EMC_TAIL_PTR      ,0x03607c5c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_EMC_HEAD_PTR      ,0x03607c60) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_EMC_TAIL_PTR      ,0x03607c64) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_EMC_HEAD_PTR      ,0x03607c68) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_EMC_TAIL_PTR      ,0x03607c6c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_EMC_HEAD_PTR      ,0x03607c70) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_EMC_TAIL_PTR      ,0x03607c74) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_EMC_HEAD_PTR      ,0x03607c78) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_EMC_TAIL_PTR      ,0x03607c7c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_EMC_HEAD_PTR      ,0x03607c80) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_EMC_TAIL_PTR      ,0x03607c84) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_EMC_HEAD_PTR      ,0x03607c88) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_EMC_TAIL_PTR      ,0x03607c8c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_EMC_HEAD_PTR      ,0x03607c90) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_EMC_TAIL_PTR      ,0x03607c94) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_EMC_HEAD_PTR      ,0x03607c98) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_EMC_TAIL_PTR      ,0x03607c9c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_EMC_HEAD_PTR      ,0x03607ca0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_EMC_TAIL_PTR      ,0x03607ca4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_EMC_HEAD_PTR      ,0x03607ca8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_EMC_TAIL_PTR      ,0x03607cac) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_EMC_HEAD_PTR      ,0x03607cb0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_EMC_TAIL_PTR      ,0x03607cb4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_EMC_HEAD_PTR      ,0x03607cb8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_EMC_TAIL_PTR      ,0x03607cbc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_EMC_HEAD_PTR      ,0x03607cc0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_EMC_TAIL_PTR      ,0x03607cc4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_EMC_HEAD_PTR      ,0x03607cc8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_EMC_TAIL_PTR      ,0x03607ccc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_EMC_HEAD_PTR      ,0x03607cd0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_EMC_TAIL_PTR      ,0x03607cd4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_EMC_HEAD_PTR      ,0x03607cd8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_EMC_TAIL_PTR      ,0x03607cdc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_EMC_HEAD_PTR      ,0x03607ce0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_EMC_TAIL_PTR      ,0x03607ce4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_EMC_HEAD_PTR      ,0x03607ce8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_EMC_TAIL_PTR      ,0x03607cec) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_EMC_HEAD_PTR      ,0x03607cf0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_EMC_TAIL_PTR      ,0x03607cf4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_EMC_HEAD_PTR      ,0x03607cf8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_EMC_TAIL_PTR      ,0x03607cfc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_EMC_EMCIrqStatus               ,0x03700200) /* [RO][32] EMC L1 Irq Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_AVS_DIE_TEMP     ,0x03800024) /* [RO][32] AVS Die temperature */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_HV_MODE          ,0x03800028) /* [RO][32] Hypervisor Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_SHAREDMEM_SPACE  ,0x03800038) /* [RO][32] Shared Memory Space */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_L2_IRQ_ARM2_MASK ,0x03800060) /* [RO][32] LEVEL 2 IRQ ARM2 MASK Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_L2_IRQ_ARM2_STATUS ,0x03800064) /* [RO][32] LEVEL 2 IRQ ARM2 STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_L2_IRQ_ARM3_MASK ,0x03800068) /* [RO][32] LEVEL 2 IRQ ARM3 MASK Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_L2_IRQ_ARM3_STATUS ,0x0380006c) /* [RO][32] LEVEL 2 IRQ ARM3 STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_L2_IRQ_DFAP_MASK ,0x03800070) /* [RO][32] LEVEL 2 IRQ DFAP MASK Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_COMM_REGS_CPUC_L2_IRQ_DFAP_STATUS ,0x03800074) /* [RO][32] LEVEL 2 IRQ DFAP STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRACEBUFF_CPUC_TRACE_STATUS         ,0x03801010) /* [RO][32] Trace Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRACEBUFF_CPUC_TRACE_RD0            ,0x03801014) /* [RO][32] Trace Rd0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRACEBUFF_CPUC_TRACE_RD1            ,0x03801018) /* [RO][32] Trace Rd1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRACEBUFF_CPUC_TRACE_RD2            ,0x0380101c) /* [RO][32] Trace Rd2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRACEBUFF_CPUC_TRACE_FD0            ,0x03801020) /* [RO][32] Trace Fd0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRACEBUFF_CPUC_TRACE_FD1            ,0x03801024) /* [RO][32] Trace Fd1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRACEBUFF_CPUC_TRACE_FD2            ,0x03801028) /* [RO][32] Trace Fd2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_CPUC_TOK_IDX2PTR_PTR          ,0x0380140c) /* [RO][32] TOK IDX2PTR PTR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_Token_CPUC_TOK_PTR2IDX_IDX          ,0x03801414) /* [RO][32] TOK PTR2IDX IDX Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_NOT_EMPTY_STS          ,0x03801c20) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_TIMER_STS              ,0x03801c3c) /* [RO][32] DQM TIMER STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_HIGH_WTMK_STS          ,0x03801c7c) /* [RO][32] DQM HIGH WTMK STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_LOW_WTMK_STS           ,0x03801ca4) /* [RO][32] DQM HIGH WTMK STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_NOT_EMPTY_STS_64       ,0x03801cc8) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_TIMER_STS_64           ,0x03801cec) /* [RO][32] DQM TIMER STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_HIGH_WTMK_STS_64       ,0x03801d10) /* [RO][32] DQM HIGH WTMK IRQ STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_LOW_WTMK_STS_64        ,0x03801d34) /* [RO][32] DQM HIGH WTMK STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_NOT_EMPTY_STS_96       ,0x03801d5c) /* [RO][32] DQM NOT EMPTY STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_TIMER_STS_96           ,0x03801d80) /* [RO][32] DQM TIMER STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_HIGH_WTMK_STS_96       ,0x03801da4) /* [RO][32] DQM HIGH WTMK IRQ STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DQM_CPUC_DQM_LOW_WTMK_STS_96        ,0x03801dcc) /* [RO][32] DQM HIGH WTMK STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_0_timer_cnt    ,0x03802004) /* [RO][32] Queue 0 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_1_timer_cnt    ,0x0380200c) /* [RO][32] Queue 1 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_2_timer_cnt    ,0x03802014) /* [RO][32] Queue 2 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_3_timer_cnt    ,0x0380201c) /* [RO][32] Queue 3 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_4_timer_cnt    ,0x03802024) /* [RO][32] Queue 4 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_5_timer_cnt    ,0x0380202c) /* [RO][32] Queue 5 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_6_timer_cnt    ,0x03802034) /* [RO][32] Queue 6 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_7_timer_cnt    ,0x0380203c) /* [RO][32] Queue 7 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_8_timer_cnt    ,0x03802044) /* [RO][32] Queue 8 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_9_timer_cnt    ,0x0380204c) /* [RO][32] Queue 9 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_10_timer_cnt   ,0x03802054) /* [RO][32] Queue 10 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_11_timer_cnt   ,0x0380205c) /* [RO][32] Queue 11 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_12_timer_cnt   ,0x03802064) /* [RO][32] Queue 12 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_13_timer_cnt   ,0x0380206c) /* [RO][32] Queue 13 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_14_timer_cnt   ,0x03802074) /* [RO][32] Queue 14 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_15_timer_cnt   ,0x0380207c) /* [RO][32] Queue 15 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_16_timer_cnt   ,0x03802084) /* [RO][32] Queue 16 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_17_timer_cnt   ,0x0380208c) /* [RO][32] Queue 17 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_18_timer_cnt   ,0x03802094) /* [RO][32] Queue 18 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_19_timer_cnt   ,0x0380209c) /* [RO][32] Queue 19 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_20_timer_cnt   ,0x038020a4) /* [RO][32] Queue 20 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_21_timer_cnt   ,0x038020ac) /* [RO][32] Queue 21 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_22_timer_cnt   ,0x038020b4) /* [RO][32] Queue 22 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_23_timer_cnt   ,0x038020bc) /* [RO][32] Queue 23 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_24_timer_cnt   ,0x038020c4) /* [RO][32] Queue 24 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_25_timer_cnt   ,0x038020cc) /* [RO][32] Queue 25 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_26_timer_cnt   ,0x038020d4) /* [RO][32] Queue 26 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_27_timer_cnt   ,0x038020dc) /* [RO][32] Queue 27 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_28_timer_cnt   ,0x038020e4) /* [RO][32] Queue 28 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_29_timer_cnt   ,0x038020ec) /* [RO][32] Queue 29 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_30_timer_cnt   ,0x038020f4) /* [RO][32] Queue 30 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_31_timer_cnt   ,0x038020fc) /* [RO][32] Queue 31 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_32_timer_cnt   ,0x03802104) /* [RO][32] Queue 32 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_33_timer_cnt   ,0x0380210c) /* [RO][32] Queue 33 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_34_timer_cnt   ,0x03802114) /* [RO][32] Queue 34 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_35_timer_cnt   ,0x0380211c) /* [RO][32] Queue 35 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_36_timer_cnt   ,0x03802124) /* [RO][32] Queue 36 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_37_timer_cnt   ,0x0380212c) /* [RO][32] Queue 37 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_38_timer_cnt   ,0x03802134) /* [RO][32] Queue 38 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_39_timer_cnt   ,0x0380213c) /* [RO][32] Queue 39 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_40_timer_cnt   ,0x03802144) /* [RO][32] Queue 40 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_41_timer_cnt   ,0x0380214c) /* [RO][32] Queue 41 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_42_timer_cnt   ,0x03802154) /* [RO][32] Queue 42 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_43_timer_cnt   ,0x0380215c) /* [RO][32] Queue 43 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_44_timer_cnt   ,0x03802164) /* [RO][32] Queue 44 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_45_timer_cnt   ,0x0380216c) /* [RO][32] Queue 45 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_46_timer_cnt   ,0x03802174) /* [RO][32] Queue 46 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_47_timer_cnt   ,0x0380217c) /* [RO][32] Queue 47 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_48_timer_cnt   ,0x03802184) /* [RO][32] Queue 48 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_49_timer_cnt   ,0x0380218c) /* [RO][32] Queue 49 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_50_timer_cnt   ,0x03802194) /* [RO][32] Queue 50 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_51_timer_cnt   ,0x0380219c) /* [RO][32] Queue 51 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_52_timer_cnt   ,0x038021a4) /* [RO][32] Queue 52 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_53_timer_cnt   ,0x038021ac) /* [RO][32] Queue 53 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_54_timer_cnt   ,0x038021b4) /* [RO][32] Queue 54 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_55_timer_cnt   ,0x038021bc) /* [RO][32] Queue 55 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_56_timer_cnt   ,0x038021c4) /* [RO][32] Queue 56 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_57_timer_cnt   ,0x038021cc) /* [RO][32] Queue 57 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_58_timer_cnt   ,0x038021d4) /* [RO][32] Queue 58 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_59_timer_cnt   ,0x038021dc) /* [RO][32] Queue 59 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_60_timer_cnt   ,0x038021e4) /* [RO][32] Queue 60 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_61_timer_cnt   ,0x038021ec) /* [RO][32] Queue 61 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_62_timer_cnt   ,0x038021f4) /* [RO][32] Queue 62 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_CPUC_DQM_63_timer_cnt   ,0x038021fc) /* [RO][32] Queue 63 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_64_timer_cnt ,0x03802204) /* [RO][32] Queue 64 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_65_timer_cnt ,0x0380220c) /* [RO][32] Queue 65 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_66_timer_cnt ,0x03802214) /* [RO][32] Queue 66 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_67_timer_cnt ,0x0380221c) /* [RO][32] Queue 67 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_68_timer_cnt ,0x03802224) /* [RO][32] Queue 68 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_69_timer_cnt ,0x0380222c) /* [RO][32] Queue 69 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_70_timer_cnt ,0x03802234) /* [RO][32] Queue 70 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_71_timer_cnt ,0x0380223c) /* [RO][32] Queue 71 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_72_timer_cnt ,0x03802244) /* [RO][32] Queue 72 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_73_timer_cnt ,0x0380224c) /* [RO][32] Queue 73 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_74_timer_cnt ,0x03802254) /* [RO][32] Queue 74 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_75_timer_cnt ,0x0380225c) /* [RO][32] Queue 75 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_76_timer_cnt ,0x03802264) /* [RO][32] Queue 76 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_77_timer_cnt ,0x0380226c) /* [RO][32] Queue 77 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_78_timer_cnt ,0x03802274) /* [RO][32] Queue 78 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_79_timer_cnt ,0x0380227c) /* [RO][32] Queue 79 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_80_timer_cnt ,0x03802284) /* [RO][32] Queue 80 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_81_timer_cnt ,0x0380228c) /* [RO][32] Queue 81 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_82_timer_cnt ,0x03802294) /* [RO][32] Queue 82 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_83_timer_cnt ,0x0380229c) /* [RO][32] Queue 83 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_84_timer_cnt ,0x038022a4) /* [RO][32] Queue 84 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_85_timer_cnt ,0x038022ac) /* [RO][32] Queue 85 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_86_timer_cnt ,0x038022b4) /* [RO][32] Queue 86 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_87_timer_cnt ,0x038022bc) /* [RO][32] Queue 87 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_88_timer_cnt ,0x038022c4) /* [RO][32] Queue 88 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_89_timer_cnt ,0x038022cc) /* [RO][32] Queue 89 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_90_timer_cnt ,0x038022d4) /* [RO][32] Queue 90 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_91_timer_cnt ,0x038022dc) /* [RO][32] Queue 91 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_92_timer_cnt ,0x038022e4) /* [RO][32] Queue 92 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_93_timer_cnt ,0x038022ec) /* [RO][32] Queue 93 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_94_timer_cnt ,0x038022f4) /* [RO][32] Queue 94 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_QUEUE_TIMER_96_CPUC_DQM_95_timer_cnt ,0x038022fc) /* [RO][32] Queue 95 Timer Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_CPUC_HEAD_PTR      ,0x03807c00) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_0_DEBUG_CPUC_TAIL_PTR      ,0x03807c04) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_CPUC_HEAD_PTR      ,0x03807c08) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_1_DEBUG_CPUC_TAIL_PTR      ,0x03807c0c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_CPUC_HEAD_PTR      ,0x03807c10) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_2_DEBUG_CPUC_TAIL_PTR      ,0x03807c14) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_CPUC_HEAD_PTR      ,0x03807c18) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_3_DEBUG_CPUC_TAIL_PTR      ,0x03807c1c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_CPUC_HEAD_PTR      ,0x03807c20) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_4_DEBUG_CPUC_TAIL_PTR      ,0x03807c24) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_CPUC_HEAD_PTR      ,0x03807c28) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_5_DEBUG_CPUC_TAIL_PTR      ,0x03807c2c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_CPUC_HEAD_PTR      ,0x03807c30) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_6_DEBUG_CPUC_TAIL_PTR      ,0x03807c34) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_CPUC_HEAD_PTR      ,0x03807c38) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_7_DEBUG_CPUC_TAIL_PTR      ,0x03807c3c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_CPUC_HEAD_PTR      ,0x03807c40) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_8_DEBUG_CPUC_TAIL_PTR      ,0x03807c44) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_CPUC_HEAD_PTR      ,0x03807c48) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_9_DEBUG_CPUC_TAIL_PTR      ,0x03807c4c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_CPUC_HEAD_PTR     ,0x03807c50) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_10_DEBUG_CPUC_TAIL_PTR     ,0x03807c54) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_CPUC_HEAD_PTR     ,0x03807c58) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_11_DEBUG_CPUC_TAIL_PTR     ,0x03807c5c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_CPUC_HEAD_PTR     ,0x03807c60) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_12_DEBUG_CPUC_TAIL_PTR     ,0x03807c64) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_CPUC_HEAD_PTR     ,0x03807c68) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_13_DEBUG_CPUC_TAIL_PTR     ,0x03807c6c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_CPUC_HEAD_PTR     ,0x03807c70) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_14_DEBUG_CPUC_TAIL_PTR     ,0x03807c74) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_CPUC_HEAD_PTR     ,0x03807c78) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_15_DEBUG_CPUC_TAIL_PTR     ,0x03807c7c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_CPUC_HEAD_PTR     ,0x03807c80) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_16_DEBUG_CPUC_TAIL_PTR     ,0x03807c84) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_CPUC_HEAD_PTR     ,0x03807c88) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_17_DEBUG_CPUC_TAIL_PTR     ,0x03807c8c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_CPUC_HEAD_PTR     ,0x03807c90) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_18_DEBUG_CPUC_TAIL_PTR     ,0x03807c94) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_CPUC_HEAD_PTR     ,0x03807c98) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_19_DEBUG_CPUC_TAIL_PTR     ,0x03807c9c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_CPUC_HEAD_PTR     ,0x03807ca0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_20_DEBUG_CPUC_TAIL_PTR     ,0x03807ca4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_CPUC_HEAD_PTR     ,0x03807ca8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_21_DEBUG_CPUC_TAIL_PTR     ,0x03807cac) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_CPUC_HEAD_PTR     ,0x03807cb0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_22_DEBUG_CPUC_TAIL_PTR     ,0x03807cb4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_CPUC_HEAD_PTR     ,0x03807cb8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_23_DEBUG_CPUC_TAIL_PTR     ,0x03807cbc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_CPUC_HEAD_PTR     ,0x03807cc0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_24_DEBUG_CPUC_TAIL_PTR     ,0x03807cc4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_CPUC_HEAD_PTR     ,0x03807cc8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_25_DEBUG_CPUC_TAIL_PTR     ,0x03807ccc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_CPUC_HEAD_PTR     ,0x03807cd0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_26_DEBUG_CPUC_TAIL_PTR     ,0x03807cd4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_CPUC_HEAD_PTR     ,0x03807cd8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_27_DEBUG_CPUC_TAIL_PTR     ,0x03807cdc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_CPUC_HEAD_PTR     ,0x03807ce0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_28_DEBUG_CPUC_TAIL_PTR     ,0x03807ce4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_CPUC_HEAD_PTR     ,0x03807ce8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_29_DEBUG_CPUC_TAIL_PTR     ,0x03807cec) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_CPUC_HEAD_PTR     ,0x03807cf0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_30_DEBUG_CPUC_TAIL_PTR     ,0x03807cf4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_CPUC_HEAD_PTR     ,0x03807cf8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_31_DEBUG_CPUC_TAIL_PTR     ,0x03807cfc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_32_DEBUG_CPUC_HEAD_PTR     ,0x03807d00) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_32_DEBUG_CPUC_TAIL_PTR     ,0x03807d04) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_33_DEBUG_CPUC_HEAD_PTR     ,0x03807d08) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_33_DEBUG_CPUC_TAIL_PTR     ,0x03807d0c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_34_DEBUG_CPUC_HEAD_PTR     ,0x03807d10) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_34_DEBUG_CPUC_TAIL_PTR     ,0x03807d14) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_35_DEBUG_CPUC_HEAD_PTR     ,0x03807d18) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_35_DEBUG_CPUC_TAIL_PTR     ,0x03807d1c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_36_DEBUG_CPUC_HEAD_PTR     ,0x03807d20) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_36_DEBUG_CPUC_TAIL_PTR     ,0x03807d24) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_37_DEBUG_CPUC_HEAD_PTR     ,0x03807d28) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_37_DEBUG_CPUC_TAIL_PTR     ,0x03807d2c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_38_DEBUG_CPUC_HEAD_PTR     ,0x03807d30) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_38_DEBUG_CPUC_TAIL_PTR     ,0x03807d34) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_39_DEBUG_CPUC_HEAD_PTR     ,0x03807d38) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_39_DEBUG_CPUC_TAIL_PTR     ,0x03807d3c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_40_DEBUG_CPUC_HEAD_PTR     ,0x03807d40) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_40_DEBUG_CPUC_TAIL_PTR     ,0x03807d44) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_41_DEBUG_CPUC_HEAD_PTR     ,0x03807d48) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_41_DEBUG_CPUC_TAIL_PTR     ,0x03807d4c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_42_DEBUG_CPUC_HEAD_PTR     ,0x03807d50) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_42_DEBUG_CPUC_TAIL_PTR     ,0x03807d54) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_43_DEBUG_CPUC_HEAD_PTR     ,0x03807d58) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_43_DEBUG_CPUC_TAIL_PTR     ,0x03807d5c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_44_DEBUG_CPUC_HEAD_PTR     ,0x03807d60) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_44_DEBUG_CPUC_TAIL_PTR     ,0x03807d64) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_45_DEBUG_CPUC_HEAD_PTR     ,0x03807d68) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_45_DEBUG_CPUC_TAIL_PTR     ,0x03807d6c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_46_DEBUG_CPUC_HEAD_PTR     ,0x03807d70) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_46_DEBUG_CPUC_TAIL_PTR     ,0x03807d74) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_47_DEBUG_CPUC_HEAD_PTR     ,0x03807d78) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_47_DEBUG_CPUC_TAIL_PTR     ,0x03807d7c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_48_DEBUG_CPUC_HEAD_PTR     ,0x03807d80) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_48_DEBUG_CPUC_TAIL_PTR     ,0x03807d84) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_49_DEBUG_CPUC_HEAD_PTR     ,0x03807d88) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_49_DEBUG_CPUC_TAIL_PTR     ,0x03807d8c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_50_DEBUG_CPUC_HEAD_PTR     ,0x03807d90) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_50_DEBUG_CPUC_TAIL_PTR     ,0x03807d94) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_51_DEBUG_CPUC_HEAD_PTR     ,0x03807d98) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_51_DEBUG_CPUC_TAIL_PTR     ,0x03807d9c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_52_DEBUG_CPUC_HEAD_PTR     ,0x03807da0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_52_DEBUG_CPUC_TAIL_PTR     ,0x03807da4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_53_DEBUG_CPUC_HEAD_PTR     ,0x03807da8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_53_DEBUG_CPUC_TAIL_PTR     ,0x03807dac) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_54_DEBUG_CPUC_HEAD_PTR     ,0x03807db0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_54_DEBUG_CPUC_TAIL_PTR     ,0x03807db4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_55_DEBUG_CPUC_HEAD_PTR     ,0x03807db8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_55_DEBUG_CPUC_TAIL_PTR     ,0x03807dbc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_56_DEBUG_CPUC_HEAD_PTR     ,0x03807dc0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_56_DEBUG_CPUC_TAIL_PTR     ,0x03807dc4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_57_DEBUG_CPUC_HEAD_PTR     ,0x03807dc8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_57_DEBUG_CPUC_TAIL_PTR     ,0x03807dcc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_58_DEBUG_CPUC_HEAD_PTR     ,0x03807dd0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_58_DEBUG_CPUC_TAIL_PTR     ,0x03807dd4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_59_DEBUG_CPUC_HEAD_PTR     ,0x03807dd8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_59_DEBUG_CPUC_TAIL_PTR     ,0x03807ddc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_60_DEBUG_CPUC_HEAD_PTR     ,0x03807de0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_60_DEBUG_CPUC_TAIL_PTR     ,0x03807de4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_61_DEBUG_CPUC_HEAD_PTR     ,0x03807de8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_61_DEBUG_CPUC_TAIL_PTR     ,0x03807dec) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_62_DEBUG_CPUC_HEAD_PTR     ,0x03807df0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_62_DEBUG_CPUC_TAIL_PTR     ,0x03807df4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_63_DEBUG_CPUC_HEAD_PTR     ,0x03807df8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_63_DEBUG_CPUC_TAIL_PTR     ,0x03807dfc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_64_DEBUG_CPUC_HEAD_PTR     ,0x03807e00) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_64_DEBUG_CPUC_TAIL_PTR     ,0x03807e04) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_65_DEBUG_CPUC_HEAD_PTR     ,0x03807e08) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_65_DEBUG_CPUC_TAIL_PTR     ,0x03807e0c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_66_DEBUG_CPUC_HEAD_PTR     ,0x03807e10) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_66_DEBUG_CPUC_TAIL_PTR     ,0x03807e14) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_67_DEBUG_CPUC_HEAD_PTR     ,0x03807e18) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_67_DEBUG_CPUC_TAIL_PTR     ,0x03807e1c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_68_DEBUG_CPUC_HEAD_PTR     ,0x03807e20) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_68_DEBUG_CPUC_TAIL_PTR     ,0x03807e24) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_69_DEBUG_CPUC_HEAD_PTR     ,0x03807e28) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_69_DEBUG_CPUC_TAIL_PTR     ,0x03807e2c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_70_DEBUG_CPUC_HEAD_PTR     ,0x03807e30) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_70_DEBUG_CPUC_TAIL_PTR     ,0x03807e34) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_71_DEBUG_CPUC_HEAD_PTR     ,0x03807e38) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_71_DEBUG_CPUC_TAIL_PTR     ,0x03807e3c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_72_DEBUG_CPUC_HEAD_PTR     ,0x03807e40) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_72_DEBUG_CPUC_TAIL_PTR     ,0x03807e44) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_73_DEBUG_CPUC_HEAD_PTR     ,0x03807e48) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_73_DEBUG_CPUC_TAIL_PTR     ,0x03807e4c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_74_DEBUG_CPUC_HEAD_PTR     ,0x03807e50) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_74_DEBUG_CPUC_TAIL_PTR     ,0x03807e54) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_75_DEBUG_CPUC_HEAD_PTR     ,0x03807e58) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_75_DEBUG_CPUC_TAIL_PTR     ,0x03807e5c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_76_DEBUG_CPUC_HEAD_PTR     ,0x03807e60) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_76_DEBUG_CPUC_TAIL_PTR     ,0x03807e64) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_77_DEBUG_CPUC_HEAD_PTR     ,0x03807e68) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_77_DEBUG_CPUC_TAIL_PTR     ,0x03807e6c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_78_DEBUG_CPUC_HEAD_PTR     ,0x03807e70) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_78_DEBUG_CPUC_TAIL_PTR     ,0x03807e74) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_79_DEBUG_CPUC_HEAD_PTR     ,0x03807e78) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_79_DEBUG_CPUC_TAIL_PTR     ,0x03807e7c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_80_DEBUG_CPUC_HEAD_PTR     ,0x03807e80) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_80_DEBUG_CPUC_TAIL_PTR     ,0x03807e84) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_81_DEBUG_CPUC_HEAD_PTR     ,0x03807e88) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_81_DEBUG_CPUC_TAIL_PTR     ,0x03807e8c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_82_DEBUG_CPUC_HEAD_PTR     ,0x03807e90) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_82_DEBUG_CPUC_TAIL_PTR     ,0x03807e94) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_83_DEBUG_CPUC_HEAD_PTR     ,0x03807e98) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_83_DEBUG_CPUC_TAIL_PTR     ,0x03807e9c) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_84_DEBUG_CPUC_HEAD_PTR     ,0x03807ea0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_84_DEBUG_CPUC_TAIL_PTR     ,0x03807ea4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_85_DEBUG_CPUC_HEAD_PTR     ,0x03807ea8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_85_DEBUG_CPUC_TAIL_PTR     ,0x03807eac) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_86_DEBUG_CPUC_HEAD_PTR     ,0x03807eb0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_86_DEBUG_CPUC_TAIL_PTR     ,0x03807eb4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_87_DEBUG_CPUC_HEAD_PTR     ,0x03807eb8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_87_DEBUG_CPUC_TAIL_PTR     ,0x03807ebc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_88_DEBUG_CPUC_HEAD_PTR     ,0x03807ec0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_88_DEBUG_CPUC_TAIL_PTR     ,0x03807ec4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_89_DEBUG_CPUC_HEAD_PTR     ,0x03807ec8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_89_DEBUG_CPUC_TAIL_PTR     ,0x03807ecc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_90_DEBUG_CPUC_HEAD_PTR     ,0x03807ed0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_90_DEBUG_CPUC_TAIL_PTR     ,0x03807ed4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_91_DEBUG_CPUC_HEAD_PTR     ,0x03807ed8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_91_DEBUG_CPUC_TAIL_PTR     ,0x03807edc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_92_DEBUG_CPUC_HEAD_PTR     ,0x03807ee0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_92_DEBUG_CPUC_TAIL_PTR     ,0x03807ee4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_93_DEBUG_CPUC_HEAD_PTR     ,0x03807ee8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_93_DEBUG_CPUC_TAIL_PTR     ,0x03807eec) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_94_DEBUG_CPUC_HEAD_PTR     ,0x03807ef0) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_94_DEBUG_CPUC_TAIL_PTR     ,0x03807ef4) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_95_DEBUG_CPUC_HEAD_PTR     ,0x03807ef8) /* [RO][32] Queue Head Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_OL_QUEUE_95_DEBUG_CPUC_TAIL_PTR     ,0x03807efc) /* [RO][32] Queue Tail Pointer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_STRAP_VALUE_0           ,0x03880000) /* [RO][32] Strapping values */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_STRAP_VALUE_1           ,0x03880004) /* [RO][32] Strapping values */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_0     ,0x03880010) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_OTP_OPTION_STATUS_1     ,0x03880014) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_GENERAL_STATUS_0        ,0x03880030) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_RESET_MONITOR           ,0x03880310) /* [RO][32] Reset Monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_RESET_HISTORY           ,0x03880314) /* [RO][32] Reset history */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_SW_INIT_0_STATUS        ,0x03880320) /* [RO][32] Software init 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_SEC_SW_INIT_0_MONITOR   ,0x03880324) /* [RO][32] Security software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR ,0x03880328) /* [RO][32] Test configuration software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_FINAL_SW_INIT_0_MONITOR ,0x0388032c) /* [RO][32] Final software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_SW_INIT_1_STATUS        ,0x03880338) /* [RO][32] Software init 1 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_SEC_SW_INIT_1_MONITOR   ,0x0388033c) /* [RO][32] Security software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR ,0x03880340) /* [RO][32] Test configuration software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_FINAL_SW_INIT_1_MONITOR ,0x03880344) /* [RO][32] Final software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_TOP_CTRL_VTRAP_STATUS            ,0x03880370) /* [RO][32] VTRAP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_TOP_CTRL_SW_INIT_0_STATUS        ,0x03881008) /* [RO][32] Software init 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_TOP_CTRL_SEC_SW_INIT_0_MONITOR   ,0x0388100c) /* [RO][32] Security software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR ,0x03881010) /* [RO][32] Test configuration software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_TOP_CTRL_FINAL_SW_INIT_0_MONITOR ,0x03881014) /* [RO][32] Final software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_TOP_CTRL_SW_INIT_1_STATUS        ,0x03881020) /* [RO][32] Software init 1 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_TOP_CTRL_SEC_SW_INIT_1_MONITOR   ,0x03881024) /* [RO][32] Security software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR ,0x03881028) /* [RO][32] Test configuration software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_TOP_CTRL_FINAL_SW_INIT_1_MONITOR ,0x0388102c) /* [RO][32] Final software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_UART_RBR                            ,0x03881800) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UART_IIR                            ,0x03881808) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UART_LSR                            ,0x03881814) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UART_MSR                            ,0x03881818) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CM_AON_CTRL_RESET_HISTORY           ,0x03882004) /* [RO][32] Reset History Register For AON */
BCHP_REGISTER_READONLY_32BIT(BCHP_PROD_OTP_GRB_UB_REVISION            ,0x03890000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_0        ,0x03890114) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_1        ,0x03890118) /* [RO][32] General status register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_2        ,0x0389011c) /* [RO][32] General status register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_3        ,0x03890120) /* [RO][32] General status register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_4        ,0x03890124) /* [RO][32] General status register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_5        ,0x03890128) /* [RO][32] General status register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_6        ,0x0389012c) /* [RO][32] General status register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_7        ,0x03890130) /* [RO][32] General status register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_8        ,0x03890134) /* [RO][32] General status register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_9        ,0x03890138) /* [RO][32] General status register 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_10       ,0x0389013c) /* [RO][32] General status register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_11       ,0x03890140) /* [RO][32] General status register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_12       ,0x03890144) /* [RO][32] General status register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_13       ,0x03890148) /* [RO][32] General status register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_14       ,0x0389014c) /* [RO][32] General status register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_15       ,0x03890150) /* [RO][32] General status register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_16       ,0x03890154) /* [RO][32] General status register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_17       ,0x03890158) /* [RO][32] General status register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_UB_GENERAL_STATUS_18       ,0x0389015c) /* [RO][32] General status register 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R0           ,0x03970000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R1           ,0x03970004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R2           ,0x03970008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R3           ,0x0397000c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R4           ,0x03970010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R5           ,0x03970014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R6           ,0x03970018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R7           ,0x0397001c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R8           ,0x03970020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R9           ,0x03970024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R10          ,0x03970028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R11          ,0x0397002c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R12          ,0x03970030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R13          ,0x03970034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R14          ,0x03970038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R15          ,0x0397003c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R16          ,0x03970040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R17          ,0x03970044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R18          ,0x03970048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R19          ,0x0397004c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R20          ,0x03970050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R21          ,0x03970054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R22          ,0x03970058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R23          ,0x0397005c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R24          ,0x03970060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R25          ,0x03970064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R26          ,0x03970068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R27          ,0x0397006c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R28          ,0x03970070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R29          ,0x03970074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R30          ,0x03970078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R31          ,0x0397007c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R60          ,0x039700f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R61          ,0x039700f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_UB_R63          ,0x039700fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_STATUS        ,0x03971000) /* [RO][32] STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_IDENTITY      ,0x03971010) /* [RO][32] Base Case */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_PC            ,0x03971018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_STATUS32      ,0x03971028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_CRC_BUILD_BCR ,0x03971188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_DVBF_BUILD    ,0x03971190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_EXT_ARITH_BUILD ,0x03971194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_DATASPACE     ,0x03971198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_MEMSUBSYS     ,0x0397119c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_VECBASE_AC_BUILD ,0x039711a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_P_BASE_ADDR   ,0x039711a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_MPU_BUILD     ,0x039711b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_RF_BUILD      ,0x039711b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_D_CACHE_BUILD ,0x039711c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_MADI_BUILD    ,0x039711cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_DCCM_BUILD    ,0x039711d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_TIMER_BUILD   ,0x039711d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_AP_BUILD      ,0x039711d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_I_CACHE_BUILD ,0x039711dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_ICCM_BUILD    ,0x039711e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_DSPRAM_BUILD  ,0x039711e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_MAC_BUILD     ,0x039711e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_MULTIPLY_BUILD ,0x039711ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_SWAP_BUILD    ,0x039711f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_NORM_BUILD    ,0x039711f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_MINMAX_BUILD  ,0x039711f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_BARREL_BUILD  ,0x039711fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_ARC600_BUILD  ,0x03971304) /* [RO][32] Build configuration register for ARC 600. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_MCD_BCR       ,0x03971310) /* [RO][32] MCD configuration register for AS221BD. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_IFETCHQUEUE_BUILD ,0x039713f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_AUX_ALIGN_ADDR ,0x03971810) /* [RO][32] Memory Alignment Detected Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_UB_AUX_ALIGN_SIZE ,0x03971814) /* [RO][32] Memory Alignment Detected Size */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTFR            ,0x03972018) /* [RO][32] Flag register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTRIS           ,0x0397203c) /* [RO][32] Raw interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTMIS           ,0x03972040) /* [RO][32] Masked interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTPERIPHID0     ,0x03972fe0) /* [RO][32] UARTPeriphID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTPERIPHID1     ,0x03972fe4) /* [RO][32] UARTPeriphID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTPERIPHID2     ,0x03972fe8) /* [RO][32] UARTPeriphID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTPERIPHID3     ,0x03972fec) /* [RO][32] UARTPeriphID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTPCELLID0      ,0x03972ff0) /* [RO][32] UARTPCellID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTPCELLID1      ,0x03972ff4) /* [RO][32] UARTPCellID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTPCELLID2      ,0x03972ff8) /* [RO][32] UARTPCellID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UB_UARTPCELLID3      ,0x03972ffc) /* [RO][32] UARTPCellID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGVALUE          ,0x03973004) /* [RO][32] Watchdog Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGRIS            ,0x03973010) /* [RO][32] Watchdog Raw Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGMIS            ,0x03973014) /* [RO][32] Watchdog Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGPERIPHID0      ,0x03973fe0) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGPERIPHID1      ,0x03973fe4) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGPERIPHID2      ,0x03973fe8) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGPERIPHID3      ,0x03973fec) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGPCELLID0       ,0x03973ff0) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGPCELLID1       ,0x03973ff4) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGPCELLID2       ,0x03973ff8) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_UB_WDOGPCELLID3       ,0x03973ffc) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_REVID             ,0x03980000) /* [RO][32] RF4CE CPU Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_TIMER0_COUNT      ,0x03980034) /* [RO][32] Timer0 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_TIMER1_COUNT      ,0x0398003c) /* [RO][32] Timer1 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_TIMER2_COUNT      ,0x03980044) /* [RO][32] Timer2 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_TIMER3_COUNT      ,0x0398004c) /* [RO][32] Timer3 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_TIMER4_COUNT      ,0x03980054) /* [RO][32] Timer4 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_TIMER5_COUNT      ,0x0398005c) /* [RO][32] Timer5 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_TIMER6_COUNT      ,0x03980064) /* [RO][32] Timer6 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_TIMER7_COUNT      ,0x0398006c) /* [RO][32] Timer7 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_H2Z_MBOX_FIFO_DEPTH ,0x03980074) /* [RO][32] Mailbox FIFO Current Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_UB_Z2H_MBOX_FIFO_DEPTH ,0x03980080) /* [RO][32] Mailbox FIFO Current Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_L2_UB_CPU_STATUS          ,0x03980300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_L2_UB_CPU_MASK_STATUS     ,0x0398030c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_STB_L2_UB_CPU_STATUS0 ,0x03980500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_STB_L2_UB_CPU_MASK_STATUS0 ,0x0398050c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_STB_L2_UB_CPU_STATUS1 ,0x03980518) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_STB_L2_UB_CPU_MASK_STATUS1 ,0x03980524) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_CM_L2_UB_CPU_STATUS0 ,0x03980800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_CM_L2_UB_CPU_MASK_STATUS0 ,0x0398080c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_CM_L2_UB_CPU_STATUS1 ,0x03980818) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_CM_L2_UB_CPU_MASK_STATUS1 ,0x03980824) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_RG_L2_UB_CPU_STATUS0 ,0x03980a00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_RG_L2_UB_CPU_MASK_STATUS0 ,0x03980a0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_RG_L2_UB_CPU_STATUS1 ,0x03980a18) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_RG_L2_UB_CPU_MASK_STATUS1 ,0x03980a24) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TX_UB_TX_STATUS                     ,0x039c0004) /* [RO][32] TX Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_DETECT_STAT               ,0x039d009c) /* [RO][32] AGC analog detect status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_GAIN_STAT1                ,0x039d00a0) /* [RO][32] AGC analog gain status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_GAIN_STAT2                ,0x039d00a4) /* [RO][32] AGC analog gain status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_GAIN_MON1                 ,0x039d00c8) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_GAIN_MON2                 ,0x039d00cc) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_GAIN_MON3                 ,0x039d00d0) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_GAIN_MON4                 ,0x039d00d4) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_GAIN_MON5                 ,0x039d00d8) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_CNT1                      ,0x039d00dc) /* [RO][32] AGC counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_CNT2                      ,0x039d00e0) /* [RO][32] AGC counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_CNT3                      ,0x039d00e4) /* [RO][32] AGC counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_IQ_IMBALANCE_STATUS           ,0x039d0104) /* [RO][32] IQ_IMBALANCE_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_IQ_IMBALANCE_READY            ,0x039d0108) /* [RO][32] IQ_IMBALANCE_READY */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_DATAPATH_STATUS               ,0x039d0110) /* [RO][32] DATAPATH_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_DATAPATH_SNR_DATA_LO          ,0x039d0134) /* [RO][32] DATAPATH_SNR_DATA_LO */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_DATAPATH_SNR_DATA_HO          ,0x039d0138) /* [RO][32] DATAPATH_SNR_DATA_HO */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_AGC_LF_CAP                 ,0x039d0154) /* [RO][32] RX_AGC_LF_CAP */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_AGC_AVG_CAP                ,0x039d0158) /* [RO][32] RX_AGC_AVG_CAP */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_DCO_i0                     ,0x039d015c) /* [RO][32] RX_DCO_i0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_DCO_q0                     ,0x039d0160) /* [RO][32] RX_DCO_q0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_DCO_i1                     ,0x039d0164) /* [RO][32] RX_DCO_i1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_DCO_q1                     ,0x039d0168) /* [RO][32] RX_DCO_q1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_CORR_PEAK                  ,0x039d016c) /* [RO][32] RX_CORR_PEAK */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_CORR_PEAK_LOC              ,0x039d0170) /* [RO][32] RX_CORR_PEAK_LOC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_SFD_MET1_M                 ,0x039d0174) /* [RO][32] RX_SFD_MET1_M */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_SFD_MET1_L                 ,0x039d0178) /* [RO][32] RX_SFD_MET1_L */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_SFD_MET2_M                 ,0x039d017c) /* [RO][32] RX_SFD_MET2_M */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_SFD_MET2_L                 ,0x039d0180) /* [RO][32] RX_SFD_MET2_L */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_SFD_MET3_M                 ,0x039d0184) /* [RO][32] RX_SFD_MET3_M */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_SFD_MET3_L                 ,0x039d0188) /* [RO][32] RX_SFD_MET3_L */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_PRE_SFD_SP                 ,0x039d018c) /* [RO][32] RX_PRE_SFD_SP */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_TOE_VAL                    ,0x039d0190) /* [RO][32] RX_TOE_VAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_CCR_OFF                    ,0x039d0194) /* [RO][32] RX_CCR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_FCR_EST                    ,0x039d0198) /* [RO][32] RX_FCR_EST */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_FPH_EST                    ,0x039d019c) /* [RO][32] RX_FPH_EST */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_TL_INT                     ,0x039d01a0) /* [RO][32] RX_TL_INT */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_CL_INT                     ,0x039d01a4) /* [RO][32] RX_CL_INT */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_ACQ_STATUS                    ,0x039d01b0) /* [RO][32] ACQ_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_MISC_STAT                  ,0x039d01bc) /* [RO][32] RX_MISC_STAT */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_RX_STATUS                     ,0x039d01c0) /* [RO][32] RX_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_PD_VALID                  ,0x039d0200) /* [RO][32] AGC PD_VALID timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_01              ,0x039d0210) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_02              ,0x039d0214) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_03              ,0x039d0218) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_04              ,0x039d021c) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_05              ,0x039d0220) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_06              ,0x039d0224) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_07              ,0x039d0228) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_08              ,0x039d022c) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_09              ,0x039d0230) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_10              ,0x039d0234) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_11              ,0x039d0238) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_12              ,0x039d023c) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_13              ,0x039d0240) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_14              ,0x039d0244) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_15              ,0x039d0248) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_UB_AGC_TIMESTAMP_16              ,0x039d024c) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_UB_RF_RCRCAL_STATUS              ,0x039e0064) /* [RO][32] RCRCAL Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_UB_RF_PLL_STATUS                 ,0x039e006c) /* [RO][32] PLL thdet */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_UB_RF_TMON_STATUS                ,0x039e0078) /* [RO][32] T Monitor Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_UB_ZIG_STATUS_SPARE1             ,0x039e0094) /* [RO][32] ZIG_STATUS_SPARE1 - used for ZIGReg_AUXPLL_thdet */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_UB_ZIG_STATUS_SPARE2             ,0x039e0098) /* [RO][32] ZIG_STATUS_SPARE2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_OffsetTx           ,0x039e014c) /* [RO][32] VCOCAL Tx Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_OffsetRx           ,0x039e0150) /* [RO][32] VCOCAL Rx Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_SlopeTx            ,0x039e0154) /* [RO][32] VCOCAL Tx Slope */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_SlopeRx            ,0x039e0158) /* [RO][32] VCOCAL Rx Slope */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_FreqCntA           ,0x039e015c) /* [RO][32] VCOCAL Frequency Counter A */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_FreqCntB           ,0x039e0160) /* [RO][32] VCOCAL Frequency Counter B */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_TargetCnt          ,0x039e0164) /* [RO][32] VCOCAL Target Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_VCOCNT             ,0x039e0168) /* [RO][32] VCOCAL VCO COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_UB_VCOCAL_CALCAP             ,0x039e016c) /* [RO][32] VCOCAL_CALCAP */
BCHP_REGISTER_READONLY_32BIT(BCHP_KVCO_UB_KVCO_RBVAL                  ,0x039e0220) /* [RO][32] KVCO_RBVAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_PA_UB_PA_PWR_STATUS                 ,0x039e0300) /* [RO][32] PowerCorrectDB and PowerCorrectLinear */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_CORE_ID                      ,0x039e0400) /* [RO][32] CORE_ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_OTP_CAL_DATA                 ,0x039e0408) /* [RO][32] OTP_CAL_DAT */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_PDA_STATUS                   ,0x039e0414) /* [RO][32] PDA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RXBUF_DATA                   ,0x039e0428) /* [RO][32] RX BUffer Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RXBUF_STAT                   ,0x039e0434) /* [RO][32] RX Buffer Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_START_TIMESTAMP           ,0x039e0458) /* [RO][32] RX Packet Start Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_END_TIMESTAMP             ,0x039e045c) /* [RO][32] RX Packet End Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_START_TIMESTAMP_CURRENT   ,0x039e0460) /* [RO][32] RX Packet Start Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_END_TIMESTAMP_CURRENT     ,0x039e0464) /* [RO][32] RX Packet End Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_BUF_SNR_0                 ,0x039e0468) /* [RO][32] RX Packet SNR 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_BUF_SNR_1                 ,0x039e046c) /* [RO][32] RX Packet SNR 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_BUF_ED                    ,0x039e0470) /* [RO][32] RX Packet Energy Detected */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_BUF_ED_CGT_OUTPUT_1       ,0x039e0474) /* [RO][32] Energy Detect Calibrated Gain Table Measured Values 1 for Received packet. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_RX_BUF_ED_CGT_OUTPUT_2       ,0x039e0478) /* [RO][32] Energy Detect Calibrated Gain Table Measured Values 2 for Received packet. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_TX_FRAME_FCS                 ,0x039e048c) /* [RO][32] TX FCS Field */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_TX_STATUS                    ,0x039e0490) /* [RO][32] TX Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_TX_START_TIMESTAMP           ,0x039e04a4) /* [RO][32] TX Start Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_TX_END_TIMESTAMP             ,0x039e04a8) /* [RO][32] TX End Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_CCM_OUT_0                    ,0x039e050c) /* [RO][32] CCM_OUT Bytes 3-0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_CCM_OUT_1                    ,0x039e0510) /* [RO][32] CCM_OUT Bytes 7-4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_CCM_OUT_2                    ,0x039e0514) /* [RO][32] CCM_OUT Bytes 11-8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_CCM_OUT_3                    ,0x039e0518) /* [RO][32] CCM_OUT Bytes 15-12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_PS_RAND_NO                   ,0x039e051c) /* [RO][32] Psuedo Random Number. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_ED_STATUS                    ,0x039e052c) /* [RO][32] Energy Detect Status Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_ED_OUTPUT                    ,0x039e0530) /* [RO][32] Energy Detect Measured Value. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_ED_CGT_OUTPUT_1              ,0x039e0534) /* [RO][32] Energy Detect Calibrated Gain Table Measured Values 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_ED_CGT_OUTPUT_2              ,0x039e0538) /* [RO][32] Energy Detect Calibrated Gain Table Measured Values 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_GCI_PIN_RO                   ,0x039e0540) /* [RO][32] GCI PIN_RO */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_PWR_STAT                     ,0x039e0548) /* [RO][32] PWR STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_UB_MAC_STATUS                   ,0x039e0558) /* [RO][32] MAC status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PWR_MGT_L2_UB_CPU_STATUS            ,0x039e0600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PWR_MGT_L2_UB_CPU_MASK_STATUS       ,0x039e060c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_L2_UB_CPU_STATUS               ,0x039e0700) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_L2_UB_CPU_MASK_STATUS          ,0x039e070c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IQCAL_CCA_CCM_L2_UB_CPU_STATUS      ,0x039e0800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IQCAL_CCA_CCM_L2_UB_CPU_MASK_STATUS ,0x039e080c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYMCNT6_L2_UB_CPU_STATUS            ,0x039e0900) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYMCNT6_L2_UB_CPU_MASK_STATUS       ,0x039e090c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TX_DONE_L2_UB_CPU_STATUS            ,0x039e0a00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TX_DONE_L2_UB_CPU_MASK_STATUS       ,0x039e0a0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_DONE_L2_UB_CPU_STATUS            ,0x039e0b00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_DONE_L2_UB_CPU_MASK_STATUS       ,0x039e0b0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_START_L2_UB_CPU_STATUS           ,0x039e0c00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_START_L2_UB_CPU_MASK_STATUS      ,0x039e0c0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYMCNT7_L2_UB_CPU_STATUS            ,0x039e0d00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYMCNT7_L2_UB_CPU_MASK_STATUS       ,0x039e0d0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_CoreCapabilities0          ,0x039e1000) /* [RO][32] CoreCapabilities0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_CoreCapabilities1          ,0x039e1004) /* [RO][32] CoreCapabilities1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_CoreCapabilities2          ,0x039e1008) /* [RO][32] CoreCapabilities2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_CoreStatus_c               ,0x039e1010) /* [RO][32] CoreStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCILevelInterruptStatusSummary ,0x039e1020) /* [RO][32] GCILevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIEventInterruptStatusSummary ,0x039e1024) /* [RO][32] GCIEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIWakeLevelInterruptStatusSummary ,0x039e1028) /* [RO][32] GCIWakeLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIWakeEventInterruptStatusSummary ,0x039e102c) /* [RO][32] GCIWakeEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIGPIOStatus              ,0x039e1048) /* [RO][32] GCIGPIOStatus */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIEventSummary            ,0x039e1050) /* [RO][32] GCIEventSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput0_c                ,0x039e1060) /* [RO][32] GCIInput0_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput1_c                ,0x039e1064) /* [RO][32] GCIInput1_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput2_c                ,0x039e1068) /* [RO][32] GCIInput2_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput3_c                ,0x039e106c) /* [RO][32] GCIInput3_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput4_c                ,0x039e1070) /* [RO][32] GCIInput4_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput5_c                ,0x039e1074) /* [RO][32] GCIInput5_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput6_c                ,0x039e1078) /* [RO][32] GCIInput6_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput7_c                ,0x039e107c) /* [RO][32] GCIInput7_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput8_c                ,0x039e1080) /* [RO][32] GCIInput8_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput9_c                ,0x039e1084) /* [RO][32] GCIInput9_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput10_c               ,0x039e1088) /* [RO][32] GCIInput10_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput11_c               ,0x039e108c) /* [RO][32] GCIInput11_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput12_c               ,0x039e1090) /* [RO][32] GCIInput12_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput13_c               ,0x039e1094) /* [RO][32] GCIInput13_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput14_c               ,0x039e1098) /* [RO][32] GCIInput14_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput15_c               ,0x039e109c) /* [RO][32] GCIInput15_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput16_c               ,0x039e10a0) /* [RO][32] GCIInput16_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput17_c               ,0x039e10a4) /* [RO][32] GCIInput17_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput18_c               ,0x039e10a8) /* [RO][32] GCIInput18_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput19_c               ,0x039e10ac) /* [RO][32] GCIInput19_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput20_c               ,0x039e10b0) /* [RO][32] GCIInput20_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput21_c               ,0x039e10b4) /* [RO][32] GCIInput21_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput22_c               ,0x039e10b8) /* [RO][32] GCIInput22_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput23_c               ,0x039e10bc) /* [RO][32] GCIInput23_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput24_c               ,0x039e10c0) /* [RO][32] GCIInput24_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput25_c               ,0x039e10c4) /* [RO][32] GCIInput25_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput26_c               ,0x039e10c8) /* [RO][32] GCIInput26_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput27_c               ,0x039e10cc) /* [RO][32] GCIInput27_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput28_c               ,0x039e10d0) /* [RO][32] GCIInput28_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput29_c               ,0x039e10d4) /* [RO][32] GCIInput29_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput30_c               ,0x039e10d8) /* [RO][32] GCIInput30_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInput31_c               ,0x039e10dc) /* [RO][32] GCIInput31_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInbandLevelInterruptStatusSummary ,0x039e1198) /* [RO][32] GCIInbandLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GCIInbandEventInterruptStatusSummary ,0x039e119c) /* [RO][32] GCIInbandEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_SECIAuxRX_c                ,0x039e11a4) /* [RO][32] SECIAuxRX_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_UB_GciChipStatus_c            ,0x039e1204) /* [RO][32] GciChipStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_CoreCapabilities0          ,0x039e1400) /* [RO][32] CoreCapabilities0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_CoreCapabilities1          ,0x039e1404) /* [RO][32] CoreCapabilities1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_CoreCapabilities2          ,0x039e1408) /* [RO][32] CoreCapabilities2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_CoreStatus_c               ,0x039e1410) /* [RO][32] CoreStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCILevelInterruptStatusSummary ,0x039e1420) /* [RO][32] GCILevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIEventInterruptStatusSummary ,0x039e1424) /* [RO][32] GCIEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIWakeLevelInterruptStatusSummary ,0x039e1428) /* [RO][32] GCIWakeLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIWakeEventInterruptStatusSummary ,0x039e142c) /* [RO][32] GCIWakeEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIEventSummary            ,0x039e1450) /* [RO][32] GCIEventSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput0_c                ,0x039e1460) /* [RO][32] GCIInput0_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput1_c                ,0x039e1464) /* [RO][32] GCIInput1_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput2_c                ,0x039e1468) /* [RO][32] GCIInput2_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput3_c                ,0x039e146c) /* [RO][32] GCIInput3_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput4_c                ,0x039e1470) /* [RO][32] GCIInput4_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput5_c                ,0x039e1474) /* [RO][32] GCIInput5_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput6_c                ,0x039e1478) /* [RO][32] GCIInput6_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput7_c                ,0x039e147c) /* [RO][32] GCIInput7_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput8_c                ,0x039e1480) /* [RO][32] GCIInput8_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput9_c                ,0x039e1484) /* [RO][32] GCIInput9_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput10_c               ,0x039e1488) /* [RO][32] GCIInput10_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput11_c               ,0x039e148c) /* [RO][32] GCIInput11_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput12_c               ,0x039e1490) /* [RO][32] GCIInput12_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput13_c               ,0x039e1494) /* [RO][32] GCIInput13_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput14_c               ,0x039e1498) /* [RO][32] GCIInput14_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput15_c               ,0x039e149c) /* [RO][32] GCIInput15_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput16_c               ,0x039e14a0) /* [RO][32] GCIInput16_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput17_c               ,0x039e14a4) /* [RO][32] GCIInput17_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput18_c               ,0x039e14a8) /* [RO][32] GCIInput18_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput19_c               ,0x039e14ac) /* [RO][32] GCIInput19_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput20_c               ,0x039e14b0) /* [RO][32] GCIInput20_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput21_c               ,0x039e14b4) /* [RO][32] GCIInput21_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput22_c               ,0x039e14b8) /* [RO][32] GCIInput22_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput23_c               ,0x039e14bc) /* [RO][32] GCIInput23_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput24_c               ,0x039e14c0) /* [RO][32] GCIInput24_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput25_c               ,0x039e14c4) /* [RO][32] GCIInput25_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput26_c               ,0x039e14c8) /* [RO][32] GCIInput26_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput27_c               ,0x039e14cc) /* [RO][32] GCIInput27_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput28_c               ,0x039e14d0) /* [RO][32] GCIInput28_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput29_c               ,0x039e14d4) /* [RO][32] GCIInput29_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput30_c               ,0x039e14d8) /* [RO][32] GCIInput30_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInput31_c               ,0x039e14dc) /* [RO][32] GCIInput31_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInbandLevelInterruptStatusSummary ,0x039e1598) /* [RO][32] GCIInbandLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GCIInbandEventInterruptStatusSummary ,0x039e159c) /* [RO][32] GCIInbandEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_SECIAuxRX_c                ,0x039e15a4) /* [RO][32] SECIAuxRX_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_UB_GciChipStatus_c            ,0x039e1604) /* [RO][32] GciChipStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_CoreCapabilities0          ,0x039e1800) /* [RO][32] CoreCapabilities0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_CoreCapabilities1          ,0x039e1804) /* [RO][32] CoreCapabilities1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_CoreCapabilities2          ,0x039e1808) /* [RO][32] CoreCapabilities2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_CoreStatus_c               ,0x039e1810) /* [RO][32] CoreStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCILevelInterruptStatusSummary ,0x039e1820) /* [RO][32] GCILevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIEventInterruptStatusSummary ,0x039e1824) /* [RO][32] GCIEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIWakeLevelInterruptStatusSummary ,0x039e1828) /* [RO][32] GCIWakeLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIWakeEventInterruptStatusSummary ,0x039e182c) /* [RO][32] GCIWakeEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIEventSummary            ,0x039e1850) /* [RO][32] GCIEventSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput0_c                ,0x039e1860) /* [RO][32] GCIInput0_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput1_c                ,0x039e1864) /* [RO][32] GCIInput1_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput2_c                ,0x039e1868) /* [RO][32] GCIInput2_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput3_c                ,0x039e186c) /* [RO][32] GCIInput3_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput4_c                ,0x039e1870) /* [RO][32] GCIInput4_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput5_c                ,0x039e1874) /* [RO][32] GCIInput5_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput6_c                ,0x039e1878) /* [RO][32] GCIInput6_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput7_c                ,0x039e187c) /* [RO][32] GCIInput7_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput8_c                ,0x039e1880) /* [RO][32] GCIInput8_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput9_c                ,0x039e1884) /* [RO][32] GCIInput9_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput10_c               ,0x039e1888) /* [RO][32] GCIInput10_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput11_c               ,0x039e188c) /* [RO][32] GCIInput11_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput12_c               ,0x039e1890) /* [RO][32] GCIInput12_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput13_c               ,0x039e1894) /* [RO][32] GCIInput13_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput14_c               ,0x039e1898) /* [RO][32] GCIInput14_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput15_c               ,0x039e189c) /* [RO][32] GCIInput15_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput16_c               ,0x039e18a0) /* [RO][32] GCIInput16_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput17_c               ,0x039e18a4) /* [RO][32] GCIInput17_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput18_c               ,0x039e18a8) /* [RO][32] GCIInput18_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput19_c               ,0x039e18ac) /* [RO][32] GCIInput19_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput20_c               ,0x039e18b0) /* [RO][32] GCIInput20_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput21_c               ,0x039e18b4) /* [RO][32] GCIInput21_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput22_c               ,0x039e18b8) /* [RO][32] GCIInput22_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput23_c               ,0x039e18bc) /* [RO][32] GCIInput23_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput24_c               ,0x039e18c0) /* [RO][32] GCIInput24_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput25_c               ,0x039e18c4) /* [RO][32] GCIInput25_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput26_c               ,0x039e18c8) /* [RO][32] GCIInput26_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput27_c               ,0x039e18cc) /* [RO][32] GCIInput27_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput28_c               ,0x039e18d0) /* [RO][32] GCIInput28_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput29_c               ,0x039e18d4) /* [RO][32] GCIInput29_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput30_c               ,0x039e18d8) /* [RO][32] GCIInput30_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInput31_c               ,0x039e18dc) /* [RO][32] GCIInput31_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInbandLevelInterruptStatusSummary ,0x039e1998) /* [RO][32] GCIInbandLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GCIInbandEventInterruptStatusSummary ,0x039e199c) /* [RO][32] GCIInbandEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_SECIAuxRX_c                ,0x039e19a4) /* [RO][32] SECIAuxRX_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_UB_GciChipStatus_c            ,0x039e1a04) /* [RO][32] GciChipStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL1_STAT1            ,0x03a00050) /* [RO][32] POOL1 Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL1_STAT2            ,0x03a00054) /* [RO][32] POOL1 Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL1_STAT3            ,0x03a00058) /* [RO][32] POOL1 Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL1_STAT4            ,0x03a0005c) /* [RO][32] POOL1 Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL1_STAT5            ,0x03a00060) /* [RO][32] POOL1 Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL1_STAT6            ,0x03a00064) /* [RO][32] POOL1 Status Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL1_STAT7            ,0x03a00068) /* [RO][32] POOL1 Status Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL1_STAT8            ,0x03a0006c) /* [RO][32] POOL1 Status Register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL2_STAT1            ,0x03a00070) /* [RO][32] POOL2 Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL2_STAT2            ,0x03a00074) /* [RO][32] POOL2 Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL2_STAT3            ,0x03a00078) /* [RO][32] POOL2 Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL2_STAT4            ,0x03a0007c) /* [RO][32] POOL2 Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL2_STAT5            ,0x03a00080) /* [RO][32] POOL2 Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL2_STAT6            ,0x03a00084) /* [RO][32] POOL2 Status Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL2_STAT7            ,0x03a00088) /* [RO][32] POOL2 Status Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_POOL2_STAT8            ,0x03a0008c) /* [RO][32] POOL2 Status Register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_EXPIRED_TOKEN_COUNT_POOL1 ,0x03a00140) /* [RO][32] Expired Token Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_RECOVERED_TOKEN_COUNT_POOL1 ,0x03a00144) /* [RO][32] Recovered Token Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_EXPIRED_TOKEN_COUNT_POOL2 ,0x03a00148) /* [RO][32] Expired Token Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CTRL_FPM_RECOVERED_TOKEN_COUNT_POOL2 ,0x03a0014c) /* [RO][32] Recovered Token Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_RAM_INIT   ,0x03a3000c) /* [RO][32] INIT_OF_BPM_CORE_RAMS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_FREE_PTR_INT ,0x03a30010) /* [RO][32] FREE_POINTER_INTERRUPT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_MCNT_PTR_INT ,0x03a30018) /* [RO][32] MCNT_POINTER_INTERRUPT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_READ_RAM_DATA0 ,0x03a3001c) /* [RO][32] READ_RAM_DATA0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_READ_RAM_DATA1 ,0x03a30020) /* [RO][32] READ_RAM_DATA1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_READ_RAM_DATA2 ,0x03a30024) /* [RO][32] READ_RAM_DATA2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG0_BAC ,0x03a30058) /* [RO][32] BPM_UG0_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG1_BAC ,0x03a3005c) /* [RO][32] BPM_UG1_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG2_BAC ,0x03a30060) /* [RO][32] BPM_UG2_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG3_BAC ,0x03a30064) /* [RO][32] BPM_UG3_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG4_BAC ,0x03a30068) /* [RO][32] BPM_UG4_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG5_BAC ,0x03a3006c) /* [RO][32] BPM_UG5_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG6_BAC ,0x03a30070) /* [RO][32] BPM_UG6_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG7_BAC ,0x03a30074) /* [RO][32] BPM_UG7_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_GL_BAC ,0x03a30078) /* [RO][32] BPM_GL_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_UG_STATUS ,0x03a30098) /* [RO][32] USER_GROUP_STATUS_REGISTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_FPM_MODULE_REGS_BPM_ISR    ,0x03a3009c) /* [RO][32] BPM_ISR_REGISTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GenInt_PER_RevID                    ,0x03c00000) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_TIMER_PER_TIMERCNT0          ,0x03c00410) /* [RO][32] Timer Count 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_TIMER_PER_TIMERCNT1          ,0x03c00414) /* [RO][32] Timer Count 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_TIMER_PER_TIMERCNT2          ,0x03c00418) /* [RO][32] Timer Count 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_TIMER_PER_TIMERCNT3          ,0x03c0041c) /* [RO][32] Timer Count 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_TIMER_PER_ResetStatus        ,0x03c00438) /* [RO][32] Reset Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GPIO_PER_diagReadBack               ,0x03c00570) /* [RO][32] Diagnostic Readback Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GPIO_PER_diagReadBackHi             ,0x03c00574) /* [RO][32] Diagnostic High Readback Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BROM_GEN_PER_BROM_CRC_REV_ID_LOW    ,0x03c00604) /* [RO][32] bootrom crc revision-id configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BROM_GEN_PER_BROM_CRC_REV_ID_HIGH   ,0x03c00608) /* [RO][32] bootrom crc revision-id configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE1_PER_DATA_OUT0        ,0x03c00730) /* [RO][32] I2C Read Data Byte 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE1_PER_DATA_OUT1        ,0x03c00734) /* [RO][32] I2C Read Data Byte 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE1_PER_DATA_OUT2        ,0x03c00738) /* [RO][32] I2C Read Data Byte 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE1_PER_DATA_OUT3        ,0x03c0073c) /* [RO][32] I2C Read Data Byte 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE1_PER_DATA_OUT4        ,0x03c00740) /* [RO][32] I2C Read Data Byte 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE1_PER_DATA_OUT5        ,0x03c00744) /* [RO][32] I2C Read Data Byte 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE1_PER_DATA_OUT6        ,0x03c00748) /* [RO][32] I2C Read Data Byte 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE1_PER_DATA_OUT7        ,0x03c0074c) /* [RO][32] I2C Read Data Byte 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE2_PER_DATA_OUT0        ,0x03c007b0) /* [RO][32] I2C Read Data Byte 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE2_PER_DATA_OUT1        ,0x03c007b4) /* [RO][32] I2C Read Data Byte 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE2_PER_DATA_OUT2        ,0x03c007b8) /* [RO][32] I2C Read Data Byte 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE2_PER_DATA_OUT3        ,0x03c007bc) /* [RO][32] I2C Read Data Byte 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE2_PER_DATA_OUT4        ,0x03c007c0) /* [RO][32] I2C Read Data Byte 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE2_PER_DATA_OUT5        ,0x03c007c4) /* [RO][32] I2C Read Data Byte 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE2_PER_DATA_OUT6        ,0x03c007c8) /* [RO][32] I2C Read Data Byte 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_I2C_DUAL_CORE2_PER_DATA_OUT7        ,0x03c007cc) /* [RO][32] I2C Read Data Byte 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LED_PER_LED_READBACK                ,0x03c009e8) /* [RO][32] LED Controller Read Back Register_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LED_PER_LED_READBACK_1              ,0x03c009ec) /* [RO][32] LED Controller Read Back Register_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_MEM_TOP_PER_Diag_Capt_Last_WrAddr0 ,0x03c00ae4) /* [RO][32] Diag Capture last write address0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_MEM_TOP_PER_Diag_Capt_Last_WrAddr1 ,0x03c00ae8) /* [RO][32] Diag Capture last write address1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_MEM_TOP_PER_Diag_Capt_Last_WrAddr2 ,0x03c00aec) /* [RO][32] Diag Capture last write address2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_MEM_TOP_PER_Diag_Capt_Last_WrAddr3 ,0x03c00af0) /* [RO][32] Diag Capture last write address3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_MEM_TOP_PER_DIAGREADBACK       ,0x03c00af4) /* [RO][32] Diagnostic Readback Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_MEM_TOP_PER_DIAGREADBACKHI     ,0x03c00af8) /* [RO][32] Diagnostic High Readback Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_MEM_TOP_PER_diag_counter_rdback0 ,0x03c00afc) /* [RO][32] Diag Diag Counter Readback Register0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DIAG_MEM_TOP_PER_diag_counter_rdback1 ,0x03c00b00) /* [RO][32] Diag Diag Counter Readback Register1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GLOBALCNTRL_PER_INTERRUPT_MASKED_STATUS ,0x03c0100c) /* [RO][32] Interrupt Masked Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PINGPONG_0_PER_STATUS               ,0x03c01084) /* [RO][32] Ping-pong Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PINGPONG_1_PER_STATUS               ,0x03c010c4) /* [RO][32] Ping-pong Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_MISC_PER_QAM_PLL_STATUS      ,0x03c02630) /* [RO][32] Reference PLL Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_MISC_PER_DIEREVID            ,0x03c02634) /* [RO][32] Die Revision Id Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_MISC_PER_sotp_out_0          ,0x03c02690) /* [RO][32] sotp outputs register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_MISC_PER_sotp_out_1          ,0x03c02694) /* [RO][32] sotp_regs_iproc_rom_block_end_value  register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_MISC_PER_sotp_out_2          ,0x03c02698) /* [RO][32] sotp_regs_iproc_rom_block_start_value  register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_MISC_PER_PM0_PM1_RESCAL_status ,0x03c026ac) /* [RO][32] PM0/PM1 RESCAL status register (used in 68620) */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_MISC_PER_PM2_PM3_RESCAL_status ,0x03c026b0) /* [RO][32] PM2/PM3 RESCAL status register (used in 68620) */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_MISC_PER_SGB_RESCAL_status   ,0x03c026b4) /* [RO][32] SGB RESCAL status register (used in 68620) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DTP_CFGCTL_PER_ID                   ,0x03c03100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DTP_CFGCTL_PER_CAPABILITY           ,0x03c03104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DTP_CFGCTL_PER_STATUS               ,0x03c0310c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DFAP_CFGCTL_PER_ID                  ,0x03c07100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DFAP_CFGCTL_PER_CAPABILITY          ,0x03c07104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DFAP_CFGCTL_PER_STATUS              ,0x03c0710c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_D3DSMAC32_CFGCTL_PER_ID             ,0x03c0b100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_D3DSMAC32_CFGCTL_PER_CAPABILITY     ,0x03c0b104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_D3DSMAC32_CFGCTL_PER_STATUS         ,0x03c0b10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSMACOFDA_CFGCTL_PER_ID             ,0x03c0f100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSMACOFDA_CFGCTL_PER_CAPABILITY     ,0x03c0f104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSMACOFDA_CFGCTL_PER_STATUS         ,0x03c0f10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSMACSFDB_CFGCTL_PER_ID             ,0x03c13100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSMACSFDB_CFGCTL_PER_CAPABILITY     ,0x03c13104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DSMACSFDB_CFGCTL_PER_STATUS         ,0x03c1310c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTP_CFGCTL_PER_ID                   ,0x03c17100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTP_CFGCTL_PER_CAPABILITY           ,0x03c17104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UTP_CFGCTL_PER_STATUS               ,0x03c1710c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_CFGCTL_PER_ID                ,0x03c1b100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_CFGCTL_PER_CAPABILITY        ,0x03c1b104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PERIPH_CFGCTL_PER_STATUS            ,0x03c1b10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CFGCTL_PER_ID                   ,0x03c1f100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CFGCTL_PER_CAPABILITY           ,0x03c1f104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_FPM_CFGCTL_PER_STATUS               ,0x03c1f10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPUC_CFGCTL_PER_ID                  ,0x03c23100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPUC_CFGCTL_PER_CAPABILITY          ,0x03c23104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPUC_CFGCTL_PER_STATUS              ,0x03c2310c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_CFGCTL_PER_ID                   ,0x03c2b100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_CFGCTL_PER_CAPABILITY           ,0x03c2b104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_APM_CFGCTL_PER_STATUS               ,0x03c2b10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CFGCTL_PER_ID                ,0x03c2f100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CFGCTL_PER_CAPABILITY        ,0x03c2f104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CFGCTL_PER_STATUS            ,0x03c2f10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USMAC_CFGCTL_PER_ID                 ,0x03c33100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USMAC_CFGCTL_PER_CAPABILITY         ,0x03c33104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USMAC_CFGCTL_PER_STATUS             ,0x03c3310c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC8X_CFGCTL_PER_ID                  ,0x03c37100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC8X_CFGCTL_PER_CAPABILITY          ,0x03c37104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TC8X_CFGCTL_PER_STATUS              ,0x03c3710c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_CFGCTL_PER_ID                ,0x03c3b100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_CFGCTL_PER_CAPABILITY        ,0x03c3b104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TCOFDM_CFGCTL_PER_STATUS            ,0x03c3b10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MIPS_CFGCTL_PER_ID                  ,0x03c43100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MIPS_CFGCTL_PER_CAPABILITY          ,0x03c43104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MIPS_CFGCTL_PER_STATUS              ,0x03c4310c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USTOP_CFGCTL_PER_ID                 ,0x03c47100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USTOP_CFGCTL_PER_CAPABILITY         ,0x03c47104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USTOP_CFGCTL_PER_STATUS             ,0x03c4710c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CFGCTL_PER_ID                  ,0x03c4b100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CFGCTL_PER_CAPABILITY          ,0x03c4b104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LEAP_CFGCTL_PER_STATUS              ,0x03c4b10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EMC_CFGCTL_PER_ID                   ,0x03c4f100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EMC_CFGCTL_PER_CAPABILITY           ,0x03c4f104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EMC_CFGCTL_PER_STATUS               ,0x03c4f10c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_MODULE_ID        ,0x03e00000) /* [RO][32] Module ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_INT_STATE        ,0x03e00018) /* [RO][32] Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_MACTIVE_ACK      ,0x03e0001c) /* [RO][32] MActiveAck Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DIAG_READBACK    ,0x03e0002c) /* [RO][32] Diag Readback Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_REQ_REQUEST_PEND ,0x03e00038) /* [RO][32] Request Bus Request Pending */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_REP_REQUEST_PEND ,0x03e0003c) /* [RO][32] Reply Bus Request Pending */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_0     ,0x03e00040) /* [RO][32] Destination Space Port 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_1     ,0x03e00044) /* [RO][32] Destination Space Port 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_2     ,0x03e00048) /* [RO][32] Destination Space Port 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_3     ,0x03e0004c) /* [RO][32] Destination Space Port 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_4     ,0x03e00050) /* [RO][32] Destination Space Port 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_5     ,0x03e00054) /* [RO][32] Destination Space Port 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_6     ,0x03e00058) /* [RO][32] Destination Space Port 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_7     ,0x03e0005c) /* [RO][32] Destination Space Port 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_8     ,0x03e00060) /* [RO][32] Destination Space Port 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_9     ,0x03e00064) /* [RO][32] Destination Space Port 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_10    ,0x03e00068) /* [RO][32] Destination Space Port 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_11    ,0x03e0006c) /* [RO][32] Destination Space Port 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_12    ,0x03e00070) /* [RO][32] Destination Space Port 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_13    ,0x03e00074) /* [RO][32] Destination Space Port 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_14    ,0x03e00078) /* [RO][32] Destination Space Port 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_15    ,0x03e0007c) /* [RO][32] Destination Space Port 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_16    ,0x03e00080) /* [RO][32] Destination Space Port 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_17    ,0x03e00084) /* [RO][32] Destination Space Port 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_18    ,0x03e00088) /* [RO][32] Destination Space Port 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_19    ,0x03e0008c) /* [RO][32] Destination Space Port 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_20    ,0x03e00090) /* [RO][32] Destination Space Port 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_21    ,0x03e00094) /* [RO][32] Destination Space Port 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_22    ,0x03e00098) /* [RO][32] Destination Space Port 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_23    ,0x03e0009c) /* [RO][32] Destination Space Port 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_24    ,0x03e000a0) /* [RO][32] Destination Space Port 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_25    ,0x03e000a4) /* [RO][32] Destination Space Port 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_26    ,0x03e000a8) /* [RO][32] Destination Space Port 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_27    ,0x03e000ac) /* [RO][32] Destination Space Port 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_28    ,0x03e000b0) /* [RO][32] Destination Space Port 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_29    ,0x03e000b4) /* [RO][32] Destination Space Port 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_30    ,0x03e000b8) /* [RO][32] Destination Space Port 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_PERIPH_DEST_SPACE_31    ,0x03e000bc) /* [RO][32] Destination Space Port 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA0_PERIPH_CAPTURE_ID             ,0x03e00400) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA0_PERIPH_CAPTURE_STATUS         ,0x03e0040c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA0_PERIPH_INT_STATE              ,0x03e00418) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA0_PERIPH_CAPTURE_ID             ,0x03e00500) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA0_PERIPH_CAPTURE_STATUS         ,0x03e0050c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA0_PERIPH_INT_STATE              ,0x03e00518) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA1_PERIPH_CAPTURE_ID             ,0x03e00600) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA1_PERIPH_CAPTURE_STATUS         ,0x03e0060c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA1_PERIPH_INT_STATE              ,0x03e00618) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA1_PERIPH_CAPTURE_ID             ,0x03e00700) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA1_PERIPH_CAPTURE_STATUS         ,0x03e0070c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA1_PERIPH_INT_STATE              ,0x03e00718) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB0_PERIPH_CAPTURE_ID             ,0x03e00800) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB0_PERIPH_CAPTURE_STATUS         ,0x03e0080c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB0_PERIPH_INT_STATE              ,0x03e00818) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB0_PERIPH_CAPTURE_ID             ,0x03e00900) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB0_PERIPH_CAPTURE_STATUS         ,0x03e0090c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB0_PERIPH_INT_STATE              ,0x03e00918) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB1_PERIPH_CAPTURE_ID             ,0x03e00a00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB1_PERIPH_CAPTURE_STATUS         ,0x03e00a0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB1_PERIPH_INT_STATE              ,0x03e00a18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB1_PERIPH_CAPTURE_ID             ,0x03e00b00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB1_PERIPH_CAPTURE_STATUS         ,0x03e00b0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB1_PERIPH_INT_STATE              ,0x03e00b18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC0_PERIPH_CAPTURE_ID             ,0x03e00c00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC0_PERIPH_CAPTURE_STATUS         ,0x03e00c0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC0_PERIPH_INT_STATE              ,0x03e00c18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC0_PERIPH_CAPTURE_ID             ,0x03e00d00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC0_PERIPH_CAPTURE_STATUS         ,0x03e00d0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC0_PERIPH_INT_STATE              ,0x03e00d18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC1_PERIPH_CAPTURE_ID             ,0x03e00e00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC1_PERIPH_CAPTURE_STATUS         ,0x03e00e0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC1_PERIPH_INT_STATE              ,0x03e00e18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC1_PERIPH_CAPTURE_ID             ,0x03e00f00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC1_PERIPH_CAPTURE_STATUS         ,0x03e00f0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC1_PERIPH_INT_STATE              ,0x03e00f18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WATCH_DOG_RPT1          ,0x04e001e8) /* [RO][32] Watch Dog Report 1 Register(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WATCH_DOG_RPT2          ,0x04e001f0) /* [RO][32] Watch Dog Report 2 Register(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WATCH_DOG_RPT3          ,0x04e001f8) /* [RO][32] Watch Dog Report 3 Register(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TCAM_CHKSUM_STS         ,0x04e003a8) /* [RO][32] TCAM Checksum Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_LNKSTS                  ,0x04e00400) /* [RO][32] Link Status Summary Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_LNKSTSCHG               ,0x04e00408) /* [RO][32] Link Status Change Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_SPDSTS                  ,0x04e00410) /* [RO][32] Port Speed Summary Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_DUPSTS                  ,0x04e00420) /* [RO][32] Duplex status Summary Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PAUSESTS                ,0x04e00428) /* [RO][32] Pause Status Summary Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_SRCADRCHG               ,0x04e00438) /* [RO][32] Source Address Change Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BIST_STS1               ,0x04e00530) /* [RO][32] BIST Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PBPTRFIFO_1             ,0x04e00558) /* [RO][32] PBPTRFIFO Status Register 1(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_STRAP_PIN_STATUS        ,0x04e005c0) /* [RO][32] Strap Pin Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_DIRECT_INPUT_CTRL_VALUE ,0x04e00600) /* [RO][32] Direct Input Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RESET_STATUS            ,0x04e00640) /* [RO][32] Reset Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_ENG_DET_STS             ,0x04e00648) /* [RO][32] PHY Energy Detect Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_ENG_DET_STS_CHG         ,0x04e0064c) /* [RO][32] PHY Energy Detect Status Change Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_IMP0_PRT_ID             ,0x04e00804) /* [RO][32] IMP/IMP0 Port ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_IMP1_PRT_ID             ,0x04e00808) /* [RO][32] IMP1 Port ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_MODEL_ID                ,0x04e008c0) /* [RO][32] Model ID Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_CHIP_REVID              ,0x04e00900) /* [RO][32] Chip Version ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SLEEP_STS          ,0x04e00c60) /* [RO][32] Port Sleep Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_ARLA_SRCH_ADR           ,0x04e01544) /* [RO][32] ARL Search Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_ARLA_SRCH_RSLT_0        ,0x04e015a0) /* [RO][32] ARL Search Result 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_ARLA_SRCH_RSLT_1        ,0x04e015e0) /* [RO][32] ARL Search Result 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_MEM_BTM_DATA1           ,0x04e02160) /* [RO][32] Buffer Tag Memory Register 1Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT0_DEBUG             ,0x04e02400) /* [RO][32] PORT0 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT1_DEBUG             ,0x04e02440) /* [RO][32] PORT1 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT2_DEBUG             ,0x04e02480) /* [RO][32] PORT2 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT3_DEBUG             ,0x04e024c0) /* [RO][32] PORT3 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT4_DEBUG             ,0x04e02500) /* [RO][32] PORT4 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT5_DEBUG             ,0x04e02540) /* [RO][32] PORT5 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT6_DEBUG             ,0x04e02580) /* [RO][32] PORT6 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT7_DEBUG             ,0x04e025c0) /* [RO][32] PORT7 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT8_DEBUG             ,0x04e02600) /* [RO][32] PORT8 DEBUGNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q0            ,0x04e028c0) /* [RO][32] Monitored TXQ 0 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q1            ,0x04e028c8) /* [RO][32] Monitored TXQ 1 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q2            ,0x04e028d0) /* [RO][32] Monitored TXQ 2 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q3            ,0x04e028d8) /* [RO][32] Monitored TXQ 3 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q4            ,0x04e028e0) /* [RO][32] Monitored TXQ 4 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q5            ,0x04e028e8) /* [RO][32] Monitored TXQ 5 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q6            ,0x04e028f0) /* [RO][32] Monitored TXQ 6 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_MON_TX_Q7            ,0x04e028f8) /* [RO][32] Monitored TXQ 7 Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q0           ,0x04e02900) /* [RO][32] Peak TXQ 0 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q1           ,0x04e02908) /* [RO][32] Peak TXQ 1 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q2           ,0x04e02910) /* [RO][32] Peak TXQ 2 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q3           ,0x04e02918) /* [RO][32] Peak TXQ 3 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q4           ,0x04e02920) /* [RO][32] Peak TXQ 4 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q5           ,0x04e02928) /* [RO][32] Peak TXQ 5 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q6           ,0x04e02930) /* [RO][32] Peak TXQ 6 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TX_Q7           ,0x04e02938) /* [RO][32] Peak TXQ 7 Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_TOTAL_USED      ,0x04e02940) /* [RO][32] Peak Total Used Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_USED           ,0x04e02948) /* [RO][32] Total Used Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PEAK_RX_CNT          ,0x04e02950) /* [RO][32] Peak RX Counter Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_LINK_PORTMAP         ,0x04e02958) /* [RO][32] PHY Link Information Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_GIGA_PORTMAP         ,0x04e02960) /* [RO][32] Giga Speed Information Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P0      ,0x04e02980) /* [RO][32] Port 0 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P1      ,0x04e02988) /* [RO][32] Port 1 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P2      ,0x04e02990) /* [RO][32] Port 2 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P3      ,0x04e02998) /* [RO][32] Port 3 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P4      ,0x04e029a0) /* [RO][32] Port 4 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P5      ,0x04e029a8) /* [RO][32] Port 5 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P7      ,0x04e029b8) /* [RO][32] Port 7 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_CONG_PORTMAP_P8      ,0x04e029c0) /* [RO][32] Port 8 Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_PAUSE_HIS            ,0x04e029e0) /* [RO][32] Pause History Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TX_QUANTUM_PAUSE_HIS ,0x04e029e8) /* [RO][32] TX Quantum Pause History Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_RX_PAUSE_HIS         ,0x04e029f0) /* [RO][32] RX Based Pause History Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_RXBUF_ERR_HIS        ,0x04e029f8) /* [RO][32] RX Buffer Error History Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P0  ,0x04e02a00) /* [RO][32] Port 0 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P1  ,0x04e02a08) /* [RO][32] Port 1 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P2  ,0x04e02a10) /* [RO][32] Port 2 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P3  ,0x04e02a18) /* [RO][32] Port 3 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P4  ,0x04e02a20) /* [RO][32] Port 4 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P5  ,0x04e02a28) /* [RO][32] Port 5 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P7  ,0x04e02a38) /* [RO][32] Port 7 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TXQ_CONG_PORTMAP_P8  ,0x04e02a40) /* [RO][32] Port 8 TXQ Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P0 ,0x04e02a68) /* [RO][32] Port 0 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P1 ,0x04e02a70) /* [RO][32] Port 1 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P2 ,0x04e02a78) /* [RO][32] Port 2 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P3 ,0x04e02a80) /* [RO][32] Port 3 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P4 ,0x04e02a88) /* [RO][32] Port 4 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P5 ,0x04e02a90) /* [RO][32] Port 5 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P7 ,0x04e02aa0) /* [RO][32] Port 7 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FC_TOTAL_CONG_PORTMAP_P8 ,0x04e02aa8) /* [RO][32] Port 8 Total Congested PortMap Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P0_DEBUG_MUX            ,0x04e03000) /* [RO][32] P0 DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P1_DEBUG_MUX            ,0x04e03010) /* [RO][32] P1 DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P2_DEBUG_MUX            ,0x04e03020) /* [RO][32] P2 DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P3_DEBUG_MUX            ,0x04e03030) /* [RO][32] P3 DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P4_DEBUG_MUX            ,0x04e03040) /* [RO][32] P4 DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P5_DEBUG_MUX            ,0x04e03050) /* [RO][32] P5 DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P6_DEBUG_MUX            ,0x04e03060) /* [RO][32] P6 DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_DEBUG_MUX_P7            ,0x04e03070) /* [RO][32] P7 DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_DEBUG_MUX_IMP           ,0x04e03080) /* [RO][32] IMP DEBUG MUXNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_CFP_DEBUG_BUS_0         ,0x04e03090) /* [RO][32] CFP DEBUG BUS 0Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_CFP_DEBUG_BUS_1         ,0x04e030a0) /* [RO][32] CFP DEBUG BUS 1Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WRED_DEBUG_0            ,0x04e030b0) /* [RO][32] WRED DEBUG 0Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WRED_DEBUG_1            ,0x04e030c0) /* [RO][32] WRED DEBUG 1Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TOP_MISC_DEBUG_0        ,0x04e030d0) /* [RO][32] TOP MISC DEBUG 0Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TOP_MISC_DEBUG_1        ,0x04e030e0) /* [RO][32] TOP MISC DEBUG 1Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_DIAGREG_BUFCON          ,0x04e030f0) /* [RO][32] DIAGREG BUFCONNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TESTBUS_P1588           ,0x04e03100) /* [RO][32] TESTBUS P1588Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_FLOWCON_DEBUG_BUS       ,0x04e03110) /* [RO][32] FLOWCON DEBUG BUSNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P0   ,0x04e10540) /* [RO][32] Port 0 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P1   ,0x04e10550) /* [RO][32] Port 1 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P2   ,0x04e10560) /* [RO][32] Port 2 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P3   ,0x04e10570) /* [RO][32] Port 3 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P4   ,0x04e10580) /* [RO][32] Port 4 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P5   ,0x04e10590) /* [RO][32] Port 5 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_P7   ,0x04e105b0) /* [RO][32] P7 Suppressed Packet DropCounter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BC_SUP_PKTDROP_CNT_IMP  ,0x04e105c0) /* [RO][32] Port 8 Suppressed Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P0         ,0x04e11980) /* [RO][32] Port 0 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P1         ,0x04e11988) /* [RO][32] Port 1 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P2         ,0x04e11990) /* [RO][32] Port 2 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P3         ,0x04e11998) /* [RO][32] Port 3 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P4         ,0x04e119a0) /* [RO][32] Port 4 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P5         ,0x04e119a8) /* [RO][32] Port 5 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_WDRR_PENALTY_P7         ,0x04e119c0) /* [RO][32] Port 7 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_P8_WDRR_PENALTY         ,0x04e119c8) /* [RO][32] Port 8 WDRR Weight-Scaling Penalty Register (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P0      ,0x04e11d80) /* [RO][32] Port 0 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P1      ,0x04e11d90) /* [RO][32] Port 1 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P2      ,0x04e11da0) /* [RO][32] Port 2 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P3      ,0x04e11db0) /* [RO][32] Port 3 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P4      ,0x04e11dc0) /* [RO][32] Port 4 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P5      ,0x04e11dd0) /* [RO][32] Port 5 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_P7      ,0x04e11df0) /* [RO][32] Port 7 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PORT_SHAPER_STS_IMP     ,0x04e11e00) /* [RO][32] Port 8 PORT Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P0    ,0x04e12180) /* [RO][32] Port 0 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P1    ,0x04e12190) /* [RO][32] Port 1 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P2    ,0x04e121a0) /* [RO][32] Port 2 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P3    ,0x04e121b0) /* [RO][32] Port 3 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P4    ,0x04e121c0) /* [RO][32] Port 4 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P5    ,0x04e121d0) /* [RO][32] Port 5 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_P7    ,0x04e121f0) /* [RO][32] Port 7 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE0_SHAPER_STS_IMP   ,0x04e12200) /* [RO][32] Port 8 Queue 0 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P0    ,0x04e12580) /* [RO][32] Port 0 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P1    ,0x04e12590) /* [RO][32] Port 1 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P2    ,0x04e125a0) /* [RO][32] Port 2 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P3    ,0x04e125b0) /* [RO][32] Port 3 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P4    ,0x04e125c0) /* [RO][32] Port 4 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P5    ,0x04e125d0) /* [RO][32] Port 5 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_P7    ,0x04e125f0) /* [RO][32] Port 7 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE1_SHAPER_STS_IMP   ,0x04e12600) /* [RO][32] Port 8 Queue 1 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P0    ,0x04e12980) /* [RO][32] Port 0 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P1    ,0x04e12990) /* [RO][32] Port 1 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P2    ,0x04e129a0) /* [RO][32] Port 2 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P3    ,0x04e129b0) /* [RO][32] Port 3 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P4    ,0x04e129c0) /* [RO][32] Port 4 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P5    ,0x04e129d0) /* [RO][32] Port 5 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_P7    ,0x04e129f0) /* [RO][32] Port 7 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE2_SHAPER_STS_IMP   ,0x04e12a00) /* [RO][32] Port 8 Queue 2 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P0    ,0x04e12d80) /* [RO][32] Port 0 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P1    ,0x04e12d90) /* [RO][32] Port 1 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P2    ,0x04e12da0) /* [RO][32] Port 2 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P3    ,0x04e12db0) /* [RO][32] Port 3 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P4    ,0x04e12dc0) /* [RO][32] Port 4 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P5    ,0x04e12dd0) /* [RO][32] Port 5 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_P7    ,0x04e12df0) /* [RO][32] Port 7 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE3_SHAPER_STS_IMP   ,0x04e12e00) /* [RO][32] Port 8 Queue 3 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P0    ,0x04e13180) /* [RO][32] Port 0 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P1    ,0x04e13190) /* [RO][32] Port 1 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P2    ,0x04e131a0) /* [RO][32] Port 2 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P3    ,0x04e131b0) /* [RO][32] Port 3 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P4    ,0x04e131c0) /* [RO][32] Port 4 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P5    ,0x04e131d0) /* [RO][32] Port 5 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_P7    ,0x04e131f0) /* [RO][32] Port 7 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE4_SHAPER_STS_IMP   ,0x04e13200) /* [RO][32] Port 8 Queue 4 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P0    ,0x04e13580) /* [RO][32] Port 0 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P1    ,0x04e13590) /* [RO][32] Port 1 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P2    ,0x04e135a0) /* [RO][32] Port 2 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P3    ,0x04e135b0) /* [RO][32] Port 3 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P4    ,0x04e135c0) /* [RO][32] Port 4 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P5    ,0x04e135d0) /* [RO][32] Port 5 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_P7    ,0x04e135f0) /* [RO][32] Port 7 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE5_SHAPER_STS_IMP   ,0x04e13600) /* [RO][32] Port 8 Queue 5 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P0    ,0x04e13980) /* [RO][32] Port 0 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P1    ,0x04e13990) /* [RO][32] Port 1 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P2    ,0x04e139a0) /* [RO][32] Port 2 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P3    ,0x04e139b0) /* [RO][32] Port 3 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P4    ,0x04e139c0) /* [RO][32] Port 4 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P5    ,0x04e139d0) /* [RO][32] Port 5 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_P7    ,0x04e139f0) /* [RO][32] Port 7 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE6_SHAPER_STS_IMP   ,0x04e13a00) /* [RO][32] Port 8 Queue 6 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P0    ,0x04e13d80) /* [RO][32] Port 0 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P1    ,0x04e13d90) /* [RO][32] Port 1 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P2    ,0x04e13da0) /* [RO][32] Port 2 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P3    ,0x04e13db0) /* [RO][32] Port 3 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P4    ,0x04e13dc0) /* [RO][32] Port 4 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P5    ,0x04e13dd0) /* [RO][32] Port 5 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_P7    ,0x04e13df0) /* [RO][32] Port 7 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_QUEUE7_SHAPER_STS_IMP   ,0x04e13e00) /* [RO][32] Port 8 Queue 7 Shaper Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxDropPkts            ,0x04e1c420) /* [RO][32] Tx Drop Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ0              ,0x04e1c430) /* [RO][32] Tx Q0 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxBroadcastPkts       ,0x04e1c440) /* [RO][32] Tx Broadcast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxMulticastPkts       ,0x04e1c450) /* [RO][32] Tx Multicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxUnicastPkts         ,0x04e1c460) /* [RO][32] Tx Unicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxCollisions          ,0x04e1c470) /* [RO][32] Tx Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxSingleCollision     ,0x04e1c480) /* [RO][32] Tx Single Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxMultipleCollision   ,0x04e1c490) /* [RO][32] Tx Multiple collsion Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxDeferredTransmit    ,0x04e1c4a0) /* [RO][32] Tx Deferred Transmit Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxLateCollision       ,0x04e1c4b0) /* [RO][32] Tx Late Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxExcessiveCollision  ,0x04e1c4c0) /* [RO][32] Tx Excessive Collision Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxFrameInDisc         ,0x04e1c4d0) /* [RO][32] Tx Fram IN Disc Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPausePkts           ,0x04e1c4e0) /* [RO][32] Tx Pause Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ1              ,0x04e1c4f0) /* [RO][32] Tx Q1 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ2              ,0x04e1c500) /* [RO][32] Tx Q2 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ3              ,0x04e1c510) /* [RO][32] Tx Q3 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ4              ,0x04e1c520) /* [RO][32] Tx Q4 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ5              ,0x04e1c530) /* [RO][32] Tx Q5 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxUndersizePkts       ,0x04e1c560) /* [RO][32] Rx Under Size Packet Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPausePkts           ,0x04e1c570) /* [RO][32] Rx Pause Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts64Octets        ,0x04e1c580) /* [RO][32] Rx 64 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts65to127Octets   ,0x04e1c590) /* [RO][32] Rx 65 to 127 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts128to255Octets  ,0x04e1c5a0) /* [RO][32] Rx 128 to 255 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts256to511Octets  ,0x04e1c5b0) /* [RO][32] Rx 256 to 511 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts512to1023Octets ,0x04e1c5c0) /* [RO][32] Rx 512 to 1023 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxPkts1024toMaxPktOctets ,0x04e1c5d0) /* [RO][32] Rx 1024 to MaxPkt Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxOversizePkts        ,0x04e1c5e0) /* [RO][32] Rx Over Size Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxJabbers             ,0x04e1c5f0) /* [RO][32] Rx Jabber Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxAlignmentErrors     ,0x04e1c600) /* [RO][32] Rx Alignment Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxFCSErrors           ,0x04e1c610) /* [RO][32] Rx FCS Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxDropPkts            ,0x04e1c640) /* [RO][32] Rx Drop Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxUnicastPkts         ,0x04e1c650) /* [RO][32] Rx Unicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxMulticastPkts       ,0x04e1c660) /* [RO][32] Rx Multicast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxBroadcastPkts       ,0x04e1c670) /* [RO][32] Rx Broadcast Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxSAChanges           ,0x04e1c680) /* [RO][32] Rx SA Change Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxFragments           ,0x04e1c690) /* [RO][32] Rx Fragment Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxJumboPkt            ,0x04e1c6a0) /* [RO][32] Jumbo Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxSymblErr            ,0x04e1c6b0) /* [RO][32] Rx Symbol Error Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_InRangeErrCount       ,0x04e1c6c0) /* [RO][32] InRangeErrCount Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_OutRangeErrCount      ,0x04e1c6d0) /* [RO][32] OutRangeErrCount Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_EEE_LPI_EVENT         ,0x04e1c6e0) /* [RO][32] EEE Low-Power Idle Event Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_EEE_LPI_DURATION      ,0x04e1c6f0) /* [RO][32] EEE Low-Power Idle Duration Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_RxDiscard             ,0x04e1c700) /* [RO][32] Rx Discard Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ6              ,0x04e1c720) /* [RO][32] Tx Q6 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxQPKTQ7              ,0x04e1c730) /* [RO][32] Tx Q7 Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts64Octets        ,0x04e1c740) /* [RO][32] Tx 64 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts65to127Octets   ,0x04e1c750) /* [RO][32] Tx 65 to 127 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts128to255Octets  ,0x04e1c760) /* [RO][32] Tx 128 to 255 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts256to511Octets  ,0x04e1c770) /* [RO][32] Tx 256 to 511 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts512to1023Octets ,0x04e1c780) /* [RO][32] Tx 512 to 1023 Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_S_TxPkts1024toMaxPktOctets ,0x04e1c790) /* [RO][32] Tx 1024 to MaxPkt Bytes Octets Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_LED_PORTMAP             ,0x04e1c80c) /* [RO][32] LED Waming Portmap RegistersNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_BPM_STS                 ,0x04e1cc30) /* [RO][32] BPM Status Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PBB_VBUFCNT_P0          ,0x04e1cc60) /* [RO][32] Packet Buffer Block 0 Valid Buffer Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PBB_VBUFCNT_P1          ,0x04e1cc68) /* [RO][32] Packet Buffer Block 1 Valid Buffer Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_PBB_VBUFCNT_P2          ,0x04e1cc70) /* [RO][32] Packet Buffer Block 2 Valid Buffer Count Register Not2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_EEE_LPI_ASSERT          ,0x04e24808) /* [RO][32] EEE Low Power Assert Status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_EEE_LPI_INDICATE        ,0x04e24810) /* [RO][32] EEE Low Power Indicate Status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_EEE_RX_IDLE_SYMBOL      ,0x04e24818) /* [RO][32] EEE Receiving Idle Symbols Status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_EEE_STATE               ,0x04e24bb0) /* [RO][32] EEE Control Policy State Registers(Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P0    ,0x04e255c0) /* [RO][32] PORT 0 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P1    ,0x04e255d0) /* [RO][32] PORT 1 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P2    ,0x04e255e0) /* [RO][32] PORT 2 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P3    ,0x04e255f0) /* [RO][32] PORT 3 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P4    ,0x04e25600) /* [RO][32] PORT 4 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P5    ,0x04e25610) /* [RO][32] PORT 5 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_P7    ,0x04e25630) /* [RO][32] PORT 7 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_RED_PKT_DROP_CNTR_IMP   ,0x04e25640) /* [RO][32] PORT 8 RED Packet Drop Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TCAM_BIST_STATUS        ,0x04e28290) /* [RO][32] TCAM BIST Status Registers (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_TCAM_TEST_COMPARE_STATUS ,0x04e282a0) /* [RO][32] TCAM Test Compare Status Registers (Not2Release) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_OTP_STS_REG             ,0x04e38018) /* [RO][32] CPU OTP Status RegistersNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_CORE_OTP_RD_DATA             ,0x04e38030) /* [RO][32] CPU OTP Read Data RegistersNot2Release */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_SWITCH_STATUS            ,0x04e40004) /* [RO][32] Switch Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_DIR_DATA_READ_REG        ,0x04e4000c) /* [RO][32] Direct Data Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_SWITCH_REVISION          ,0x04e40018) /* [RO][32] SWITCH Revision Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_PHY_REVISION             ,0x04e4001c) /* [RO][32] PHY Revision Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_QPHY_STATUS              ,0x04e40028) /* [RO][32] Quad GPHY Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_RGMII_9_ATE_RX_STATUS    ,0x04e40154) /* [RO][32] RGMII port 9 ATE RX Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_REG_RGMII_10_ATE_RX_STATUS   ,0x04e40164) /* [RO][32] RGMII port 10 ATE RX Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_0_CPU_STATUS          ,0x04e40340) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_0_CPU_MASK_STATUS     ,0x04e4034c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_0_PCI_STATUS          ,0x04e40358) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_0_PCI_MASK_STATUS     ,0x04e40364) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_1_CPU_STATUS          ,0x04e40380) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_1_CPU_MASK_STATUS     ,0x04e4038c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_1_PCI_STATUS          ,0x04e40398) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SWITCH_INTRL2_1_PCI_MASK_STATUS     ,0x04e403a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_MAIN_PROFILING_STS ,0x050990b0) /* [RO][32] MAIN_PROFILING_STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_MAIN_STALL_CNT1 ,0x050990b8) /* [RO][32] MAIN_STALL_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_MAIN_STALL_CNT2 ,0x050990bc) /* [RO][32] MAIN_STALL_CNT2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_MAIN_TASK1_CNT  ,0x050990c0) /* [RO][32] MAIN_TASK_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_MAIN_TASK2_CNT  ,0x050990c4) /* [RO][32] MAIN_TASK_CNT2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_MAIN_IDLE_CNT1  ,0x050990c8) /* [RO][32] MAIN_IDLE_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_VERSION_ADDR    ,0x050990e0) /* [RO][32] VERSION Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_MAIN_JMP_CNT    ,0x05099150) /* [RO][32] MAIN_JUMP_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_PICO_JMP_CNT    ,0x05099154) /* [RO][32] PICO_JUMP_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_MAIN_BKPT_STS   ,0x05099160) /* [RO][32] MAIN_BKPT_STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_PICO_BKPT_STS   ,0x05099164) /* [RO][32] PICO_BKPT_STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_PICO_PROFILING_STS ,0x050991b0) /* [RO][32] PICO_PROFILING_STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_PICO_STALL_CNT1 ,0x050991b8) /* [RO][32] PICO_STALL_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_PICO_STALL_CNT2 ,0x050991bc) /* [RO][32] PICO_STALL_CNT2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_PICO_TASK_CNT1  ,0x050991c0) /* [RO][32] PICO_TASK_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_PICO_TASK_CNT2  ,0x050991c4) /* [RO][32] PICO_TASK_CNT2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_1_REGS_CFG_PICO_IDLE_CNT1  ,0x050991c8) /* [RO][32] PICO_IDLE_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DBG_REGS_1_REGS_DBG_DESIGN_DBG_DATA ,0x050992b8) /* [RO][32] DESIGN_DEBUG_DATA Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_MAIN_PROFILING_STS ,0x0509a0b0) /* [RO][32] MAIN_PROFILING_STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_MAIN_STALL_CNT1 ,0x0509a0b8) /* [RO][32] MAIN_STALL_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_MAIN_STALL_CNT2 ,0x0509a0bc) /* [RO][32] MAIN_STALL_CNT2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_MAIN_TASK1_CNT  ,0x0509a0c0) /* [RO][32] MAIN_TASK_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_MAIN_TASK2_CNT  ,0x0509a0c4) /* [RO][32] MAIN_TASK_CNT2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_MAIN_IDLE_CNT1  ,0x0509a0c8) /* [RO][32] MAIN_IDLE_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_VERSION_ADDR    ,0x0509a0e0) /* [RO][32] VERSION Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_MAIN_JMP_CNT    ,0x0509a150) /* [RO][32] MAIN_JUMP_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_PICO_JMP_CNT    ,0x0509a154) /* [RO][32] PICO_JUMP_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_MAIN_BKPT_STS   ,0x0509a160) /* [RO][32] MAIN_BKPT_STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_PICO_BKPT_STS   ,0x0509a164) /* [RO][32] PICO_BKPT_STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_PICO_PROFILING_STS ,0x0509a1b0) /* [RO][32] PICO_PROFILING_STS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_PICO_STALL_CNT1 ,0x0509a1b8) /* [RO][32] PICO_STALL_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_PICO_STALL_CNT2 ,0x0509a1bc) /* [RO][32] PICO_STALL_CNT2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_PICO_TASK_CNT1  ,0x0509a1c0) /* [RO][32] PICO_TASK_CNT1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_PICO_TASK_CNT2  ,0x0509a1c4) /* [RO][32] PICO_TASK_CNT2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFG_REGS_2_REGS_CFG_PICO_IDLE_CNT1  ,0x0509a1c8) /* [RO][32] PICO_IDLE_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DBG_REGS_2_REGS_DBG_DESIGN_DBG_DATA ,0x0509a2b8) /* [RO][32] DESIGN_DEBUG_DATA Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_BLOCK_PM_COUNTERS_BW_WR_CNT_ACC ,0x050c0190) /* [RO][32] BW_COUNTS_DATA_WR_ACC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_BLOCK_PM_COUNTERS_BW_RD_CNT_ACC ,0x050c0194) /* [RO][32] BW_COUNTS_DATA_RD_ACC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_BLOCK_PM_COUNTERS_BW_WR_CNT_LAST_ACC ,0x050c01c8) /* [RO][32] BW_COUNTS_DATA_WR_LAST_ACC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_BLOCK_PM_COUNTERS_BW_RD_CNT_LAST_ACC ,0x050c01cc) /* [RO][32] BW_COUNTS_DATA_RD_LAST_ACC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_BLOCK_DEBUG_DBGBUS            ,0x050c0204) /* [RO][32] DBG_BUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_BLOCK_DEBUG_REQ_VEC           ,0x050c0208) /* [RO][32] REQUEST_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_RAM_INIT       ,0x050c400c) /* [RO][32] INIT_OF_BPM_CORE_RAMS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_FREE_PTR_INT   ,0x050c4010) /* [RO][32] FREE_POINTER_INTERRUPT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_MCNT_PTR_INT   ,0x050c4018) /* [RO][32] MCNT_POINTER_INTERRUPT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_READ_RAM_DATA0 ,0x050c401c) /* [RO][32] READ_RAM_DATA0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_READ_RAM_DATA1 ,0x050c4020) /* [RO][32] READ_RAM_DATA1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_READ_RAM_DATA2 ,0x050c4024) /* [RO][32] READ_RAM_DATA2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG0_BAC    ,0x050c4058) /* [RO][32] BPM_UG0_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG1_BAC    ,0x050c405c) /* [RO][32] BPM_UG1_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG2_BAC    ,0x050c4060) /* [RO][32] BPM_UG2_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG3_BAC    ,0x050c4064) /* [RO][32] BPM_UG3_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG4_BAC    ,0x050c4068) /* [RO][32] BPM_UG4_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG5_BAC    ,0x050c406c) /* [RO][32] BPM_UG5_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG6_BAC    ,0x050c4070) /* [RO][32] BPM_UG6_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG7_BAC    ,0x050c4074) /* [RO][32] BPM_UG7_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_GL_BAC     ,0x050c4078) /* [RO][32] BPM_GL_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_UG_STATUS  ,0x050c4098) /* [RO][32] USER_GROUP_STATUS_REGISTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_BPM_MODULE_REGS_BPM_ISR        ,0x050c409c) /* [RO][32] BPM_ISR_REGISTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_BN_ALLOC_RPLY   ,0x050c8008) /* [RO][32] BN_ALLOC_RPLY Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_MCST_INC_RPLY   ,0x050c8018) /* [RO][32] MCST_INC_RPLY Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_BN_CONNECT_RPLY ,0x050c8020) /* [RO][32] BN_CONNECT_RPLY Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_GET_NEXT_RPLY   ,0x050c8028) /* [RO][32] GET_NEXT_RPLY Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_BN_FREE_WITHOUT_CONTXT_RPLY ,0x050c803c) /* [RO][32] BN_FREE_WITHOUT_CONTXT_RPLY Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_BN_FREE_WITH_CONTXT_RPLY ,0x050c8040) /* [RO][32] BN_FREE_WITH_CONTXT_RPLY Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG0_BAC    ,0x050c8078) /* [RO][32] SBPM_UG0_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG1_BAC    ,0x050c807c) /* [RO][32] SBPM_UG1_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG2_BAC    ,0x050c8080) /* [RO][32] SBPM_UG2_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG3_BAC    ,0x050c8084) /* [RO][32] SBPM_UG3_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG4_BAC    ,0x050c8088) /* [RO][32] SBPM_UG4_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG5_BAC    ,0x050c808c) /* [RO][32] SBPM_UG5_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG6_BAC    ,0x050c8090) /* [RO][32] SBPM_UG6_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG7_BAC    ,0x050c8094) /* [RO][32] SBPM_UG7_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_GL_BAC     ,0x050c8098) /* [RO][32] SBPM_GL_BAC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_UG_STATUS  ,0x050c811c) /* [RO][32] USER_GROUP_STATUS_REGISTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_ISR        ,0x050c813c) /* [RO][32] SBPM_ISR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_IIR_LOW    ,0x050c8148) /* [RO][32] SBPM_IIR_LOW_REGISTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_IIR_HIGH   ,0x050c814c) /* [RO][32] SBPM_IIR_HIGH_REGISTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_DBG_VEC0   ,0x050c8150) /* [RO][32] SBPM_DBG_VEC0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REGS_SBPM_SBPM_REGS_SBPM_DBG_VEC1   ,0x050c8154) /* [RO][32] SBPM_DBG_VEC1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_RBPM_BAC_STAT ,0x050d0858) /* [RO][32] RBPM_BAC_STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_PH_MEM_RD_DATA_LOW ,0x050d0a84) /* [RO][32] PH_MEM_RD_DATA_LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_PH_MEM_RD_DATA_HIGH ,0x050d0a88) /* [RO][32] PH_MEM_RD_DATA_HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_SN_REG_0 ,0x050d0a8c) /* [RO][32] SN_REG_0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_SN_REG_1 ,0x050d0a90) /* [RO][32] SN_REG_1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_SN_REG_2 ,0x050d0a94) /* [RO][32] SN_REG_2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_SN_REG_3 ,0x050d0a98) /* [RO][32] SN_REG_3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_LOCAL_MEM_RD_DATA_LOW ,0x050d0aa0) /* [RO][32] LOCAL_MEM_RD_DATA_LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_LOCAL_MEM_RD_DATA_HIGH ,0x050d0aa4) /* [RO][32] LOCAL_MEM_RD_DATA_HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_KEY1_LOW ,0x050d0aa8) /* [RO][32] DBG_KEY1_LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_KEY1_HIGH ,0x050d0aac) /* [RO][32] DBG_KEY1_HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_KEY2_LOW ,0x050d0ab0) /* [RO][32] DBG_KEY2_LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_KEY2_HIGH ,0x050d0ab4) /* [RO][32] DBG_KEY2_HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_KEY3_LOW ,0x050d0ab8) /* [RO][32] DBG_KEY3_LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_KEY3_HIGH ,0x050d0abc) /* [RO][32] DBG_KEY3_HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_KEY4_LOW ,0x050d0ac0) /* [RO][32] DBG_KEY4_LOW Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_KEY4_HIGH ,0x050d0ac4) /* [RO][32] DBG_KEY4_HIGH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_IQ_STAT ,0x050d0ac8) /* [RO][32] DBG_IQ_STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_REGS_GENERAL_CONFIGURATION_DBG_CRITICAL_STAT ,0x050d0ad0) /* [RO][32] DBG_CRITICAL_STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CONFIG_DMA_REGS_1_DMA_REGS_CONFIG_DDR_SEL_STAT ,0x050d10a8) /* [RO][32] DDR_SEL_STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_DMA_REGS_1_DMA_REGS_DEBUG_NEMPTY ,0x050d1100) /* [RO][32] NOT_EMPTY_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_DMA_REGS_1_DMA_REGS_DEBUG_URGNT ,0x050d1104) /* [RO][32] URGENT_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_DMA_REGS_1_DMA_REGS_DEBUG_SELSRC ,0x050d1108) /* [RO][32] SELECTED_SOURCE_NUM Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_DMA_REGS_1_DMA_REGS_DEBUG_RDDATARDY ,0x050d1218) /* [RO][32] READ_DATA_READY Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CONFIG_DMA_REGS_2_DMA_REGS_CONFIG_DDR_SEL_STAT ,0x050d18a8) /* [RO][32] DDR_SEL_STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_DMA_REGS_2_DMA_REGS_DEBUG_NEMPTY ,0x050d1900) /* [RO][32] NOT_EMPTY_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_DMA_REGS_2_DMA_REGS_DEBUG_URGNT ,0x050d1904) /* [RO][32] URGENT_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_DMA_REGS_2_DMA_REGS_DEBUG_SELSRC ,0x050d1908) /* [RO][32] SELECTED_SOURCE_NUM Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_DMA_REGS_2_DMA_REGS_DEBUG_RDDATARDY ,0x050d1a18) /* [RO][32] READ_DATA_READY Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EGPHY_UBUS_MISC_EGPHY_GPHY_IN       ,0x050d3008) /* [RO][32] GPHY_IN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EGPHY_UBUS_MISC_EGPHY_GPHY_IN2      ,0x050d300c) /* [RO][32] GPHY_IN_2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_UMAC_DUMMY ,0x050d4000) /* [RO][32] UniMAC Dummy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_SFD_OFFSET ,0x050d4040) /* [RO][32] UniMAC EFM Preamble Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_MODE    ,0x050d4044) /* [RO][32] UniMAC Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_TS_STATUS_CNTRL ,0x050d4318) /* [RO][32] UniMAC Timestamp Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_TX_TS_DATA ,0x050d431c) /* [RO][32] UniMAC Timestamp Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_RXFIFO_STAT ,0x050d4338) /* [RO][32] UniMAC RX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_TXFIFO_STAT ,0x050d433c) /* [RO][32] UniMAC TX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_TX_PAUSE_PREL0 ,0x050d4348) /* [RO][32] UniMAC TX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_TX_PAUSE_PREL1 ,0x050d434c) /* [RO][32] UniMAC TX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_TX_PAUSE_PREL2 ,0x050d4350) /* [RO][32] UniMAC TX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_TX_PAUSE_PREL3 ,0x050d4354) /* [RO][32] UniMAC TX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_RX_PAUSE_PREL0 ,0x050d4358) /* [RO][32] UniMAC RX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_RX_PAUSE_PREL1 ,0x050d435c) /* [RO][32] UniMAC RX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_RX_PAUSE_PREL2 ,0x050d4360) /* [RO][32] UniMAC RX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_RX_PAUSE_PREL3 ,0x050d4364) /* [RO][32] UniMAC RX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_0_MDF_CNT ,0x050d4638) /* [RO][32] MDF Discard Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_UMAC_DUMMY ,0x050d5000) /* [RO][32] UniMAC Dummy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_SFD_OFFSET ,0x050d5040) /* [RO][32] UniMAC EFM Preamble Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_MODE    ,0x050d5044) /* [RO][32] UniMAC Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_TS_STATUS_CNTRL ,0x050d5318) /* [RO][32] UniMAC Timestamp Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_TX_TS_DATA ,0x050d531c) /* [RO][32] UniMAC Timestamp Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_RXFIFO_STAT ,0x050d5338) /* [RO][32] UniMAC RX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_TXFIFO_STAT ,0x050d533c) /* [RO][32] UniMAC TX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_TX_PAUSE_PREL0 ,0x050d5348) /* [RO][32] UniMAC TX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_TX_PAUSE_PREL1 ,0x050d534c) /* [RO][32] UniMAC TX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_TX_PAUSE_PREL2 ,0x050d5350) /* [RO][32] UniMAC TX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_TX_PAUSE_PREL3 ,0x050d5354) /* [RO][32] UniMAC TX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_RX_PAUSE_PREL0 ,0x050d5358) /* [RO][32] UniMAC RX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_RX_PAUSE_PREL1 ,0x050d535c) /* [RO][32] UniMAC RX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_RX_PAUSE_PREL2 ,0x050d5360) /* [RO][32] UniMAC RX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_RX_PAUSE_PREL3 ,0x050d5364) /* [RO][32] UniMAC RX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_1_MDF_CNT ,0x050d5638) /* [RO][32] MDF Discard Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_UMAC_DUMMY ,0x050d6000) /* [RO][32] UniMAC Dummy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_SFD_OFFSET ,0x050d6040) /* [RO][32] UniMAC EFM Preamble Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_MODE    ,0x050d6044) /* [RO][32] UniMAC Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_TS_STATUS_CNTRL ,0x050d6318) /* [RO][32] UniMAC Timestamp Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_TX_TS_DATA ,0x050d631c) /* [RO][32] UniMAC Timestamp Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_RXFIFO_STAT ,0x050d6338) /* [RO][32] UniMAC RX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_TXFIFO_STAT ,0x050d633c) /* [RO][32] UniMAC TX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_TX_PAUSE_PREL0 ,0x050d6348) /* [RO][32] UniMAC TX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_TX_PAUSE_PREL1 ,0x050d634c) /* [RO][32] UniMAC TX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_TX_PAUSE_PREL2 ,0x050d6350) /* [RO][32] UniMAC TX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_TX_PAUSE_PREL3 ,0x050d6354) /* [RO][32] UniMAC TX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_RX_PAUSE_PREL0 ,0x050d6358) /* [RO][32] UniMAC RX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_RX_PAUSE_PREL1 ,0x050d635c) /* [RO][32] UniMAC RX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_RX_PAUSE_PREL2 ,0x050d6360) /* [RO][32] UniMAC RX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_RX_PAUSE_PREL3 ,0x050d6364) /* [RO][32] UniMAC RX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_CONFIGURATION_UMAC_2_MDF_CNT ,0x050d6638) /* [RO][32] MDF Discard Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_MISC_UNIMAC_TOP_1_UNIMAC_TOP_UNIMAC_MISC_UNIMAC_STAT ,0x050db810) /* [RO][32] UNIMAC_STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_MISC_UNIMAC_TOP_1_UNIMAC_TOP_UNIMAC_MISC_UNIMAC_OVERRUN_COUNTER ,0x050db820) /* [RO][32] UNIMAC_OVERRUN_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_MISC_UNIMAC_TOP_2_UNIMAC_TOP_UNIMAC_MISC_UNIMAC_STAT ,0x050dbc10) /* [RO][32] UNIMAC_STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_MISC_UNIMAC_TOP_2_UNIMAC_TOP_UNIMAC_MISC_UNIMAC_OVERRUN_COUNTER ,0x050dbc20) /* [RO][32] UNIMAC_OVERRUN_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_MISC_UNIMAC_TOP_3_UNIMAC_TOP_UNIMAC_MISC_UNIMAC_STAT ,0x050dc010) /* [RO][32] UNIMAC_STAT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UNIMAC_MISC_UNIMAC_TOP_3_UNIMAC_TOP_UNIMAC_MISC_UNIMAC_OVERRUN_COUNTER ,0x050dc020) /* [RO][32] UNIMAC_OVERRUN_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_RX_1_RX_GENERAL_CONFIGURATION_RXRSTRST ,0x050de06c) /* [RO][32] RX_RESET_COMMAND Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_SOPASOP ,0x050de100) /* [RO][32] SOP_AFTER_SOP_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_THIRDFLOW ,0x050de104) /* [RO][32] THIRD_FLOW_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_INPKT ,0x050de108) /* [RO][32] INCOMING_PACKETS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_TOOSHORT ,0x050de10c) /* [RO][32] TOO_SHORT_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_TOOLONG ,0x050de110) /* [RO][32] TOO_LONG_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_CRCERROR ,0x050de114) /* [RO][32] CRC_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_IPTV ,0x050de118) /* [RO][32] IPTV_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_RUNNERCONG ,0x050de11c) /* [RO][32] RUNNER_CONGESTION_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_NOBPMBN ,0x050de120) /* [RO][32] NO_BPM_BN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_NOSBPMSBN ,0x050de124) /* [RO][32] NO_SBPM_SBN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_NODMACD ,0x050de128) /* [RO][32] NO_DMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_NOSDMACD ,0x050de12c) /* [RO][32] NO_SDMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_IHDROPPLOAM ,0x050de130) /* [RO][32] IH_DROP_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_NOBPMBNPLOAM ,0x050de134) /* [RO][32] NO_BPM_BN_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_CRCERRORPLOAM ,0x050de138) /* [RO][32] CRC_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_EPNFIFOVERUN ,0x050de13c) /* [RO][32] EPON_SYNC_FIFO_OVERRUN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_EPNFIFOVRNHDR ,0x050de140) /* [RO][32] EPON_SYNC_FIFO_OVERRUN_HDR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_1_RX_PM_COUNTERS_EPONTYPERROR ,0x050de144) /* [RO][32] EPON_TYPE_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_CNTXTX0LSB      ,0x050de200) /* [RO][32] CONTEXT_0_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_CNTXTX0MSB      ,0x050de204) /* [RO][32] CONTEXT_0_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_CNTXTX1LSB      ,0x050de208) /* [RO][32] CONTEXT_1_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_CNTXTX1MSB      ,0x050de20c) /* [RO][32] CONTEXT_1_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_IHCNTXT0        ,0x050de210) /* [RO][32] IH_CONTEXT_0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_IHCNTXT1        ,0x050de214) /* [RO][32] IH_CONTEXT_1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_IHCNTXTP        ,0x050de218) /* [RO][32] IH_CONTEXT_PLOAM Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_IHFREEBUF       ,0x050de21c) /* [RO][32] IH_FREE_BUFFER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_PWUW            ,0x050de220) /* [RO][32] PRE_WAKEUP_FIFO_USED_WORDS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_ACKCNT          ,0x050de224) /* [RO][32] ACK_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_RNRCNT          ,0x050de228) /* [RO][32] RUNNER_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_1_RX_DEBUG_DBGVEC          ,0x050de22c) /* [RO][32] DEBUG_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_RX_2_RX_GENERAL_CONFIGURATION_RXRSTRST ,0x050de86c) /* [RO][32] RX_RESET_COMMAND Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_SOPASOP ,0x050de900) /* [RO][32] SOP_AFTER_SOP_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_THIRDFLOW ,0x050de904) /* [RO][32] THIRD_FLOW_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_INPKT ,0x050de908) /* [RO][32] INCOMING_PACKETS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_TOOSHORT ,0x050de90c) /* [RO][32] TOO_SHORT_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_TOOLONG ,0x050de910) /* [RO][32] TOO_LONG_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_CRCERROR ,0x050de914) /* [RO][32] CRC_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_IPTV ,0x050de918) /* [RO][32] IPTV_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_RUNNERCONG ,0x050de91c) /* [RO][32] RUNNER_CONGESTION_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_NOBPMBN ,0x050de920) /* [RO][32] NO_BPM_BN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_NOSBPMSBN ,0x050de924) /* [RO][32] NO_SBPM_SBN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_NODMACD ,0x050de928) /* [RO][32] NO_DMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_NOSDMACD ,0x050de92c) /* [RO][32] NO_SDMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_IHDROPPLOAM ,0x050de930) /* [RO][32] IH_DROP_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_NOBPMBNPLOAM ,0x050de934) /* [RO][32] NO_BPM_BN_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_CRCERRORPLOAM ,0x050de938) /* [RO][32] CRC_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_EPNFIFOVERUN ,0x050de93c) /* [RO][32] EPON_SYNC_FIFO_OVERRUN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_EPNFIFOVRNHDR ,0x050de940) /* [RO][32] EPON_SYNC_FIFO_OVERRUN_HDR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_2_RX_PM_COUNTERS_EPONTYPERROR ,0x050de944) /* [RO][32] EPON_TYPE_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_CNTXTX0LSB      ,0x050dea00) /* [RO][32] CONTEXT_0_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_CNTXTX0MSB      ,0x050dea04) /* [RO][32] CONTEXT_0_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_CNTXTX1LSB      ,0x050dea08) /* [RO][32] CONTEXT_1_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_CNTXTX1MSB      ,0x050dea0c) /* [RO][32] CONTEXT_1_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_IHCNTXT0        ,0x050dea10) /* [RO][32] IH_CONTEXT_0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_IHCNTXT1        ,0x050dea14) /* [RO][32] IH_CONTEXT_1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_IHCNTXTP        ,0x050dea18) /* [RO][32] IH_CONTEXT_PLOAM Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_IHFREEBUF       ,0x050dea1c) /* [RO][32] IH_FREE_BUFFER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_PWUW            ,0x050dea20) /* [RO][32] PRE_WAKEUP_FIFO_USED_WORDS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_ACKCNT          ,0x050dea24) /* [RO][32] ACK_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_RNRCNT          ,0x050dea28) /* [RO][32] RUNNER_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_2_RX_DEBUG_DBGVEC          ,0x050dea2c) /* [RO][32] DEBUG_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_RX_3_RX_GENERAL_CONFIGURATION_RXRSTRST ,0x050df06c) /* [RO][32] RX_RESET_COMMAND Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_SOPASOP ,0x050df100) /* [RO][32] SOP_AFTER_SOP_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_THIRDFLOW ,0x050df104) /* [RO][32] THIRD_FLOW_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_INPKT ,0x050df108) /* [RO][32] INCOMING_PACKETS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_TOOSHORT ,0x050df10c) /* [RO][32] TOO_SHORT_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_TOOLONG ,0x050df110) /* [RO][32] TOO_LONG_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_CRCERROR ,0x050df114) /* [RO][32] CRC_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_IPTV ,0x050df118) /* [RO][32] IPTV_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_RUNNERCONG ,0x050df11c) /* [RO][32] RUNNER_CONGESTION_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_NOBPMBN ,0x050df120) /* [RO][32] NO_BPM_BN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_NOSBPMSBN ,0x050df124) /* [RO][32] NO_SBPM_SBN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_NODMACD ,0x050df128) /* [RO][32] NO_DMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_NOSDMACD ,0x050df12c) /* [RO][32] NO_SDMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_IHDROPPLOAM ,0x050df130) /* [RO][32] IH_DROP_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_NOBPMBNPLOAM ,0x050df134) /* [RO][32] NO_BPM_BN_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_CRCERRORPLOAM ,0x050df138) /* [RO][32] CRC_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_EPNFIFOVERUN ,0x050df13c) /* [RO][32] EPON_SYNC_FIFO_OVERRUN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_EPNFIFOVRNHDR ,0x050df140) /* [RO][32] EPON_SYNC_FIFO_OVERRUN_HDR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_3_RX_PM_COUNTERS_EPONTYPERROR ,0x050df144) /* [RO][32] EPON_TYPE_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_CNTXTX0LSB      ,0x050df200) /* [RO][32] CONTEXT_0_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_CNTXTX0MSB      ,0x050df204) /* [RO][32] CONTEXT_0_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_CNTXTX1LSB      ,0x050df208) /* [RO][32] CONTEXT_1_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_CNTXTX1MSB      ,0x050df20c) /* [RO][32] CONTEXT_1_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_IHCNTXT0        ,0x050df210) /* [RO][32] IH_CONTEXT_0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_IHCNTXT1        ,0x050df214) /* [RO][32] IH_CONTEXT_1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_IHCNTXTP        ,0x050df218) /* [RO][32] IH_CONTEXT_PLOAM Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_IHFREEBUF       ,0x050df21c) /* [RO][32] IH_FREE_BUFFER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_PWUW            ,0x050df220) /* [RO][32] PRE_WAKEUP_FIFO_USED_WORDS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_ACKCNT          ,0x050df224) /* [RO][32] ACK_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_RNRCNT          ,0x050df228) /* [RO][32] RUNNER_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_3_RX_DEBUG_DBGVEC          ,0x050df22c) /* [RO][32] DEBUG_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_RX_4_RX_GENERAL_CONFIGURATION_RXRSTRST ,0x050e106c) /* [RO][32] RX_RESET_COMMAND Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_SOPASOP ,0x050e1100) /* [RO][32] SOP_AFTER_SOP_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_THIRDFLOW ,0x050e1104) /* [RO][32] THIRD_FLOW_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_INPKT ,0x050e1108) /* [RO][32] INCOMING_PACKETS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_TOOSHORT ,0x050e110c) /* [RO][32] TOO_SHORT_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_TOOLONG ,0x050e1110) /* [RO][32] TOO_LONG_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_CRCERROR ,0x050e1114) /* [RO][32] CRC_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_IPTV ,0x050e1118) /* [RO][32] IPTV_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_RUNNERCONG ,0x050e111c) /* [RO][32] RUNNER_CONGESTION_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_NOBPMBN ,0x050e1120) /* [RO][32] NO_BPM_BN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_NOSBPMSBN ,0x050e1124) /* [RO][32] NO_SBPM_SBN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_NODMACD ,0x050e1128) /* [RO][32] NO_DMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_NOSDMACD ,0x050e112c) /* [RO][32] NO_SDMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_IHDROPPLOAM ,0x050e1130) /* [RO][32] IH_DROP_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_NOBPMBNPLOAM ,0x050e1134) /* [RO][32] NO_BPM_BN_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_CRCERRORPLOAM ,0x050e1138) /* [RO][32] CRC_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_EPNFIFOVERUN ,0x050e113c) /* [RO][32] EPON_SYNC_FIFO_OVERRUN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_EPNFIFOVRNHDR ,0x050e1140) /* [RO][32] EPON_SYNC_FIFO_OVERRUN_HDR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_4_RX_PM_COUNTERS_EPONTYPERROR ,0x050e1144) /* [RO][32] EPON_TYPE_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_CNTXTX0LSB      ,0x050e1200) /* [RO][32] CONTEXT_0_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_CNTXTX0MSB      ,0x050e1204) /* [RO][32] CONTEXT_0_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_CNTXTX1LSB      ,0x050e1208) /* [RO][32] CONTEXT_1_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_CNTXTX1MSB      ,0x050e120c) /* [RO][32] CONTEXT_1_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_IHCNTXT0        ,0x050e1210) /* [RO][32] IH_CONTEXT_0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_IHCNTXT1        ,0x050e1214) /* [RO][32] IH_CONTEXT_1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_IHCNTXTP        ,0x050e1218) /* [RO][32] IH_CONTEXT_PLOAM Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_IHFREEBUF       ,0x050e121c) /* [RO][32] IH_FREE_BUFFER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_PWUW            ,0x050e1220) /* [RO][32] PRE_WAKEUP_FIFO_USED_WORDS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_ACKCNT          ,0x050e1224) /* [RO][32] ACK_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_RNRCNT          ,0x050e1228) /* [RO][32] RUNNER_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_4_RX_DEBUG_DBGVEC          ,0x050e122c) /* [RO][32] DEBUG_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENERAL_CONFIGURATION_RX_5_RX_GENERAL_CONFIGURATION_RXRSTRST ,0x050e206c) /* [RO][32] RX_RESET_COMMAND Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_SOPASOP ,0x050e2100) /* [RO][32] SOP_AFTER_SOP_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_THIRDFLOW ,0x050e2104) /* [RO][32] THIRD_FLOW_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_INPKT ,0x050e2108) /* [RO][32] INCOMING_PACKETS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_TOOSHORT ,0x050e210c) /* [RO][32] TOO_SHORT_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_TOOLONG ,0x050e2110) /* [RO][32] TOO_LONG_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_CRCERROR ,0x050e2114) /* [RO][32] CRC_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_IPTV ,0x050e2118) /* [RO][32] IPTV_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_RUNNERCONG ,0x050e211c) /* [RO][32] RUNNER_CONGESTION_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_NOBPMBN ,0x050e2120) /* [RO][32] NO_BPM_BN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_NOSBPMSBN ,0x050e2124) /* [RO][32] NO_SBPM_SBN_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_NODMACD ,0x050e2128) /* [RO][32] NO_DMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_NOSDMACD ,0x050e212c) /* [RO][32] NO_SDMA_CD_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_IHDROPPLOAM ,0x050e2130) /* [RO][32] IH_DROP_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_NOBPMBNPLOAM ,0x050e2134) /* [RO][32] NO_BPM_BN_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_CRCERRORPLOAM ,0x050e2138) /* [RO][32] CRC_PLOAM_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_EPNFIFOVERUN ,0x050e213c) /* [RO][32] EPON_SYNC_FIFO_OVERRUN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_EPNFIFOVRNHDR ,0x050e2140) /* [RO][32] EPON_SYNC_FIFO_OVERRUN_HDR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PM_COUNTERS_RX_5_RX_PM_COUNTERS_EPONTYPERROR ,0x050e2144) /* [RO][32] EPON_TYPE_ERROR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_CNTXTX0LSB      ,0x050e2200) /* [RO][32] CONTEXT_0_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_CNTXTX0MSB      ,0x050e2204) /* [RO][32] CONTEXT_0_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_CNTXTX1LSB      ,0x050e2208) /* [RO][32] CONTEXT_1_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_CNTXTX1MSB      ,0x050e220c) /* [RO][32] CONTEXT_1_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_IHCNTXT0        ,0x050e2210) /* [RO][32] IH_CONTEXT_0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_IHCNTXT1        ,0x050e2214) /* [RO][32] IH_CONTEXT_1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_IHCNTXTP        ,0x050e2218) /* [RO][32] IH_CONTEXT_PLOAM Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_IHFREEBUF       ,0x050e221c) /* [RO][32] IH_FREE_BUFFER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_PWUW            ,0x050e2220) /* [RO][32] PRE_WAKEUP_FIFO_USED_WORDS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_ACKCNT          ,0x050e2224) /* [RO][32] ACK_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_RNRCNT          ,0x050e2228) /* [RO][32] RUNNER_COUNTERS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_RX_5_RX_DEBUG_DBGVEC          ,0x050e222c) /* [RO][32] DEBUG_VECTOR Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_SRAMPD          ,0x050e8100) /* [RO][32] SRAM_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_DDRPD           ,0x050e8104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_PDDROP          ,0x050e8108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_PDEQ0           ,0x050e810c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_GETNEXTNULL     ,0x050e8110) /* [RO][32] GET_NEXT_IS_NULL_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_PDFULLLSB       ,0x050e8120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_PDFULLMSB       ,0x050e8124) /* [RO][32] PD_FULL_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_PDEMPTYLSB      ,0x050e8128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_PDEMPTYMSB      ,0x050e812c) /* [RO][32] PD_EMPTY_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_1_TX_DEBUG_DBGOUTREG       ,0x050e81c0) /* [RO][32] DEBUG_OUT_REG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_1_TX_EPON_DBG_DDRPD     ,0x050e9104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_1_TX_EPON_DBG_PDDROP    ,0x050e9108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_1_TX_EPON_DBG_PDEQ0     ,0x050e910c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_1_TX_EPON_DBG_PDFULLLSB ,0x050e9120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_1_TX_EPON_DBG_PDEMPTYLSB ,0x050e9128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_1_TX_EPON_DBG_LENERR    ,0x050e91f0) /* [RO][32] REQ_LENGTH_ERROR_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_1_TX_EPON_DBG_FLUSHPKTS ,0x050e91f4) /* [RO][32] FLUSHED_PACKETS_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_1_TX_EPON_DBG_REQFIFODATA ,0x050e9204) /* [RO][32] REQ_FIFO_DATA Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_SRAMPD          ,0x050ea100) /* [RO][32] SRAM_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_DDRPD           ,0x050ea104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_PDDROP          ,0x050ea108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_PDEQ0           ,0x050ea10c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_GETNEXTNULL     ,0x050ea110) /* [RO][32] GET_NEXT_IS_NULL_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_PDFULLLSB       ,0x050ea120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_PDFULLMSB       ,0x050ea124) /* [RO][32] PD_FULL_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_PDEMPTYLSB      ,0x050ea128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_PDEMPTYMSB      ,0x050ea12c) /* [RO][32] PD_EMPTY_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_2_TX_DEBUG_DBGOUTREG       ,0x050ea1c0) /* [RO][32] DEBUG_OUT_REG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_2_TX_EPON_DBG_DDRPD     ,0x050eb104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_2_TX_EPON_DBG_PDDROP    ,0x050eb108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_2_TX_EPON_DBG_PDEQ0     ,0x050eb10c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_2_TX_EPON_DBG_PDFULLLSB ,0x050eb120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_2_TX_EPON_DBG_PDEMPTYLSB ,0x050eb128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_2_TX_EPON_DBG_LENERR    ,0x050eb1f0) /* [RO][32] REQ_LENGTH_ERROR_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_2_TX_EPON_DBG_FLUSHPKTS ,0x050eb1f4) /* [RO][32] FLUSHED_PACKETS_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_2_TX_EPON_DBG_REQFIFODATA ,0x050eb204) /* [RO][32] REQ_FIFO_DATA Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_SRAMPD          ,0x050ec100) /* [RO][32] SRAM_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_DDRPD           ,0x050ec104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_PDDROP          ,0x050ec108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_PDEQ0           ,0x050ec10c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_GETNEXTNULL     ,0x050ec110) /* [RO][32] GET_NEXT_IS_NULL_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_PDFULLLSB       ,0x050ec120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_PDFULLMSB       ,0x050ec124) /* [RO][32] PD_FULL_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_PDEMPTYLSB      ,0x050ec128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_PDEMPTYMSB      ,0x050ec12c) /* [RO][32] PD_EMPTY_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_3_TX_DEBUG_DBGOUTREG       ,0x050ec1c0) /* [RO][32] DEBUG_OUT_REG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_3_TX_EPON_DBG_DDRPD     ,0x050ed104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_3_TX_EPON_DBG_PDDROP    ,0x050ed108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_3_TX_EPON_DBG_PDEQ0     ,0x050ed10c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_3_TX_EPON_DBG_PDFULLLSB ,0x050ed120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_3_TX_EPON_DBG_PDEMPTYLSB ,0x050ed128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_3_TX_EPON_DBG_LENERR    ,0x050ed1f0) /* [RO][32] REQ_LENGTH_ERROR_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_3_TX_EPON_DBG_FLUSHPKTS ,0x050ed1f4) /* [RO][32] FLUSHED_PACKETS_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_3_TX_EPON_DBG_REQFIFODATA ,0x050ed204) /* [RO][32] REQ_FIFO_DATA Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_SRAMPD          ,0x050f4100) /* [RO][32] SRAM_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_DDRPD           ,0x050f4104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_PDDROP          ,0x050f4108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_PDEQ0           ,0x050f410c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_GETNEXTNULL     ,0x050f4110) /* [RO][32] GET_NEXT_IS_NULL_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_PDFULLLSB       ,0x050f4120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_PDFULLMSB       ,0x050f4124) /* [RO][32] PD_FULL_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_PDEMPTYLSB      ,0x050f4128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_PDEMPTYMSB      ,0x050f412c) /* [RO][32] PD_EMPTY_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_4_TX_DEBUG_DBGOUTREG       ,0x050f41c0) /* [RO][32] DEBUG_OUT_REG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_4_TX_EPON_DBG_DDRPD     ,0x050f5104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_4_TX_EPON_DBG_PDDROP    ,0x050f5108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_4_TX_EPON_DBG_PDEQ0     ,0x050f510c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_4_TX_EPON_DBG_PDFULLLSB ,0x050f5120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_4_TX_EPON_DBG_PDEMPTYLSB ,0x050f5128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_4_TX_EPON_DBG_LENERR    ,0x050f51f0) /* [RO][32] REQ_LENGTH_ERROR_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_4_TX_EPON_DBG_FLUSHPKTS ,0x050f51f4) /* [RO][32] FLUSHED_PACKETS_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_4_TX_EPON_DBG_REQFIFODATA ,0x050f5204) /* [RO][32] REQ_FIFO_DATA Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_SRAMPD          ,0x050f6100) /* [RO][32] SRAM_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_DDRPD           ,0x050f6104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_PDDROP          ,0x050f6108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_PDEQ0           ,0x050f610c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_GETNEXTNULL     ,0x050f6110) /* [RO][32] GET_NEXT_IS_NULL_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_PDFULLLSB       ,0x050f6120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_PDFULLMSB       ,0x050f6124) /* [RO][32] PD_FULL_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_PDEMPTYLSB      ,0x050f6128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_PDEMPTYMSB      ,0x050f612c) /* [RO][32] PD_EMPTY_MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEBUG_TX_5_TX_DEBUG_DBGOUTREG       ,0x050f61c0) /* [RO][32] DEBUG_OUT_REG Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_5_TX_EPON_DBG_DDRPD     ,0x050f7104) /* [RO][32] DDR_PD_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_5_TX_EPON_DBG_PDDROP    ,0x050f7108) /* [RO][32] PD_DROP_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_5_TX_EPON_DBG_PDEQ0     ,0x050f710c) /* [RO][32] PD_EQUAL_0_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_5_TX_EPON_DBG_PDFULLLSB ,0x050f7120) /* [RO][32] PD_FULL_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_5_TX_EPON_DBG_PDEMPTYLSB ,0x050f7128) /* [RO][32] PD_EMPTY_LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_5_TX_EPON_DBG_LENERR    ,0x050f71f0) /* [RO][32] REQ_LENGTH_ERROR_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_5_TX_EPON_DBG_FLUSHPKTS ,0x050f71f4) /* [RO][32] FLUSHED_PACKETS_COUNTER Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EPON_DBG_TX_5_TX_EPON_DBG_REQFIFODATA ,0x050f7204) /* [RO][32] REQ_FIFO_DATA Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT0_HASH                  ,0x050fc018) /* [RO][32] NAT0 Hash Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT0_HIT_COUNT             ,0x050fc01c) /* [RO][32] NAT0 Session Hit Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT0_BYTE_COUNT            ,0x050fc020) /* [RO][32] NAT0 Session Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT1_HASH                  ,0x050fc0b8) /* [RO][32] NAT1 Hash Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT1_HIT_COUNT             ,0x050fc0bc) /* [RO][32] NAT1 Session Hit Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT1_BYTE_COUNT            ,0x050fc0c0) /* [RO][32] NAT1 Session Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT2_HASH                  ,0x050fc158) /* [RO][32] NAT2 Hash Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT2_HIT_COUNT             ,0x050fc15c) /* [RO][32] NAT2 Session Hit Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT2_BYTE_COUNT            ,0x050fc160) /* [RO][32] NAT2 Session Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT3_HASH                  ,0x050fc1f8) /* [RO][32] NAT3 Hash Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT3_HIT_COUNT             ,0x050fc1fc) /* [RO][32] NAT3 Session Hit Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NATCACHE_NAT3_BYTE_COUNT            ,0x050fc200) /* [RO][32] NAT3 Session Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_MODULE_ID           ,0x07e00000) /* [RO][32] Module ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_INT_STATE           ,0x07e00018) /* [RO][32] Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_MACTIVE_ACK         ,0x07e0001c) /* [RO][32] MActiveAck Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DIAG_READBACK       ,0x07e0002c) /* [RO][32] Diag Readback Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_REQ_REQUEST_PEND    ,0x07e00038) /* [RO][32] Request Bus Request Pending */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_REP_REQUEST_PEND    ,0x07e0003c) /* [RO][32] Reply Bus Request Pending */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_0        ,0x07e00040) /* [RO][32] Destination Space Port 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_1        ,0x07e00044) /* [RO][32] Destination Space Port 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_2        ,0x07e00048) /* [RO][32] Destination Space Port 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_3        ,0x07e0004c) /* [RO][32] Destination Space Port 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_4        ,0x07e00050) /* [RO][32] Destination Space Port 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_5        ,0x07e00054) /* [RO][32] Destination Space Port 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_6        ,0x07e00058) /* [RO][32] Destination Space Port 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_7        ,0x07e0005c) /* [RO][32] Destination Space Port 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_8        ,0x07e00060) /* [RO][32] Destination Space Port 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_9        ,0x07e00064) /* [RO][32] Destination Space Port 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_10       ,0x07e00068) /* [RO][32] Destination Space Port 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_11       ,0x07e0006c) /* [RO][32] Destination Space Port 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_12       ,0x07e00070) /* [RO][32] Destination Space Port 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_13       ,0x07e00074) /* [RO][32] Destination Space Port 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_14       ,0x07e00078) /* [RO][32] Destination Space Port 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_15       ,0x07e0007c) /* [RO][32] Destination Space Port 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_16       ,0x07e00080) /* [RO][32] Destination Space Port 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_17       ,0x07e00084) /* [RO][32] Destination Space Port 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_18       ,0x07e00088) /* [RO][32] Destination Space Port 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_19       ,0x07e0008c) /* [RO][32] Destination Space Port 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_20       ,0x07e00090) /* [RO][32] Destination Space Port 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_21       ,0x07e00094) /* [RO][32] Destination Space Port 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_22       ,0x07e00098) /* [RO][32] Destination Space Port 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_23       ,0x07e0009c) /* [RO][32] Destination Space Port 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_24       ,0x07e000a0) /* [RO][32] Destination Space Port 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_25       ,0x07e000a4) /* [RO][32] Destination Space Port 25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_26       ,0x07e000a8) /* [RO][32] Destination Space Port 26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_27       ,0x07e000ac) /* [RO][32] Destination Space Port 27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_28       ,0x07e000b0) /* [RO][32] Destination Space Port 28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_29       ,0x07e000b4) /* [RO][32] Destination Space Port 29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_30       ,0x07e000b8) /* [RO][32] Destination Space Port 30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTLERRPORT_G2U_DEST_SPACE_31       ,0x07e000bc) /* [RO][32] Destination Space Port 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA0_G2U_CAPTURE_ID                ,0x07e00400) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA0_G2U_CAPTURE_STATUS            ,0x07e0040c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA0_G2U_INT_STATE                 ,0x07e00418) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA0_G2U_CAPTURE_ID                ,0x07e00500) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA0_G2U_CAPTURE_STATUS            ,0x07e0050c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA0_G2U_INT_STATE                 ,0x07e00518) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA1_G2U_CAPTURE_ID                ,0x07e00600) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA1_G2U_CAPTURE_STATUS            ,0x07e0060c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQA1_G2U_INT_STATE                 ,0x07e00618) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA1_G2U_CAPTURE_ID                ,0x07e00700) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA1_G2U_CAPTURE_STATUS            ,0x07e0070c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPA1_G2U_INT_STATE                 ,0x07e00718) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB0_G2U_CAPTURE_ID                ,0x07e00800) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB0_G2U_CAPTURE_STATUS            ,0x07e0080c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB0_G2U_INT_STATE                 ,0x07e00818) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB0_G2U_CAPTURE_ID                ,0x07e00900) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB0_G2U_CAPTURE_STATUS            ,0x07e0090c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB0_G2U_INT_STATE                 ,0x07e00918) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB1_G2U_CAPTURE_ID                ,0x07e00a00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB1_G2U_CAPTURE_STATUS            ,0x07e00a0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQB1_G2U_INT_STATE                 ,0x07e00a18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB1_G2U_CAPTURE_ID                ,0x07e00b00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB1_G2U_CAPTURE_STATUS            ,0x07e00b0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPB1_G2U_INT_STATE                 ,0x07e00b18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC0_G2U_CAPTURE_ID                ,0x07e00c00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC0_G2U_CAPTURE_STATUS            ,0x07e00c0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC0_G2U_INT_STATE                 ,0x07e00c18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC0_G2U_CAPTURE_ID                ,0x07e00d00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC0_G2U_CAPTURE_STATUS            ,0x07e00d0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC0_G2U_INT_STATE                 ,0x07e00d18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC1_G2U_CAPTURE_ID                ,0x07e00e00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC1_G2U_CAPTURE_STATUS            ,0x07e00e0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REQC1_G2U_INT_STATE                 ,0x07e00e18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC1_G2U_CAPTURE_ID                ,0x07e00f00) /* [RO][32] Capture Engine ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC1_G2U_CAPTURE_STATUS            ,0x07e00f0c) /* [RO][32] Capture Engine Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_REPC1_G2U_INT_STATE                 ,0x07e00f18) /* [RO][32] Capture Engine Interrupt State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID        ,0x20310400) /* [RO][32] MISB Bridge Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID       ,0x20310408) /* [RO][32] Processor ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_RGR_BRIDGE_REVISION            ,0x20310460) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_INTR1_INTR_W0_STATUS           ,0x20310480) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_INTR1_INTR_W0_MASK_STATUS      ,0x20310488) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_CPU_STATUS           ,0x203104c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_CPU_MASK_STATUS      ,0x203104cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_PCI_STATUS           ,0x203104d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_PCI_MASK_STATUS      ,0x203104e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_CPU_STATUS            ,0x20310500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_CPU_MASK_STATUS       ,0x2031050c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_PCI_STATUS            ,0x20310518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_PCI_MASK_STATUS       ,0x20310524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_CPU_STATUS            ,0x20310540) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_CPU_MASK_STATUS       ,0x2031054c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_PCI_STATUS            ,0x20310558) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_PCI_MASK_STATUS       ,0x20310564) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_CPU_STATUS            ,0x20311000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_CPU_MASK_STATUS       ,0x2031100c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_PCI_STATUS            ,0x20311018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_PCI_MASK_STATUS       ,0x20311024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_CPU_STATUS          ,0x20311040) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS     ,0x2031104c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_PCI_STATUS          ,0x20311058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_PCI_MASK_STATUS     ,0x20311064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO       ,0x20312084) /* [RO][32] HDMI to SCPU general purpose status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_SEC_TIME_TC_VAL                ,0x20312108) /* [RO][32] Total Count Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_SEC_TIME_OS_VAL                ,0x2031210c) /* [RO][32] One Second Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_RBR                       ,0x20312200) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_IIR                       ,0x20312208) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_LSR                       ,0x20312214) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_MSR                       ,0x20312218) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER0_STAT              ,0x20312e98) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER1_STAT              ,0x20312e9c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER2_STAT              ,0x20312ea0) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER3_STAT              ,0x20312ea4) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_REVISION        ,0x2032d000) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_TIMER           ,0x2032d004) /* [RO][32] Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_IRDY            ,0x2032d008) /* [RO][32] Input Command Buffer Ready */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS    ,0x2032d054) /* [RO][32] Download Status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_HASH_CRC        ,0x2032d060) /* [RO][32] OTP HASH CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpUniqueID_hi ,0x2032d064) /* [RO][32] Otp value v_PubOtpUniqueID_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpUniqueID_lo ,0x2032d068) /* [RO][32] Otp value v_PubOtpUniqueID_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpOID         ,0x2032d06c) /* [RO][32] Otp value v_PubOtpOID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_Version           ,0x2032d070) /* [RO][32] Otp value v_Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_MSP_CRC         ,0x2032d074) /* [RO][32] MSP CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_HASH2_CRC       ,0x2032d07c) /* [RO][32] OTP HASH2 CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_ASKM_STB_OwnerID    ,0x2032d080) /* [RO][32] Otp value ASKM_STB_OwnerID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_UID_HI        ,0x2032d090) /* [RO][32] Otp value Poway_UID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_UID_LO        ,0x2032d094) /* [RO][32] Otp value Poway_UID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_BUSY          ,0x2032d098) /* [RO][32] Poway Busy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_CPU_STATUS        ,0x2032d800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS   ,0x2032d80c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_PCI_STATUS        ,0x2032d818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS   ,0x2032d824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_REVISION               ,0x20400000) /* [RO][32] GISB ARBITER REVISION */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR         ,0x204001d4) /* [RO][32] GISB ARBITER Breakpoint Upper 8 Bits of Capture Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_ADDR            ,0x204001d8) /* [RO][32] GISB ARBITER Breakpoint Lower 32 Bits of Capture Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_DATA            ,0x204001dc) /* [RO][32] GISB ARBITER Breakpoint Capture Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_STATUS          ,0x204001e0) /* [RO][32] GISB ARBITER Breakpoint Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_MASTER          ,0x204001e4) /* [RO][32] GISB ARBITER Breakpoint Capture GISB Master Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR        ,0x204007e8) /* [RO][32] GISB ARBITER Error Capture upper 8bit Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_ADDR           ,0x204007ec) /* [RO][32] GISB ARBITER Error Capture Lower 32bit Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_DATA           ,0x204007f0) /* [RO][32] GISB ARBITER Error Capture Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_STATUS         ,0x204007f4) /* [RO][32] GISB ARBITER Error Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_MASTER         ,0x204007f8) /* [RO][32] GISB ARBITER Error Capture GISB Master Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GR_REVISION                     ,0x20401000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SSP_RG_REVISION                     ,0x20401200) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_RG_REVISION                     ,0x20401400) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_GR_REVISION                   ,0x20401600) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_TPCAP_SIZE_STATUS                   ,0x20401810) /* [RO][32] Capture size Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TPCAP_DEST_WPTR                     ,0x2040188c) /* [RO][32] Destination Write pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_CPU_STATUS                   ,0x20403000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_CPU_MASK_STATUS              ,0x2040300c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_PCI_STATUS                   ,0x20403018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_PCI_MASK_STATUS              ,0x20403024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_SCPU_STATUS                  ,0x20403030) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_SCPU_MASK_STATUS             ,0x2040303c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID         ,0x20404000) /* [RO][32] Chip family ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_PRODUCT_ID             ,0x20404004) /* [RO][32] Product Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR ,0x20404008) /* [RO][32] BSP feature table address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_STRAP_VALUE_0          ,0x2040401c) /* [RO][32] Strapping values */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_STRAP_VALUE_1          ,0x20404020) /* [RO][32] Strapping values */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_BOND_STATUS            ,0x20404024) /* [RO][32] Bond option value register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0    ,0x20404030) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1    ,0x20404034) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       ,0x20404098) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       ,0x2040409c) /* [RO][32] General status register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       ,0x204040a0) /* [RO][32] General status register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3       ,0x204040bc) /* [RO][32] General status register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4       ,0x204040c0) /* [RO][32] General status register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_RESET_MONITOR          ,0x20404310) /* [RO][32] Reset Monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_RESET_HISTORY          ,0x20404314) /* [RO][32] Reset history */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS       ,0x20404320) /* [RO][32] Software init 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR  ,0x20404324) /* [RO][32] Security software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR ,0x20404328) /* [RO][32] Test configuration software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR ,0x2040432c) /* [RO][32] Final software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS       ,0x20404338) /* [RO][32] Software init 1 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR  ,0x2040433c) /* [RO][32] Security software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR ,0x20404340) /* [RO][32] Test configuration software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR ,0x20404344) /* [RO][32] Final software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     ,0x20404384) /* [RO][32] Testport peek register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      ,0x2040438c) /* [RO][32] Testport peek register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_VTRAP_STATUS           ,0x204043a4) /* [RO][32] VTRAP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SERS_REV               ,0x20404420) /* [RO][32] SERS Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BBSI_RG_REVISION                    ,0x20405c00) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER0_STAT                   ,0x2040a118) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER1_STAT                   ,0x2040a11c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER2_STAT                   ,0x2040a120) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER3_STAT                   ,0x2040a124) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT0                      ,0x2040a330) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT1                      ,0x2040a334) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT2                      ,0x2040a338) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT3                      ,0x2040a33c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT4                      ,0x2040a340) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT5                      ,0x2040a344) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT6                      ,0x2040a348) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT7                      ,0x2040a34c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT0                      ,0x2040a430) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT1                      ,0x2040a434) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT2                      ,0x2040a438) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT3                      ,0x2040a43c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT4                      ,0x2040a440) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT5                      ,0x2040a444) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT6                      ,0x2040a448) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT7                      ,0x2040a44c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT0                      ,0x2040a530) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT1                      ,0x2040a534) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT2                      ,0x2040a538) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT3                      ,0x2040a53c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT4                      ,0x2040a540) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT5                      ,0x2040a544) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT6                      ,0x2040a548) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT7                      ,0x2040a54c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_RBR                           ,0x2040a900) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_IIR                           ,0x2040a908) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_LSR                           ,0x2040a914) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_MSR                           ,0x2040a918) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_RBR                           ,0x2040a940) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_IIR                           ,0x2040a948) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_LSR                           ,0x2040a954) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_MSR                           ,0x2040a958) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_RBR                           ,0x2040a980) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_IIR                           ,0x2040a988) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_LSR                           ,0x2040a994) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_MSR                           ,0x2040a998) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_INTR2_CPU_STATUS            ,0x2040b100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_INTR2_CPU_MASK_STATUS       ,0x2040b10c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_INTR2_PCI_STATUS            ,0x2040b118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_INTR2_PCI_MASK_STATUS       ,0x2040b124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_UART_DMA_TX_STATUS              ,0x2040b424) /* [RO][32] UART DMA TRANSMIT STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_UART_DMA_RX_STATUS              ,0x2040b428) /* [RO][32] UART DMA RECEIVE STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_PM_STATUS                  ,0x20410008) /* [RO][32] Status register for Power Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_PM_IRQ_INPUT_STATUS        ,0x2041000c) /* [RO][32] Power Management IRQ input status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_PM_CM_STATUS               ,0x2041002c) /* [RO][32] CM Status register for Power Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_GENERAL_STATUS_0           ,0x20410054) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_PM_BATTERY_MODE_DEBUG_STATUS ,0x2041005c) /* [RO][32] Battery Mode Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_RESET_HISTORY              ,0x2041006c) /* [RO][32] Reset History Register For AON */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_LATCHED_TEST_MODE          ,0x20410080) /* [RO][32] Final latched testmode value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_LATCHED_SUB_TEST_MODE      ,0x20410084) /* [RO][32] Final latched sub-testmode value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_CPU_STATUS                   ,0x20410600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_CPU_MASK_STATUS              ,0x2041060c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_PCI_STATUS                   ,0x20410618) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_PCI_MASK_STATUS              ,0x20410624) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_CPU_STATUS                ,0x20410640) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_CPU_MASK_STATUS           ,0x2041064c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_PCI_STATUS                ,0x20410658) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_PCI_MASK_STATUS           ,0x20410664) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_BBM_L2_CPU_STATUS            ,0x20410680) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_BBM_L2_CPU_MASK_STATUS       ,0x2041068c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_BBM_L2_PCI_STATUS            ,0x20410698) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_BBM_L2_PCI_MASK_STATUS       ,0x204106a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTSR                ,0x20412004) /* [RO][32] CPU System Counter Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTFID0              ,0x20412020) /* [RO][32] CPU System Counter Frequency ID Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTFID1              ,0x20412024) /* [RO][32] CPU System Counter Frequency ID Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID0           ,0x20412fd0) /* [RO][32] CPU System Counter ID 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID1           ,0x20412fd4) /* [RO][32] CPU System Counter ID 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID2           ,0x20412fd8) /* [RO][32] CPU System Counter ID 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID3           ,0x20412fdc) /* [RO][32] CPU System Counter ID 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID4           ,0x20412fe0) /* [RO][32] CPU System Counter ID 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID5           ,0x20412fe4) /* [RO][32] CPU System Counter ID 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID6           ,0x20412fe8) /* [RO][32] CPU System Counter ID 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID7           ,0x20412fec) /* [RO][32] CPU System Counter ID 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID8           ,0x20412ff0) /* [RO][32] CPU System Counter ID 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID9           ,0x20412ff4) /* [RO][32] CPU System Counter ID 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID10          ,0x20412ff8) /* [RO][32] CPU System Counter ID 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID11          ,0x20412ffc) /* [RO][32] CPU System Counter ID 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CNTCV_LO                ,0x20414000) /* [RO][32] CPU System Counter Count Value Lower Register (Bits 31 to 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CNTCV_HI                ,0x20414004) /* [RO][32] CPU System Counter Count Value Upper Register (Bits 63 to 32) */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID0              ,0x20414fd0) /* [RO][32] CPU System Counter ID 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID1              ,0x20414fd4) /* [RO][32] CPU System Counter ID 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID2              ,0x20414fd8) /* [RO][32] CPU System Counter ID 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID3              ,0x20414fdc) /* [RO][32] CPU System Counter ID 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID4              ,0x20414fe0) /* [RO][32] CPU System Counter ID 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID5              ,0x20414fe4) /* [RO][32] CPU System Counter ID 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID6              ,0x20414fe8) /* [RO][32] CPU System Counter ID 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID7              ,0x20414fec) /* [RO][32] CPU System Counter ID 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID8              ,0x20414ff0) /* [RO][32] CPU System Counter ID 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID9              ,0x20414ff4) /* [RO][32] CPU System Counter ID 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID10             ,0x20414ff8) /* [RO][32] CPU System Counter ID 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID11             ,0x20414ffc) /* [RO][32] CPU System Counter ID 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MSPI_CPTQP                          ,0x20416024) /* [RO][32] CPTQP REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_MSPI_REVISION                       ,0x2041602c) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_LDK_KEYROW32                        ,0x20417100) /* [RO][32] LED/KEYPAD KEYPAD ROWS 3 AND 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LDK_KEYROW10                        ,0x20417104) /* [RO][32] LED/KEYPAD KEYPAD ROWS 1 AND 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT0                      ,0x204171b0) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT1                      ,0x204171b4) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT2                      ,0x204171b8) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT3                      ,0x204171bc) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT4                      ,0x204171c0) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT5                      ,0x204171c4) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT6                      ,0x204171c8) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT7                      ,0x204171cc) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_CPU_STATUS        ,0x20417400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS   ,0x2041740c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_PCI_STATUS        ,0x20417418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS   ,0x20417424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WKTMR_PRESCALER_VAL                 ,0x20417490) /* [RO][32] Wakeup Timer Prescaler Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R0                ,0x20428000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R1                ,0x20428004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R2                ,0x20428008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R3                ,0x2042800c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R4                ,0x20428010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R5                ,0x20428014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R6                ,0x20428018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R7                ,0x2042801c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R8                ,0x20428020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R9                ,0x20428024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R10               ,0x20428028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R11               ,0x2042802c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R12               ,0x20428030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R13               ,0x20428034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R14               ,0x20428038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R15               ,0x2042803c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R16               ,0x20428040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R17               ,0x20428044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R18               ,0x20428048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R19               ,0x2042804c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R20               ,0x20428050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R21               ,0x20428054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R22               ,0x20428058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R23               ,0x2042805c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R24               ,0x20428060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R25               ,0x20428064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R26               ,0x20428068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R27               ,0x2042806c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R28               ,0x20428070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R29               ,0x20428074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R30               ,0x20428078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R31               ,0x2042807c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R60               ,0x204280f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R61               ,0x204280f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R63               ,0x204280fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_STATUS             ,0x2042a000) /* [RO][32] Auxiliary Register STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_IDENTITY           ,0x2042a010) /* [RO][32] Processor Identification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_PC                 ,0x2042a018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_STATUS32           ,0x2042a028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_CRC_BUILD_BCR      ,0x2042a188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DVBF_BUILD         ,0x2042a190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_EXT_ARITH_BUILD    ,0x2042a194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DATASPACE          ,0x2042a198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MEMSUBSYS          ,0x2042a19c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_VECBASE_AC_BUILD   ,0x2042a1a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_P_BASE_ADDR        ,0x2042a1a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MPU_BUILD          ,0x2042a1b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_RF_BUILD           ,0x2042a1b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_D_CACHE_BUILD      ,0x2042a1c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MADI_BUILD         ,0x2042a1cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DCCM_BUILD         ,0x2042a1d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_TIMER_BUILD        ,0x2042a1d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AP_BUILD           ,0x2042a1d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_I_CACHE_BUILD      ,0x2042a1dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ICCM_BUILD         ,0x2042a1e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DSPRAM_BUILD       ,0x2042a1e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MAC_BUILD          ,0x2042a1e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MULTIPLY_BUILD     ,0x2042a1ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_SWAP_BUILD         ,0x2042a1f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_NORM_BUILD         ,0x2042a1f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MINMAX_BUILD       ,0x2042a1f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_BARREL_BUILD       ,0x2042a1fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ARC600_BUILD       ,0x2042a304) /* [RO][32] Build configuration register for ARC 600. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MCD_BCR            ,0x2042a310) /* [RO][32] MCD configuration register for AS221BD. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_IFETCHQUEUE_BUILD  ,0x2042a3f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_ALIGN_ADDR     ,0x2042a80c) /* [RO][32] Memory Alignment Detected Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_ALIGN_SIZE     ,0x2042a810) /* [RO][32] Memory Alignment Detected Size */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT ,0x2042aa00) /* [RO][32] Inter-core Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AX_IPC_SEM_N       ,0x2042aa04) /* [RO][32] Inter-core Sempahore Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_INTER_CORE_ACK ,0x2042aa08) /* [RO][32] Inter-core Interrupt Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ERET               ,0x2042b000) /* [RO][32] Exception Return Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ERBTA              ,0x2042b004) /* [RO][32] Exception Return Branch Target Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ERSTATUS           ,0x2042b008) /* [RO][32] Exception Return Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ECR                ,0x2042b00c) /* [RO][32] Exception Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_EFA                ,0x2042b010) /* [RO][32] Exception Fault Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ICAUSE1            ,0x2042b028) /* [RO][32] Level 1 Interrupt Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ICAUSE2            ,0x2042b02c) /* [RO][32] Level 2 Interrupt Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_IENABLE        ,0x2042b030) /* [RO][32] Interrupt Mask Programming */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_ITRIGGER       ,0x2042b034) /* [RO][32] Interrupt Sensitivity Programming */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_BTA                ,0x2042b048) /* [RO][32] Branch Target Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_BTA_L1             ,0x2042b04c) /* [RO][32] Level 1 Return Branch Target */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_BTA_L2             ,0x2042b050) /* [RO][32] Level 2 Return Branch Target */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_IRQ_PULSE_CANCEL ,0x2042b054) /* [RO][32] Interrupt Pulse Cancel */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_IRQ_PENDING    ,0x2042b058) /* [RO][32] Interrupt Pending Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTFR                     ,0x20430018) /* [RO][32] Flag register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTRIS                    ,0x2043003c) /* [RO][32] Raw interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTMIS                    ,0x20430040) /* [RO][32] Masked interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID0              ,0x20430fe0) /* [RO][32] UARTPeriphID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID1              ,0x20430fe4) /* [RO][32] UARTPeriphID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID2              ,0x20430fe8) /* [RO][32] UARTPeriphID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID3              ,0x20430fec) /* [RO][32] UARTPeriphID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID0               ,0x20430ff0) /* [RO][32] UARTPCellID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID1               ,0x20430ff4) /* [RO][32] UARTPCellID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID2               ,0x20430ff8) /* [RO][32] UARTPCellID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID3               ,0x20430ffc) /* [RO][32] UARTPCellID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_STATUS0                  ,0x20431100) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_MASK_STATUS0             ,0x2043110c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_STATUS1                  ,0x20431118) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_MASK_STATUS1             ,0x20431124) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS0                 ,0x20431200) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS0            ,0x2043120c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS1                 ,0x20431218) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS1            ,0x20431224) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS2                 ,0x20431230) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS2            ,0x2043123c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_REVID                  ,0x20431300) /* [RO][32] LEAP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER0_COUNT           ,0x20431344) /* [RO][32] Timer0 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER1_COUNT           ,0x2043134c) /* [RO][32] Timer1 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER2_COUNT           ,0x20431354) /* [RO][32] Timer2 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER3_COUNT           ,0x2043135c) /* [RO][32] Timer3 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSTI_BSTI_STATUS_RDATA          ,0x20431404) /* [RO][32] Indicate the status of BSTI and read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TMON_TEMPERATURE_MEASUREMENT_STATUS ,0x20431500) /* [RO][32] Indicate temperature measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TMON_TEMPERATURE_INTERRUPT_TEMPERATURE ,0x2043151c) /* [RO][32] Temperature code associated with temperature interrupt event */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_STB_MEMORY_ASSIST_STATUS ,0x20431804) /* [RO][32] STBMEMORY ASSIST STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_CM_MEMORY_ASSIST_STATUS ,0x2043180c) /* [RO][32] CMMEMORY ASSIST STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS ,0x20431814) /* [RO][32] VOLTAGE REGULATOR STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS      ,0x20431818) /* [RO][32] S2 STANDBY STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_STB_VTRAP_STATUS       ,0x2043181c) /* [RO][32] STBVTRAP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_CM_VTRAP_STATUS        ,0x20431824) /* [RO][32] CMVTRAP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_STATUS             ,0x20431830) /* [RO][32] OTP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_STATUS_STB         ,0x20431834) /* [RO][32] STBOTP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_STATUS_CM          ,0x20431838) /* [RO][32] CMOTP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_AVS_INFO           ,0x2043183c) /* [RO][32] OTP AVS INFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_REVID                  ,0x20431870) /* [RO][32] REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_AVS_STATUS_IN          ,0x20431880) /* [RO][32] AVS STATUS IN */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_BBM_IPSTAT             ,0x20431890) /* [RO][32] BBM IPSTAT */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_BBM_DPSTAT             ,0x20431894) /* [RO][32] BBM DPSTAT */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_BBM_PSTAT              ,0x20431898) /* [RO][32] BBM PSTAT */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_1_SW_MEASUREMENT_UNIT_BUSY ,0x20432004) /* [RO][32] Indicate measurement unit is busy and SW should not de-assert sw_takeover while this is asserted */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_1_LAST_MEASURED_SENSOR  ,0x20432090) /* [RO][32] The last sensor that has been measured */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_1_AVS_INTERRUPT_FLAGS   ,0x20432094) /* [RO][32] Indicate AVS interrupts status whether they are triggered or not */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_PVT_TEMPERATURE_MNTR_STATUS ,0x20432200) /* [RO][32] Indicate PVT monitor sel 000(Temperature Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_PVT_0P85V_0_MNTR_STATUS ,0x20432204) /* [RO][32] Indicate PVT monitor sel 001(0p85V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_PVT_0P85V_1_MNTR_STATUS ,0x20432208) /* [RO][32] Indicate PVT monitor sel 010(0p85V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_PVT_1V_0_MNTR_STATUS ,0x2043220c) /* [RO][32] Indicate PVT monitor sel 011(1V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_PVT_1V_1_MNTR_STATUS ,0x20432210) /* [RO][32] Indicate PVT monitor sel 100(1V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_PVT_1p8V_MNTR_STATUS ,0x20432214) /* [RO][32] Indicate PVT monitor sel 101(1p8V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_PVT_3p3V_MNTR_STATUS ,0x20432218) /* [RO][32] Indicate PVT monitor sel 110(3p3V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_PVT_TESTMODE_MNTR_STATUS ,0x2043221c) /* [RO][32] Indicate PVT monitor sel 111(Testmode Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_0 ,0x20432220) /* [RO][32] Indicate central rosc 0 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_1 ,0x20432224) /* [RO][32] Indicate central rosc 1 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_2 ,0x20432228) /* [RO][32] Indicate central rosc 2 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_3 ,0x2043222c) /* [RO][32] Indicate central rosc 3 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_4 ,0x20432230) /* [RO][32] Indicate central rosc 4 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_5 ,0x20432234) /* [RO][32] Indicate central rosc 5 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_6 ,0x20432238) /* [RO][32] Indicate central rosc 6 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_7 ,0x2043223c) /* [RO][32] Indicate central rosc 7 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_8 ,0x20432240) /* [RO][32] Indicate central rosc 8 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_9 ,0x20432244) /* [RO][32] Indicate central rosc 9 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_10 ,0x20432248) /* [RO][32] Indicate central rosc 10 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_11 ,0x2043224c) /* [RO][32] Indicate central rosc 11 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_12 ,0x20432250) /* [RO][32] Indicate central rosc 12 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_13 ,0x20432254) /* [RO][32] Indicate central rosc 13 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_14 ,0x20432258) /* [RO][32] Indicate central rosc 14 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_15 ,0x2043225c) /* [RO][32] Indicate central rosc 15 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_16 ,0x20432260) /* [RO][32] Indicate central rosc 16 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_17 ,0x20432264) /* [RO][32] Indicate central rosc 17 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_18 ,0x20432268) /* [RO][32] Indicate central rosc 18 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_19 ,0x2043226c) /* [RO][32] Indicate central rosc 19 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_20 ,0x20432270) /* [RO][32] Indicate central rosc 20 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_21 ,0x20432274) /* [RO][32] Indicate central rosc 21 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_22 ,0x20432278) /* [RO][32] Indicate central rosc 22 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_23 ,0x2043227c) /* [RO][32] Indicate central rosc 23 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_24 ,0x20432280) /* [RO][32] Indicate central rosc 24 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_25 ,0x20432284) /* [RO][32] Indicate central rosc 25 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_26 ,0x20432288) /* [RO][32] Indicate central rosc 26 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_27 ,0x2043228c) /* [RO][32] Indicate central rosc 27 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_28 ,0x20432290) /* [RO][32] Indicate central rosc 28 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_29 ,0x20432294) /* [RO][32] Indicate central rosc 29 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_30 ,0x20432298) /* [RO][32] Indicate central rosc 30 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_31 ,0x2043229c) /* [RO][32] Indicate central rosc 31 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_32 ,0x204322a0) /* [RO][32] Indicate central rosc 32 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_33 ,0x204322a4) /* [RO][32] Indicate central rosc 33 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_34 ,0x204322a8) /* [RO][32] Indicate central rosc 34 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_STATUS_35 ,0x204322ac) /* [RO][32] Indicate central rosc 35 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_1_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS ,0x204322e0) /* [RO][32] Represent sampled data from the central rosc's all_idl_hi_oscs and all_idl_low_oscs signals for test/debug purpose */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_1_POW_WDOG_FAILURE_STATUS ,0x20432800) /* [RO][32] Indicate power watchdog failure measurement data and validity of the data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_1_INTERRUPT_STATUS_FAULTY_POW_WDOG ,0x20432804) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1 ,0x20432808) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_1_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR ,0x20432dfc) /* [RO][32] Indicate the faulty sensor where the threshold1 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_2_1_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR ,0x20432efc) /* [RO][32] Indicate the faulty sensor where the threshold2 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_2_SW_MEASUREMENT_UNIT_BUSY ,0x20434004) /* [RO][32] Indicate measurement unit is busy and SW should not de-assert sw_takeover while this is asserted */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_2_LAST_MEASURED_SENSOR  ,0x20434090) /* [RO][32] The last sensor that has been measured */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_2_AVS_INTERRUPT_FLAGS   ,0x20434094) /* [RO][32] Indicate AVS interrupts status whether they are triggered or not */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_PVT_TEMPERATURE_MNTR_STATUS ,0x20434200) /* [RO][32] Indicate PVT monitor sel 000(Temperature Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_PVT_0P85V_0_MNTR_STATUS ,0x20434204) /* [RO][32] Indicate PVT monitor sel 001(0p85V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_PVT_0P85V_1_MNTR_STATUS ,0x20434208) /* [RO][32] Indicate PVT monitor sel 010(0p85V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_PVT_1V_0_MNTR_STATUS ,0x2043420c) /* [RO][32] Indicate PVT monitor sel 011(1V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_PVT_1V_1_MNTR_STATUS ,0x20434210) /* [RO][32] Indicate PVT monitor sel 100(1V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_PVT_1p8V_MNTR_STATUS ,0x20434214) /* [RO][32] Indicate PVT monitor sel 101(1p8V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_PVT_3p3V_MNTR_STATUS ,0x20434218) /* [RO][32] Indicate PVT monitor sel 110(3p3V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_PVT_TESTMODE_MNTR_STATUS ,0x2043421c) /* [RO][32] Indicate PVT monitor sel 111(Testmode Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_0 ,0x20434220) /* [RO][32] Indicate central rosc 0 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_1 ,0x20434224) /* [RO][32] Indicate central rosc 1 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_2 ,0x20434228) /* [RO][32] Indicate central rosc 2 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_3 ,0x2043422c) /* [RO][32] Indicate central rosc 3 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_4 ,0x20434230) /* [RO][32] Indicate central rosc 4 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_5 ,0x20434234) /* [RO][32] Indicate central rosc 5 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_6 ,0x20434238) /* [RO][32] Indicate central rosc 6 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_7 ,0x2043423c) /* [RO][32] Indicate central rosc 7 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_8 ,0x20434240) /* [RO][32] Indicate central rosc 8 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_9 ,0x20434244) /* [RO][32] Indicate central rosc 9 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_10 ,0x20434248) /* [RO][32] Indicate central rosc 10 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_11 ,0x2043424c) /* [RO][32] Indicate central rosc 11 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_12 ,0x20434250) /* [RO][32] Indicate central rosc 12 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_13 ,0x20434254) /* [RO][32] Indicate central rosc 13 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_14 ,0x20434258) /* [RO][32] Indicate central rosc 14 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_15 ,0x2043425c) /* [RO][32] Indicate central rosc 15 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_16 ,0x20434260) /* [RO][32] Indicate central rosc 16 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_17 ,0x20434264) /* [RO][32] Indicate central rosc 17 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_18 ,0x20434268) /* [RO][32] Indicate central rosc 18 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_19 ,0x2043426c) /* [RO][32] Indicate central rosc 19 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_20 ,0x20434270) /* [RO][32] Indicate central rosc 20 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_21 ,0x20434274) /* [RO][32] Indicate central rosc 21 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_22 ,0x20434278) /* [RO][32] Indicate central rosc 22 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_23 ,0x2043427c) /* [RO][32] Indicate central rosc 23 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_24 ,0x20434280) /* [RO][32] Indicate central rosc 24 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_25 ,0x20434284) /* [RO][32] Indicate central rosc 25 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_26 ,0x20434288) /* [RO][32] Indicate central rosc 26 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_27 ,0x2043428c) /* [RO][32] Indicate central rosc 27 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_28 ,0x20434290) /* [RO][32] Indicate central rosc 28 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_29 ,0x20434294) /* [RO][32] Indicate central rosc 29 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_30 ,0x20434298) /* [RO][32] Indicate central rosc 30 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_31 ,0x2043429c) /* [RO][32] Indicate central rosc 31 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_32 ,0x204342a0) /* [RO][32] Indicate central rosc 32 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_33 ,0x204342a4) /* [RO][32] Indicate central rosc 33 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_34 ,0x204342a8) /* [RO][32] Indicate central rosc 34 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_STATUS_35 ,0x204342ac) /* [RO][32] Indicate central rosc 35 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_2_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS ,0x204342e0) /* [RO][32] Represent sampled data from the central rosc's all_idl_hi_oscs and all_idl_low_oscs signals for test/debug purpose */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_2_POW_WDOG_FAILURE_STATUS ,0x20434800) /* [RO][32] Indicate power watchdog failure measurement data and validity of the data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_2_INTERRUPT_STATUS_FAULTY_POW_WDOG ,0x20434804) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_2_INTERRUPT_STATUS_FAULTY_POW_WDOG_1 ,0x20434808) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_1_2_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR ,0x20434dfc) /* [RO][32] Indicate the faulty sensor where the threshold1 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_2_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR ,0x20434efc) /* [RO][32] Indicate the faulty sensor where the threshold2 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGVALUE                  ,0x20436004) /* [RO][32] Watchdog Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGRIS                    ,0x20436010) /* [RO][32] Watchdog Raw Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGMIS                    ,0x20436014) /* [RO][32] Watchdog Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID0              ,0x20436fe0) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID1              ,0x20436fe4) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID2              ,0x20436fe8) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID3              ,0x20436fec) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID0               ,0x20436ff0) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID1               ,0x20436ff4) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID2               ,0x20436ff8) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID3               ,0x20436ffc) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_ID               ,0x20438000) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_CAPABILITY       ,0x20438004) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_STATUS           ,0x2043800c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_AVS_ROSC_COUNT        ,0x2043801c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_ID               ,0x20438040) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_CAPABILITY       ,0x20438044) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_STATUS           ,0x2043804c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_AVS_ROSC_COUNT        ,0x2043805c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_ID               ,0x20438080) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_CAPABILITY       ,0x20438084) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_STATUS           ,0x2043808c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_AVS_ROSC_COUNT        ,0x2043809c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_ID               ,0x204380c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_CAPABILITY       ,0x204380c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_STATUS           ,0x204380cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_AVS_ROSC_COUNT        ,0x204380dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_ID               ,0x20438100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_CAPABILITY       ,0x20438104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_STATUS           ,0x2043810c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_AVS_ROSC_COUNT        ,0x2043811c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_ID               ,0x20438140) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_CAPABILITY       ,0x20438144) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_STATUS           ,0x2043814c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_AVS_ROSC_COUNT        ,0x2043815c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_ID               ,0x20438180) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_CAPABILITY       ,0x20438184) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_STATUS           ,0x2043818c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_AVS_ROSC_COUNT        ,0x2043819c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_ID               ,0x204381c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_CAPABILITY       ,0x204381c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_STATUS           ,0x204381cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_AVS_ROSC_COUNT        ,0x204381dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_ID               ,0x20438200) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_CAPABILITY       ,0x20438204) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_STATUS           ,0x2043820c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_AVS_ROSC_COUNT        ,0x2043821c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_ID               ,0x20438240) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_CAPABILITY       ,0x20438244) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_STATUS           ,0x2043824c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_AVS_ROSC_COUNT        ,0x2043825c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_ID               ,0x20438280) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_CAPABILITY       ,0x20438284) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_STATUS           ,0x2043828c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_AVS_ROSC_COUNT        ,0x2043829c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_ID               ,0x204382c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_CAPABILITY       ,0x204382c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_STATUS           ,0x204382cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_AVS_ROSC_COUNT        ,0x204382dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_ID               ,0x20438300) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_CAPABILITY       ,0x20438304) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_STATUS           ,0x2043830c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_AVS_ROSC_COUNT        ,0x2043831c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_ID               ,0x20438340) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_CAPABILITY       ,0x20438344) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_STATUS           ,0x2043834c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_AVS_ROSC_COUNT        ,0x2043835c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_ID               ,0x20438380) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_CAPABILITY       ,0x20438384) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_STATUS           ,0x2043838c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_AVS_ROSC_COUNT        ,0x2043839c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_ID               ,0x204383c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_CAPABILITY       ,0x204383c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_STATUS           ,0x204383cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_AVS_ROSC_COUNT        ,0x204383dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_ID               ,0x20438400) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_CAPABILITY       ,0x20438404) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_STATUS           ,0x2043840c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_AVS_ROSC_COUNT        ,0x2043841c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_ID               ,0x20438440) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_CAPABILITY       ,0x20438444) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_STATUS           ,0x2043844c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_AVS_ROSC_COUNT        ,0x2043845c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_ID               ,0x20438480) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_CAPABILITY       ,0x20438484) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_STATUS           ,0x2043848c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_AVS_ROSC_COUNT        ,0x2043849c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_ID               ,0x204384c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_CAPABILITY       ,0x204384c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_STATUS           ,0x204384cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_AVS_ROSC_COUNT        ,0x204384dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_ID               ,0x20438500) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_CAPABILITY       ,0x20438504) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_STATUS           ,0x2043850c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_AVS_ROSC_COUNT        ,0x2043851c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_ID               ,0x20438540) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_CAPABILITY       ,0x20438544) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_STATUS           ,0x2043854c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_AVS_ROSC_COUNT        ,0x2043855c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_ID               ,0x20438580) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_CAPABILITY       ,0x20438584) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_STATUS           ,0x2043858c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_AVS_ROSC_COUNT        ,0x2043859c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_ID               ,0x204385c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_CAPABILITY       ,0x204385c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_STATUS           ,0x204385cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_AVS_ROSC_COUNT        ,0x204385dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_024_BPCM_ID               ,0x20438600) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_024_BPCM_CAPABILITY       ,0x20438604) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_024_BPCM_STATUS           ,0x2043860c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_024_AVS_ROSC_COUNT        ,0x2043861c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_025_BPCM_ID               ,0x20438640) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_025_BPCM_CAPABILITY       ,0x20438644) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_025_BPCM_STATUS           ,0x2043864c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_025_AVS_ROSC_COUNT        ,0x2043865c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_026_BPCM_ID               ,0x20438680) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_026_BPCM_CAPABILITY       ,0x20438684) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_026_BPCM_STATUS           ,0x2043868c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_026_AVS_ROSC_COUNT        ,0x2043869c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_027_BPCM_ID               ,0x204386c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_027_BPCM_CAPABILITY       ,0x204386c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_027_BPCM_STATUS           ,0x204386cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_027_AVS_ROSC_COUNT        ,0x204386dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_028_BPCM_ID               ,0x20438700) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_028_BPCM_CAPABILITY       ,0x20438704) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_028_BPCM_STATUS           ,0x2043870c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_028_AVS_ROSC_COUNT        ,0x2043871c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_029_BPCM_ID               ,0x20438740) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_029_BPCM_CAPABILITY       ,0x20438744) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_029_BPCM_STATUS           ,0x2043874c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_029_AVS_ROSC_COUNT        ,0x2043875c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_030_BPCM_ID               ,0x20438780) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_030_BPCM_CAPABILITY       ,0x20438784) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_030_BPCM_STATUS           ,0x2043878c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_030_AVS_ROSC_COUNT        ,0x2043879c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_031_BPCM_ID               ,0x204387c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_031_BPCM_CAPABILITY       ,0x204387c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_031_BPCM_STATUS           ,0x204387cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_031_AVS_ROSC_COUNT        ,0x204387dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_032_BPCM_ID               ,0x20438800) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_032_BPCM_CAPABILITY       ,0x20438804) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_032_BPCM_STATUS           ,0x2043880c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_032_AVS_ROSC_COUNT        ,0x2043881c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_033_BPCM_ID               ,0x20438840) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_033_BPCM_CAPABILITY       ,0x20438844) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_033_BPCM_STATUS           ,0x2043884c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_033_AVS_ROSC_COUNT        ,0x2043885c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_034_BPCM_ID               ,0x20438880) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_034_BPCM_CAPABILITY       ,0x20438884) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_034_BPCM_STATUS           ,0x2043888c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_034_AVS_ROSC_COUNT        ,0x2043889c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_REGISTERS_PMB_ERROR_STATUS  ,0x2043a008) /* [RO][32] Indicate if there was erroneous PMB transaction along with address and type of transaction */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RANGE_BLOCKER_RSV_22            ,0x20440a58) /* [RO][32] RESERVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CONTINUATION_STB_BOOT_HI_ADDR0  ,0x20450000) /* [RO][32] Higher 8-bit of HIF's Read-only STB Boot Continuation Address 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CONTINUATION_STB_BOOT_ADDR0     ,0x20450004) /* [RO][32] Lower 32-bit of HIF's Read-only STB Boot Continuation Address 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CONTINUATION_WEB_BOOT_HI_ADDR0 ,0x20450800) /* [RO][32] Higher 8-bit of HIF's Read-only WEB Boot Continuation Address 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CONTINUATION_WEB_BOOT_ADDR0  ,0x20450804) /* [RO][32] Lower 32-bit of HIF's Read-only WEB Boot Continuation Address 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DOCSIS_PLL_SYS0_PLL_LOCK_STATUS ,0x20480030) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DOCSIS_PLL_SYS0_PLL_STATUS   ,0x2048004c) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DOCSIS_PLL_SYS1_PLL_LOCK_STATUS ,0x2048007c) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DOCSIS_PLL_SYS1_PLL_STATUS   ,0x20480098) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DOCSIS_PLL_SYS2_PLL_LOCK_STATUS ,0x204800c8) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DOCSIS_PLL_SYS2_PLL_STATUS   ,0x204800e4) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_CORE_PLL_LOCK_STATUS ,0x20480100) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_CORE_PLL_STATUS      ,0x2048011c) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_LC_PLL_LOCK_STATUS       ,0x2048014c) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_LC_PLL_STATUS            ,0x20480164) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS     ,0x20480188) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_MOCA_PLL_STATUS          ,0x204801a4) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_RDP_PLL_LOCK_STATUS      ,0x204801d8) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_RDP_PLL_STATUS           ,0x204801f4) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS      ,0x2048020c) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_XPT_PLL_STATUS           ,0x20480228) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_AIF_WB_CAB_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480230) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_ANA_SW_AVS_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS ,0x20480240) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_APM_TOP_INST_CLOCK_DISABLE_STATUS ,0x20480248) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_APM_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480250) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS  ,0x20480258) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLKGEN_INST_CLOCK_ENABLE_STATUS ,0x20480260) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER    ,0x20480274) /* [RO][32] Clock Monitor Reference Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE       ,0x20480278) /* [RO][32] Clock Monitor Reference Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER   ,0x2048027c) /* [RO][32] Clock Monitor View Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CMD_AFEC_TOPA_INST_CLOCK_ENABLE_STATUS ,0x20480284) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CMD_AFEC_TOPB_INST_CLOCK_ENABLE_STATUS ,0x20480290) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS ,0x2048029c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS ,0x204802a4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CPU4355_BCM_MIPS_TOP_INST_CLOCK_ENABLE_STATUS ,0x204802b0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_D31DSMAC_OFDM_TOPA_INST_CLOCK_DISABLE_STATUS ,0x204802bc) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_D31DSMAC_OFDM_TOPA_INST_CLOCK_ENABLE_STATUS ,0x204802c4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_D31DSMAC_OFDM_TOPB_INST_CLOCK_DISABLE_STATUS ,0x204802cc) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_D31DSMAC_OFDM_TOPB_INST_CLOCK_ENABLE_STATUS ,0x204802d4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_D3DSMAC_32CH_TOP_INST_CLOCK_DISABLE_STATUS ,0x204802dc) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_D3DSMAC_32CH_TOP_INST_CLOCK_ENABLE_STATUS ,0x204802e4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DOCSIS_PLL_SYS2_PLL_RESET_STATUS ,0x204802f0) /* [RO][32] DOCSIS_PLL_SYS2 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DS_TOPA_INST_CLOCK_ENABLE_STATUS ,0x204802f8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DTP_DFAP_TOP_INST_CLOCK_DISABLE_STATUS ,0x2048030c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_DTP_DFAP_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480314) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_EAGLET_TOP_INST_CLOCK_ENABLE_STATUS ,0x2048031c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_G2U_U2U_UBUS_MOD_SS_INST_CLOCK_ENABLE_STATUS ,0x2048032c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_DISABLE_STATUS ,0x20480338) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_LEAP_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480340) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MEMC0_DDR3_3390_TOP_WRAPPER_INST_CLOCK_DISABLE_STATUS ,0x2048034c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MEMC0_DDR3_3390_TOP_WRAPPER_INST_CLOCK_ENABLE_STATUS ,0x20480354) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MEMC0_DDR3_3390_TOP_WRAPPER_INST_STATUS ,0x2048035c) /* [RO][32] Memc0 ddr3 3390 top wrapper inst status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MOCAMAC_TOP_INST_CLOCK_DISABLE_STATUS ,0x20480364) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MOCAMAC_TOP_INST_CLOCK_ENABLE_STATUS ,0x2048036c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MOCAPHY_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480378) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_MULTI_CLOCK_DISABLE_STATUS   ,0x20480384) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS     ,0x20480394) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PCIE_X3_TOP_INST_CLOCK_DISABLE_STATUS ,0x204803a0) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PCIE_X3_TOP_INST_CLOCK_ENABLE_STATUS ,0x204803a8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_CORE_GLITCHLESS_SWITCH_STATUS ,0x204803b4) /* [RO][32] PLL_CPU_CORE Glitchless Switching */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_CORE_PLL_RESET_STATUS ,0x204803b8) /* [RO][32] PLL_CPU_CORE Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_LC_PLL_RESET_STATUS      ,0x204803bc) /* [RO][32] PLL_LC Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_MOCA_PLL_RESET_STATUS    ,0x204803c0) /* [RO][32] PLL_MOCA Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_RDP_PLL_RESET_STATUS     ,0x204803c4) /* [RO][32] PLL_RDP Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_XPT_PLL_RESET_STATUS     ,0x204803cc) /* [RO][32] PLL_XPT Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PROD_OTP_INST_CLOCK_DISABLE_STATUS ,0x204803e0) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PROD_OTP_INST_CLOCK_ENABLE_STATUS ,0x204803e8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_RDP_TOP_WRAPPER_INST_CLOCK_DISABLE_STATUS ,0x204803f0) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_RDP_TOP_WRAPPER_INST_CLOCK_ENABLE_STATUS ,0x204803f8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SWITCH_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480404) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_STATUS ,0x20480410) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_TCOFDM_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480418) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_TCQAM_DAVIC_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480420) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UBUS_MOD_PERIPH_FPM_INST_CLOCK_DISABLE_STATUS ,0x2048042c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UBUS_MOD_PERIPH_FPM_INST_CLOCK_ENABLE_STATUS ,0x20480434) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UNIMAC_MBDMA_TOP_WAN_INST_CLOCK_DISABLE_STATUS ,0x2048043c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UNIMAC_MBDMA_TOP_WAN_INST_CLOCK_ENABLE_STATUS ,0x20480444) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USB0_TOP_INST_CLOCK_DISABLE_STATUS ,0x2048044c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_AHB_STATUS ,0x20480458) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_AXI_STATUS ,0x20480460) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480464) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_USMAC_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480470) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_US_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480478) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UTP_CRYPTO_SEGDMA_TOP_INST_CLOCK_DISABLE_STATUS ,0x20480480) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_UTP_CRYPTO_SEGDMA_TOP_INST_CLOCK_ENABLE_STATUS ,0x20480488) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_WOD_RCVR_TOPA_INST_CLOCK_ENABLE_STATUS ,0x20480490) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_WOD_RCVR_TOPB_INST_CLOCK_ENABLE_STATUS ,0x20480498) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_GR_REVISION                  ,0x20483000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_01                 ,0x204a0010) /* [RO][32] Response Word 0 and 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_23                 ,0x204a0014) /* [RO][32] Response Word 2 and 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_45                 ,0x204a0018) /* [RO][32] Response Word 4 and 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_67                 ,0x204a001c) /* [RO][32] Response Word 6 and 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_STATE                   ,0x204a0024) /* [RO][32] Present State of Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_CAPABLE                 ,0x204a0040) /* [RO][32] Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_CAPABLE_1               ,0x204a0044) /* [RO][32] Future Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_POWER_CAPABLE           ,0x204a0048) /* [RO][32] Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_POWER_CAPABLE_RSVD      ,0x204a004c) /* [RO][32] Future Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_ADMA_ERR_STAT           ,0x204a0054) /* [RO][32] ADMA Error Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_ADMA_SYSADDR_HI         ,0x204a005c) /* [RO][32] ADMA System Address High Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_INIT_DEFAULT     ,0x204a0060) /* [RO][32] Preset Values for init and default speed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_HIGH_SPEED       ,0x204a0064) /* [RO][32] Preset Values for high speed and SDR12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_SDR25_50         ,0x204a0068) /* [RO][32] Preset Values for SDR25 and SDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_SDR104_DDR50     ,0x204a006c) /* [RO][32] Preset Values for SDR104 and DDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_VERSION_STATUS          ,0x204a00fc) /* [RO][32] Controller Version and Slot Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_TAP_DLY            ,0x204a0140) /* [RO][32] Debug TAP delay setting register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_BRIDGE_STATUS  ,0x204a0144) /* [RO][32] Debug A2S Bridge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_REQ_START_ADDR ,0x204a0148) /* [RO][32] Debug register to read AHB req start address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_REQ_END_ADDR   ,0x204a014c) /* [RO][32] Debug register to read AHB req end address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_VERSION                  ,0x204a01f0) /* [RO][32] SDIO VERSION Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_01                 ,0x204a0210) /* [RO][32] Response Word 0 and 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_23                 ,0x204a0214) /* [RO][32] Response Word 2 and 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_45                 ,0x204a0218) /* [RO][32] Response Word 4 and 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_67                 ,0x204a021c) /* [RO][32] Response Word 6 and 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_STATE                   ,0x204a0224) /* [RO][32] Present State of Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_CAPABLE                 ,0x204a0240) /* [RO][32] Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_CAPABLE_1               ,0x204a0244) /* [RO][32] Future Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_POWER_CAPABLE           ,0x204a0248) /* [RO][32] Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_POWER_CAPABLE_RSVD      ,0x204a024c) /* [RO][32] Future Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_ADMA_ERR_STAT           ,0x204a0254) /* [RO][32] ADMA Error Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_ADMA_SYSADDR_HI         ,0x204a025c) /* [RO][32] ADMA System Address High Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_INIT_DEFAULT     ,0x204a0260) /* [RO][32] Preset Values for init and default speed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_HIGH_SPEED       ,0x204a0264) /* [RO][32] Preset Values for high speed and SDR12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_SDR25_50         ,0x204a0268) /* [RO][32] Preset Values for SDR25 and SDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_SDR104_DDR50     ,0x204a026c) /* [RO][32] Preset Values for SDR104 and DDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_VERSION_STATUS          ,0x204a02fc) /* [RO][32] Controller Version and Slot Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_TAP_DLY            ,0x204a0340) /* [RO][32] Debug TAP delay setting register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_BRIDGE_STATUS  ,0x204a0344) /* [RO][32] Debug A2S Bridge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_REQ_START_ADDR ,0x204a0348) /* [RO][32] Debug register to read AHB req start address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_REQ_END_ADDR   ,0x204a034c) /* [RO][32] Debug register to read AHB req end address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_VERSION                  ,0x204a03f0) /* [RO][32] SDIO VERSION Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_STATUS                  ,0x204a0404) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_VERSION                 ,0x204a0408) /* [RO][32] Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_RESET_CNT               ,0x204a0414) /* [RO][32] Reset Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_ERROR_ADDR              ,0x204a041c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_BASE_ADDR0              ,0x204a0420) /* [RO][32] RAM Base address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_BASE_ADDR1              ,0x204a0424) /* [RO][32] RAM Base address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_RAM_FILL_CNT            ,0x204a0428) /* [RO][32] RAM Fill Cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_DATA_ACCESS_TIME        ,0x204a042c) /* [RO][32] Time for Data Fetch */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_DEBUG                   ,0x204a043c) /* [RO][32] Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_CPU_STATUS                ,0x204a1000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_CPU_MASK_STATUS           ,0x204a100c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_PCI_STATUS                ,0x204a1018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_PCI_MASK_STATUS           ,0x204a1024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W0_STATUS        ,0x204a1500) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W1_STATUS        ,0x204a1504) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W2_STATUS        ,0x204a1508) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W3_STATUS        ,0x204a150c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W4_STATUS        ,0x204a1510) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS   ,0x204a1514) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS   ,0x204a1518) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS   ,0x204a151c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS   ,0x204a1520) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS   ,0x204a1524) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_RGR2_REVISION                   ,0x204a1700) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_CPU_STATUS            ,0x204a1a00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_CPU_MASK_STATUS       ,0x204a1a0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_PCI_STATUS            ,0x204a1a18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_PCI_MASK_STATUS       ,0x204a1a24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_TOP_CTRL_FLASH_TYPE             ,0x204a201c) /* [RO][32] HIF Decoded Flash Type */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_TOP_CTRL_CPU_MODE_STATUS        ,0x204a2034) /* [RO][32] CPU MODE Control status register (PUBLIC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR0 ,0x204a2460) /* [RO][32] STB CPU Access Rights Violation Address0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0 ,0x204a2464) /* [RO][32] STB CPU Access Rights Violation Upper Address0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR1 ,0x204a246c) /* [RO][32] WEB CPU Access Rights Violation Address1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1 ,0x204a2470) /* [RO][32] WEB CPU Access Rights Violation Upper Address1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID         ,0x204a24d8) /* [RO][32] CPU0 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY ,0x204a24dc) /* [RO][32] CPU0 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_STATUS     ,0x204a24e4) /* [RO][32] CPU0 BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU0_AVS_ROSC_COUNT  ,0x204a24f0) /* [RO][32] CPU0 Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID         ,0x204a24f8) /* [RO][32] CPU1 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY ,0x204a24fc) /* [RO][32] CPU1 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_STATUS     ,0x204a2504) /* [RO][32] CPU1 BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU1_AVS_ROSC_COUNT  ,0x204a2510) /* [RO][32] CPU1 Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID         ,0x204a2518) /* [RO][32] CPU2 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY ,0x204a251c) /* [RO][32] CPU2 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_STATUS     ,0x204a2524) /* [RO][32] CPU2 BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU2_AVS_ROSC_COUNT  ,0x204a2530) /* [RO][32] CPU2 Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID         ,0x204a2538) /* [RO][32] CPU3 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY ,0x204a253c) /* [RO][32] CPU3 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_STATUS     ,0x204a2544) /* [RO][32] CPU3 BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU3_AVS_ROSC_COUNT  ,0x204a2550) /* [RO][32] CPU3 Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_L2BIU_BPCM_ID        ,0x204a2558) /* [RO][32] L2BIU BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_L2BIU_BPCM_CAPABILITY ,0x204a255c) /* [RO][32] L2BIU BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_L2BIU_BPCM_STATUS    ,0x204a2564) /* [RO][32] L2BIU BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_L2BIU_AVS_ROSC_COUNT ,0x204a2570) /* [RO][32] L2BIU Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG ,0x204a2588) /* [RO][32] CPU Thermal Throttling IRQ Config Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_MISC_REG ,0x204a259c) /* [RO][32] CPU Thermal Throttling Misc IRQ Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG     ,0x204a25b8) /* [RO][32] CPU Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_REVISION                       ,0x204a2800) /* [RO][32] NAND Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INTFC_STATUS                   ,0x204a2814) /* [RO][32] Nand Flash Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_CORR_ERROR_COUNT               ,0x204a2900) /* [RO][32] Read Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_READ_ERROR_COUNT               ,0x204a2904) /* [RO][32] Read Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_BLOCK_LOCK_STATUS              ,0x204a2908) /* [RO][32] Nand Flash Block Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ECC_CORR_EXT_ADDR              ,0x204a290c) /* [RO][32] ECC Correctable Error Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ECC_CORR_ADDR                  ,0x204a2910) /* [RO][32] ECC Correctable Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ECC_UNC_EXT_ADDR               ,0x204a2914) /* [RO][32] ECC Uncorrectable Error Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ECC_UNC_ADDR                   ,0x204a2918) /* [RO][32] ECC Uncorrectable Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_READ_EXT_ADDR            ,0x204a291c) /* [RO][32] Flash Read Data Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_READ_ADDR                ,0x204a2920) /* [RO][32] Flash Read Data Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_PROGRAM_PAGE_EXT_ADDR          ,0x204a2924) /* [RO][32] Page Program Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_PROGRAM_PAGE_ADDR              ,0x204a2928) /* [RO][32] Page Program Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_COPY_BACK_EXT_ADDR             ,0x204a292c) /* [RO][32] Copy Back Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_COPY_BACK_ADDR                 ,0x204a2930) /* [RO][32] Copy Back Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_BLOCK_ERASE_EXT_ADDR           ,0x204a2934) /* [RO][32] Block Erase Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_BLOCK_ERASE_ADDR               ,0x204a2938) /* [RO][32] Block Erase Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INV_READ_EXT_ADDR              ,0x204a293c) /* [RO][32] Flash Invalid Data Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INV_READ_ADDR                  ,0x204a2940) /* [RO][32] Flash Invalid Data Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INIT_STATUS                    ,0x204a2944) /* [RO][32] Initialization status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ONFI_DEBUG_DATA                ,0x204a294c) /* [RO][32] ONFI Debug Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_DEVICE_ID                ,0x204a2994) /* [RO][32] Nand Flash Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_DEVICE_ID_EXT            ,0x204a2998) /* [RO][32] Nand Flash Extended Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_LL_RDDATA                      ,0x204a299c) /* [RO][32] Nand Flash Low Level Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_0          ,0x204a2a00) /* [RO][32] Nand Flash Spare Area Read Bytes 0-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_4          ,0x204a2a04) /* [RO][32] Nand Flash Spare Area Read Bytes 4-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_8          ,0x204a2a08) /* [RO][32] Nand Flash Spare Area Read Bytes 8-11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_C          ,0x204a2a0c) /* [RO][32] Nand Flash Spare Area Read Bytes 12-15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_10         ,0x204a2a10) /* [RO][32] Nand Flash Spare Area Read Bytes 16-19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_14         ,0x204a2a14) /* [RO][32] Nand Flash Spare Area Read Bytes 20-23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_18         ,0x204a2a18) /* [RO][32] Nand Flash Spare Area Read Bytes 24-27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_1C         ,0x204a2a1c) /* [RO][32] Nand Flash Spare Area Read Bytes 28-31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_20         ,0x204a2a20) /* [RO][32] Nand Flash Spare Area Read Bytes 32-35 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_24         ,0x204a2a24) /* [RO][32] Nand Flash Spare Area Read Bytes 36-39 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_28         ,0x204a2a28) /* [RO][32] Nand Flash Spare Area Read Bytes 40-43 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_2C         ,0x204a2a2c) /* [RO][32] Nand Flash Spare Area Read Bytes 44-47 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_30         ,0x204a2a30) /* [RO][32] Nand Flash Spare Area Read Bytes 48-51 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_34         ,0x204a2a34) /* [RO][32] Nand Flash Spare Area Read Bytes 52-55 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_38         ,0x204a2a38) /* [RO][32] Nand Flash Spare Area Read Bytes 56-59 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_3C         ,0x204a2a3c) /* [RO][32] Nand Flash Spare Area Read Bytes 60-63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_DDR_NCDL_CALIB_STAT            ,0x204a2acc) /* [RO][32] Nand Flash Calibration Status for Master DLL */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_DDR_PHY_BIST_STAT              ,0x204a2ae0) /* [RO][32] Nand Flash DDR PHY BIST STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_DDR_DIAG_STAT0                 ,0x204a2ae4) /* [RO][32] Nand Flash DDR DIAG STATUS0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_DDR_DIAG_STAT1                 ,0x204a2ae8) /* [RO][32] Nand Flash DDR DIAG STATUS1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_REVISION                  ,0x204a3000) /* [RO][32] NAND Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_STATUS                    ,0x204a3014) /* [RO][32] DMA STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_INTERRUPT_DESC            ,0x204a3018) /* [RO][32] DMA INTERRUPT DESC */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_INTERRUPT_DESC_EXT        ,0x204a301c) /* [RO][32] DMA INTERRUPT DESC EXT */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_CURRENT_DESC              ,0x204a3024) /* [RO][32] DMA CURRENT DESC */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_CURRENT_DESC_EXT          ,0x204a3028) /* [RO][32] DMA CURRENT DESC EXT */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_REVISION_ID                    ,0x204a3200) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_BUSY_STATUS                    ,0x204a320c) /* [RO][32] BSPI Busy Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_INTR_STATUS                    ,0x204a3210) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_B0_STATUS                      ,0x204a3214) /* [RO][32] Prefetch Buffer 0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_B1_STATUS                      ,0x204a321c) /* [RO][32] Prefetch Buffer 1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_FULLNESS                   ,0x204a330c) /* [RO][32] Fullness indicator for the read ahead buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_STATUS                     ,0x204a3314) /* [RO][32] Linear Read Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_READ_DATA                  ,0x204a3318) /* [RO][32] Read data from Raf-buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_WORD_CNT                   ,0x204a331c) /* [RO][32] Current number of words fetched from Flash */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_CURR_ADDR                  ,0x204a3320) /* [RO][32] Current read address for the linear read session */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSPI_CPTQP                      ,0x204a3424) /* [RO][32] CPTQP REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSPI_REVISION                   ,0x204a342c) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_CPU_STATUS               ,0x204a4000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_CPU_MASK_STATUS          ,0x204a400c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_PCI_STATUS               ,0x204a4018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_PCI_MASK_STATUS          ,0x204a4024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_CPU_STATUS               ,0x204a4100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_CPU_MASK_STATUS          ,0x204a410c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_PCI_STATUS               ,0x204a4118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_PCI_MASK_STATUS          ,0x204a4124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PROD_OTP_GRB_REVISION               ,0x204e6000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_0           ,0x204e6114) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_1           ,0x204e6118) /* [RO][32] General status register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_2           ,0x204e611c) /* [RO][32] General status register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_3           ,0x204e6120) /* [RO][32] General status register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_4           ,0x204e6124) /* [RO][32] General status register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_5           ,0x204e6128) /* [RO][32] General status register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_6           ,0x204e612c) /* [RO][32] General status register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_7           ,0x204e6130) /* [RO][32] General status register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_8           ,0x204e6134) /* [RO][32] General status register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_9           ,0x204e6138) /* [RO][32] General status register 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_10          ,0x204e613c) /* [RO][32] General status register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_11          ,0x204e6140) /* [RO][32] General status register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_12          ,0x204e6144) /* [RO][32] General status register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_13          ,0x204e6148) /* [RO][32] General status register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_14          ,0x204e614c) /* [RO][32] General status register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_15          ,0x204e6150) /* [RO][32] General status register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_16          ,0x204e6154) /* [RO][32] General status register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_17          ,0x204e6158) /* [RO][32] General status register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_18          ,0x204e615c) /* [RO][32] General status register 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_0            ,0x20a820b0) /* [RO][32] TV Status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_1            ,0x20a820b4) /* [RO][32] TV Status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_2            ,0x20a820b8) /* [RO][32] TV Status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_3            ,0x20a820bc) /* [RO][32] TV Status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_4            ,0x20a820c0) /* [RO][32] TV Status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_5            ,0x20a820c4) /* [RO][32] TV Status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_6            ,0x20a820c8) /* [RO][32] TV Status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_7            ,0x20a820cc) /* [RO][32] TV Status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TV_STATUS_8            ,0x20a820d0) /* [RO][32] TV Status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF0_STATUS           ,0x20a8240c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF1_STATUS           ,0x20a8241c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF2_STATUS           ,0x20a8242c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF3_STATUS           ,0x20a8243c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF4_STATUS           ,0x20a8244c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF5_STATUS           ,0x20a8245c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF6_STATUS           ,0x20a8246c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF7_STATUS           ,0x20a8247c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF8_STATUS           ,0x20a8248c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF9_STATUS           ,0x20a8249c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF10_STATUS          ,0x20a824ac) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF11_STATUS          ,0x20a824bc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF12_STATUS          ,0x20a824cc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF13_STATUS          ,0x20a824dc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF14_STATUS          ,0x20a824ec) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_TSMF15_STATUS          ,0x20a824fc) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_MTSIF_TX0_STATUS       ,0x20a82568) /* [RO][32] FE_MTSIF_TX0_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_MTSIF_TX1_STATUS       ,0x20a825b8) /* [RO][32] FE_MTSIF_TX1_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DEMOD_XPT_FE_CHIP_SUB_VARIANT_ID    ,0x20a82708) /* [RO][32] Chip Signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_VERSION                         ,0x20bc0110) /* [RO][32] Version Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_IDCT                      ,0x20bc0180) /* [RO][32] IDCT Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_RAS_HW                    ,0x20bc0184) /* [RO][32] RAS Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_RAS_FLAG                  ,0x20bc0188) /* [RO][32] Ras Flag Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_HORCOL                    ,0x20bc018c) /* [RO][32] HorCol Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_PNG                       ,0x20bc0190) /* [RO][32] PNG Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_RLE                       ,0x20bc0194) /* [RO][32] RLE Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_GIF                       ,0x20bc0198) /* [RO][32] GIF Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_SYM_DCD                   ,0x20bc019c) /* [RO][32] Symb Dcd Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RAW_BYTE_CNT               ,0x20bc0808) /* [RO][32] Raw Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_BSHIFT_POS                 ,0x20bc080c) /* [RO][32] Stream Bit-shifter position */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_BYTE                ,0x20bc0820) /* [RO][32] Stream Read Raw Byte */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_JPEG_MARKER                ,0x20bc082c) /* [RO][32] JPEG Marker Code */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_WORD_BE             ,0x20bc0830) /* [RO][32] Read Raw Word Big-endian */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_LWORD_BE            ,0x20bc0834) /* [RO][32] Read Raw LWord Big-endian */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_WORD_LE             ,0x20bc0838) /* [RO][32] Read Raw Word Little-endian */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_LWORD_LE            ,0x20bc083c) /* [RO][32] Read Raw LWord Little-endian */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_PEEK_RAW_BYTE              ,0x20bc0840) /* [RO][32] Stream Peek Raw Byte */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_DEBUG                      ,0x20bc087c) /* [RO][32] Stream Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_BYTE_COUNT               ,0x20bc0c28) /* [RO][32] Decoder Output Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_FIFO              ,0x20bc0c2c) /* [RO][32] Status bits for PDMA fifo */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_SW_PIXEL          ,0x20bc0c30) /* [RO][32] Soft reset and rpfsm status (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_START_STORE       ,0x20bc0c34) /* [RO][32] Current SDRAM write address (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_SD_ADDR           ,0x20bc0c38) /* [RO][32] current SDRAM write address (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_WR                ,0x20bc0c3c) /* [RO][32] Status bits for SDRAM write (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_FRAG              ,0x20bc0c40) /* [RO][32] Status bits for frag count (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_ARC_CPU_INT_STAT                ,0x20bc0f14) /* [RO][32] CPU Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_ARCDMA_STATUS                   ,0x20bc1840) /* [RO][32] "DMA status" */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_PEEK_BITS_START_PEEK            ,0x20bc2b00) /* [RO][32] Peek Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_PEEK_BITS_END_PEEK              ,0x20bc2b3c) /* [RO][32] Peek Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_EXTRACT_BITS_START_AD           ,0x20bc2b40) /* [RO][32] Extract Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_EXTRACT_BITS_END_AD             ,0x20bc2b7c) /* [RO][32] Extract Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_SYMB_JPEG_AC0_LOOKUP            ,0x20bc3a80) /* [RO][32] JPEG_AC0_LOOKUP */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_SYMB_JPEG_AC1_LOOKUP            ,0x20bc3a84) /* [RO][32] JPEG_AC1_LOOKUP */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_SYMB_JPEG_DC0_LOOKUP            ,0x20bc3a88) /* [RO][32] JPEG_DC0_LOOKUP */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_SYMB_JPEG_DC1_LOOKUP            ,0x20bc3a8c) /* [RO][32] JPEG_DC1_LOOKUP */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_GR_REVISION                     ,0x20be0000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_L2_CPU_STATUS                   ,0x20be0100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_L2_CPU_MASK_STATUS              ,0x20be010c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_L2_PCI_STATUS                   ,0x20be0118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_L2_PCI_MASK_STATUS              ,0x20be0124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R0              ,0x20e70000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R1              ,0x20e70004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R2              ,0x20e70008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R3              ,0x20e7000c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R4              ,0x20e70010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R5              ,0x20e70014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R6              ,0x20e70018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R7              ,0x20e7001c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R8              ,0x20e70020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R9              ,0x20e70024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R10             ,0x20e70028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R11             ,0x20e7002c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R12             ,0x20e70030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R13             ,0x20e70034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R14             ,0x20e70038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R15             ,0x20e7003c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R16             ,0x20e70040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R17             ,0x20e70044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R18             ,0x20e70048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R19             ,0x20e7004c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R20             ,0x20e70050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R21             ,0x20e70054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R22             ,0x20e70058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R23             ,0x20e7005c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R24             ,0x20e70060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R25             ,0x20e70064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R26             ,0x20e70068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R27             ,0x20e7006c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R28             ,0x20e70070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R29             ,0x20e70074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R30             ,0x20e70078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R31             ,0x20e7007c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R60             ,0x20e700f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R61             ,0x20e700f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CORE_REGS_R63             ,0x20e700fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_STATUS           ,0x20e71000) /* [RO][32] STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_IDENTITY         ,0x20e71010) /* [RO][32] Base Case */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_PC               ,0x20e71018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_STATUS32         ,0x20e71028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_CRC_BUILD_BCR    ,0x20e71188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_DVBF_BUILD       ,0x20e71190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_EXT_ARITH_BUILD  ,0x20e71194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_DATASPACE        ,0x20e71198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_MEMSUBSYS        ,0x20e7119c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_VECBASE_AC_BUILD ,0x20e711a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_P_BASE_ADDR      ,0x20e711a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_MPU_BUILD        ,0x20e711b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_RF_BUILD         ,0x20e711b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_D_CACHE_BUILD    ,0x20e711c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_MADI_BUILD       ,0x20e711cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_DCCM_BUILD       ,0x20e711d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_TIMER_BUILD      ,0x20e711d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_AP_BUILD         ,0x20e711d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_I_CACHE_BUILD    ,0x20e711dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_ICCM_BUILD       ,0x20e711e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_DSPRAM_BUILD     ,0x20e711e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_MAC_BUILD        ,0x20e711e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_MULTIPLY_BUILD   ,0x20e711ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_SWAP_BUILD       ,0x20e711f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_NORM_BUILD       ,0x20e711f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_MINMAX_BUILD     ,0x20e711f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_BARREL_BUILD     ,0x20e711fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_ARC600_BUILD     ,0x20e71304) /* [RO][32] Build configuration register for ARC 600. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_MCD_BCR          ,0x20e71310) /* [RO][32] MCD configuration register for AS221BD. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_IFETCHQUEUE_BUILD ,0x20e713f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_AUX_ALIGN_ADDR   ,0x20e71810) /* [RO][32] Memory Alignment Detected Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_AUX_REGS_AUX_ALIGN_SIZE   ,0x20e71814) /* [RO][32] Memory Alignment Detected Size */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTFR               ,0x20e72018) /* [RO][32] Flag register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTRIS              ,0x20e7203c) /* [RO][32] Raw interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTMIS              ,0x20e72040) /* [RO][32] Masked interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTPERIPHID0        ,0x20e72fe0) /* [RO][32] UARTPeriphID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTPERIPHID1        ,0x20e72fe4) /* [RO][32] UARTPeriphID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTPERIPHID2        ,0x20e72fe8) /* [RO][32] UARTPeriphID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTPERIPHID3        ,0x20e72fec) /* [RO][32] UARTPeriphID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTPCELLID0         ,0x20e72ff0) /* [RO][32] UARTPCellID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTPCELLID1         ,0x20e72ff4) /* [RO][32] UARTPCellID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTPCELLID2         ,0x20e72ff8) /* [RO][32] UARTPCellID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_UART_UARTPCELLID3         ,0x20e72ffc) /* [RO][32] UARTPCellID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGVALUE             ,0x20e73004) /* [RO][32] Watchdog Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGRIS               ,0x20e73010) /* [RO][32] Watchdog Raw Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGMIS               ,0x20e73014) /* [RO][32] Watchdog Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGPERIPHID0         ,0x20e73fe0) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGPERIPHID1         ,0x20e73fe4) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGPERIPHID2         ,0x20e73fe8) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGPERIPHID3         ,0x20e73fec) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGPCELLID0          ,0x20e73ff0) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGPCELLID1          ,0x20e73ff4) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGPCELLID2          ,0x20e73ff8) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_WDG_WDOGPCELLID3          ,0x20e73ffc) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_REVID                ,0x20e80000) /* [RO][32] RF4CE CPU Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_TIMER0_COUNT         ,0x20e80034) /* [RO][32] Timer0 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_TIMER1_COUNT         ,0x20e8003c) /* [RO][32] Timer1 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_TIMER2_COUNT         ,0x20e80044) /* [RO][32] Timer2 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_TIMER3_COUNT         ,0x20e8004c) /* [RO][32] Timer3 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_TIMER4_COUNT         ,0x20e80054) /* [RO][32] Timer4 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_TIMER5_COUNT         ,0x20e8005c) /* [RO][32] Timer5 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_TIMER6_COUNT         ,0x20e80064) /* [RO][32] Timer6 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_TIMER7_COUNT         ,0x20e8006c) /* [RO][32] Timer7 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_H2Z_MBOX_FIFO_DEPTH  ,0x20e80074) /* [RO][32] Mailbox FIFO Current Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_CTRL_Z2H_MBOX_FIFO_DEPTH  ,0x20e80080) /* [RO][32] Mailbox FIFO Current Depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_L2_CPU_STATUS             ,0x20e80300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_L2_CPU_MASK_STATUS        ,0x20e8030c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0   ,0x20e80500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0 ,0x20e8050c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1   ,0x20e80518) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1 ,0x20e80524) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_CM_L2_CPU_STATUS0    ,0x20e80800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_CM_L2_CPU_MASK_STATUS0 ,0x20e8080c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_CM_L2_CPU_STATUS1    ,0x20e80818) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_CM_L2_CPU_MASK_STATUS1 ,0x20e80824) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_RG_L2_CPU_STATUS0    ,0x20e80a00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_RG_L2_CPU_MASK_STATUS0 ,0x20e80a0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_RG_L2_CPU_STATUS1    ,0x20e80a18) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF4CE_CPU_HOST_RG_L2_CPU_MASK_STATUS1 ,0x20e80a24) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TX_TX_STATUS                        ,0x20ec0004) /* [RO][32] TX Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_DETECT_STAT                  ,0x20ed009c) /* [RO][32] AGC analog detect status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_GAIN_STAT1                   ,0x20ed00a0) /* [RO][32] AGC analog gain status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_GAIN_STAT2                   ,0x20ed00a4) /* [RO][32] AGC analog gain status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_GAIN_MON1                    ,0x20ed00c8) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_GAIN_MON2                    ,0x20ed00cc) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_GAIN_MON3                    ,0x20ed00d0) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_GAIN_MON4                    ,0x20ed00d4) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_GAIN_MON5                    ,0x20ed00d8) /* [RO][32] AGC gain level monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_CNT1                         ,0x20ed00dc) /* [RO][32] AGC counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_CNT2                         ,0x20ed00e0) /* [RO][32] AGC counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_CNT3                         ,0x20ed00e4) /* [RO][32] AGC counters */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_IQ_IMBALANCE_STATUS              ,0x20ed0104) /* [RO][32] IQ_IMBALANCE_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_IQ_IMBALANCE_READY               ,0x20ed0108) /* [RO][32] IQ_IMBALANCE_READY */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_DATAPATH_STATUS                  ,0x20ed0110) /* [RO][32] DATAPATH_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_DATAPATH_SNR_DATA_LO             ,0x20ed0134) /* [RO][32] DATAPATH_SNR_DATA_LO */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_DATAPATH_SNR_DATA_HO             ,0x20ed0138) /* [RO][32] DATAPATH_SNR_DATA_HO */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_AGC_LF_CAP                    ,0x20ed0154) /* [RO][32] RX_AGC_LF_CAP */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_AGC_AVG_CAP                   ,0x20ed0158) /* [RO][32] RX_AGC_AVG_CAP */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_DCO_i0                        ,0x20ed015c) /* [RO][32] RX_DCO_i0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_DCO_q0                        ,0x20ed0160) /* [RO][32] RX_DCO_q0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_DCO_i1                        ,0x20ed0164) /* [RO][32] RX_DCO_i1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_DCO_q1                        ,0x20ed0168) /* [RO][32] RX_DCO_q1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_CORR_PEAK                     ,0x20ed016c) /* [RO][32] RX_CORR_PEAK */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_CORR_PEAK_LOC                 ,0x20ed0170) /* [RO][32] RX_CORR_PEAK_LOC */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_SFD_MET1_M                    ,0x20ed0174) /* [RO][32] RX_SFD_MET1_M */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_SFD_MET1_L                    ,0x20ed0178) /* [RO][32] RX_SFD_MET1_L */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_SFD_MET2_M                    ,0x20ed017c) /* [RO][32] RX_SFD_MET2_M */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_SFD_MET2_L                    ,0x20ed0180) /* [RO][32] RX_SFD_MET2_L */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_SFD_MET3_M                    ,0x20ed0184) /* [RO][32] RX_SFD_MET3_M */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_SFD_MET3_L                    ,0x20ed0188) /* [RO][32] RX_SFD_MET3_L */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_PRE_SFD_SP                    ,0x20ed018c) /* [RO][32] RX_PRE_SFD_SP */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_TOE_VAL                       ,0x20ed0190) /* [RO][32] RX_TOE_VAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_CCR_OFF                       ,0x20ed0194) /* [RO][32] RX_CCR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_FCR_EST                       ,0x20ed0198) /* [RO][32] RX_FCR_EST */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_FPH_EST                       ,0x20ed019c) /* [RO][32] RX_FPH_EST */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_TL_INT                        ,0x20ed01a0) /* [RO][32] RX_TL_INT */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_CL_INT                        ,0x20ed01a4) /* [RO][32] RX_CL_INT */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_ACQ_STATUS                       ,0x20ed01b0) /* [RO][32] ACQ_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_MISC_STAT                     ,0x20ed01bc) /* [RO][32] RX_MISC_STAT */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_RX_STATUS                        ,0x20ed01c0) /* [RO][32] RX_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_PD_VALID                     ,0x20ed0200) /* [RO][32] AGC PD_VALID timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_01                 ,0x20ed0210) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_02                 ,0x20ed0214) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_03                 ,0x20ed0218) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_04                 ,0x20ed021c) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_05                 ,0x20ed0220) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_06                 ,0x20ed0224) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_07                 ,0x20ed0228) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_08                 ,0x20ed022c) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_09                 ,0x20ed0230) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_10                 ,0x20ed0234) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_11                 ,0x20ed0238) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_12                 ,0x20ed023c) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_13                 ,0x20ed0240) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_14                 ,0x20ed0244) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_15                 ,0x20ed0248) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_AGC_TIMESTAMP_16                 ,0x20ed024c) /* [RO][32] AGC gain change timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_RF_RCRCAL_STATUS                 ,0x20ee0064) /* [RO][32] RCRCAL Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_RF_PLL_STATUS                    ,0x20ee006c) /* [RO][32] PLL thdet */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_RF_TMON_STATUS                   ,0x20ee0078) /* [RO][32] T Monitor Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_ZIG_STATUS_SPARE1                ,0x20ee0094) /* [RO][32] ZIG_STATUS_SPARE1 - used for ZIGReg_AUXPLL_thdet */
BCHP_REGISTER_READONLY_32BIT(BCHP_RF_ZIG_STATUS_SPARE2                ,0x20ee0098) /* [RO][32] ZIG_STATUS_SPARE2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_OffsetTx              ,0x20ee014c) /* [RO][32] VCOCAL Tx Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_OffsetRx              ,0x20ee0150) /* [RO][32] VCOCAL Rx Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_SlopeTx               ,0x20ee0154) /* [RO][32] VCOCAL Tx Slope */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_SlopeRx               ,0x20ee0158) /* [RO][32] VCOCAL Rx Slope */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_FreqCntA              ,0x20ee015c) /* [RO][32] VCOCAL Frequency Counter A */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_FreqCntB              ,0x20ee0160) /* [RO][32] VCOCAL Frequency Counter B */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_TargetCnt             ,0x20ee0164) /* [RO][32] VCOCAL Target Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_VCOCNT                ,0x20ee0168) /* [RO][32] VCOCAL VCO COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCOCAL_VCOCAL_CALCAP                ,0x20ee016c) /* [RO][32] VCOCAL_CALCAP */
BCHP_REGISTER_READONLY_32BIT(BCHP_KVCO_KVCO_RBVAL                     ,0x20ee0220) /* [RO][32] KVCO_RBVAL */
BCHP_REGISTER_READONLY_32BIT(BCHP_PA_PA_PWR_STATUS                    ,0x20ee0300) /* [RO][32] PowerCorrectDB and PowerCorrectLinear */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_CORE_ID                         ,0x20ee0400) /* [RO][32] CORE_ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_OTP_CAL_DATA                    ,0x20ee0408) /* [RO][32] OTP_CAL_DAT */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_PDA_STATUS                      ,0x20ee0414) /* [RO][32] PDA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RXBUF_DATA                      ,0x20ee0428) /* [RO][32] RX BUffer Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RXBUF_STAT                      ,0x20ee0434) /* [RO][32] RX Buffer Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_START_TIMESTAMP              ,0x20ee0458) /* [RO][32] RX Packet Start Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_END_TIMESTAMP                ,0x20ee045c) /* [RO][32] RX Packet End Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_START_TIMESTAMP_CURRENT      ,0x20ee0460) /* [RO][32] RX Packet Start Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_END_TIMESTAMP_CURRENT        ,0x20ee0464) /* [RO][32] RX Packet End Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_BUF_SNR_0                    ,0x20ee0468) /* [RO][32] RX Packet SNR 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_BUF_SNR_1                    ,0x20ee046c) /* [RO][32] RX Packet SNR 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_BUF_ED                       ,0x20ee0470) /* [RO][32] RX Packet Energy Detected */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_BUF_ED_CGT_OUTPUT_1          ,0x20ee0474) /* [RO][32] Energy Detect Calibrated Gain Table Measured Values 1 for Received packet. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_RX_BUF_ED_CGT_OUTPUT_2          ,0x20ee0478) /* [RO][32] Energy Detect Calibrated Gain Table Measured Values 2 for Received packet. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_TX_FRAME_FCS                    ,0x20ee048c) /* [RO][32] TX FCS Field */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_TX_STATUS                       ,0x20ee0490) /* [RO][32] TX Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_TX_START_TIMESTAMP              ,0x20ee04a4) /* [RO][32] TX Start Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_TX_END_TIMESTAMP                ,0x20ee04a8) /* [RO][32] TX End Timestamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_CCM_OUT_0                       ,0x20ee050c) /* [RO][32] CCM_OUT Bytes 3-0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_CCM_OUT_1                       ,0x20ee0510) /* [RO][32] CCM_OUT Bytes 7-4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_CCM_OUT_2                       ,0x20ee0514) /* [RO][32] CCM_OUT Bytes 11-8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_CCM_OUT_3                       ,0x20ee0518) /* [RO][32] CCM_OUT Bytes 15-12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_PS_RAND_NO                      ,0x20ee051c) /* [RO][32] Psuedo Random Number. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_ED_STATUS                       ,0x20ee052c) /* [RO][32] Energy Detect Status Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_ED_OUTPUT                       ,0x20ee0530) /* [RO][32] Energy Detect Measured Value. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_ED_CGT_OUTPUT_1                 ,0x20ee0534) /* [RO][32] Energy Detect Calibrated Gain Table Measured Values 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_ED_CGT_OUTPUT_2                 ,0x20ee0538) /* [RO][32] Energy Detect Calibrated Gain Table Measured Values 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_GCI_PIN_RO                      ,0x20ee0540) /* [RO][32] GCI PIN_RO */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_PWR_STAT                        ,0x20ee0548) /* [RO][32] PWR STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_MAC_STATUS                      ,0x20ee0558) /* [RO][32] MAC status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PWR_MGT_L2_CPU_STATUS               ,0x20ee0600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PWR_MGT_L2_CPU_MASK_STATUS          ,0x20ee060c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_L2_CPU_STATUS                  ,0x20ee0700) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_L2_CPU_MASK_STATUS             ,0x20ee070c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS         ,0x20ee0800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS    ,0x20ee080c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYMCNT6_L2_CPU_STATUS               ,0x20ee0900) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYMCNT6_L2_CPU_MASK_STATUS          ,0x20ee090c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TX_DONE_L2_CPU_STATUS               ,0x20ee0a00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TX_DONE_L2_CPU_MASK_STATUS          ,0x20ee0a0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_DONE_L2_CPU_STATUS               ,0x20ee0b00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_DONE_L2_CPU_MASK_STATUS          ,0x20ee0b0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_START_L2_CPU_STATUS              ,0x20ee0c00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RX_START_L2_CPU_MASK_STATUS         ,0x20ee0c0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYMCNT7_L2_CPU_STATUS               ,0x20ee0d00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SYMCNT7_L2_CPU_MASK_STATUS          ,0x20ee0d0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_CoreCapabilities0             ,0x20ee1000) /* [RO][32] CoreCapabilities0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_CoreCapabilities1             ,0x20ee1004) /* [RO][32] CoreCapabilities1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_CoreCapabilities2             ,0x20ee1008) /* [RO][32] CoreCapabilities2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_CoreStatus_c                  ,0x20ee1010) /* [RO][32] CoreStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCILevelInterruptStatusSummary ,0x20ee1020) /* [RO][32] GCILevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIEventInterruptStatusSummary ,0x20ee1024) /* [RO][32] GCIEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIWakeLevelInterruptStatusSummary ,0x20ee1028) /* [RO][32] GCIWakeLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIWakeEventInterruptStatusSummary ,0x20ee102c) /* [RO][32] GCIWakeEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIGPIOStatus                 ,0x20ee1048) /* [RO][32] GCIGPIOStatus */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIEventSummary               ,0x20ee1050) /* [RO][32] GCIEventSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput0_c                   ,0x20ee1060) /* [RO][32] GCIInput0_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput1_c                   ,0x20ee1064) /* [RO][32] GCIInput1_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput2_c                   ,0x20ee1068) /* [RO][32] GCIInput2_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput3_c                   ,0x20ee106c) /* [RO][32] GCIInput3_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput4_c                   ,0x20ee1070) /* [RO][32] GCIInput4_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput5_c                   ,0x20ee1074) /* [RO][32] GCIInput5_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput6_c                   ,0x20ee1078) /* [RO][32] GCIInput6_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput7_c                   ,0x20ee107c) /* [RO][32] GCIInput7_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput8_c                   ,0x20ee1080) /* [RO][32] GCIInput8_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput9_c                   ,0x20ee1084) /* [RO][32] GCIInput9_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput10_c                  ,0x20ee1088) /* [RO][32] GCIInput10_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput11_c                  ,0x20ee108c) /* [RO][32] GCIInput11_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput12_c                  ,0x20ee1090) /* [RO][32] GCIInput12_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput13_c                  ,0x20ee1094) /* [RO][32] GCIInput13_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput14_c                  ,0x20ee1098) /* [RO][32] GCIInput14_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput15_c                  ,0x20ee109c) /* [RO][32] GCIInput15_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput16_c                  ,0x20ee10a0) /* [RO][32] GCIInput16_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput17_c                  ,0x20ee10a4) /* [RO][32] GCIInput17_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput18_c                  ,0x20ee10a8) /* [RO][32] GCIInput18_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput19_c                  ,0x20ee10ac) /* [RO][32] GCIInput19_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput20_c                  ,0x20ee10b0) /* [RO][32] GCIInput20_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput21_c                  ,0x20ee10b4) /* [RO][32] GCIInput21_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput22_c                  ,0x20ee10b8) /* [RO][32] GCIInput22_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput23_c                  ,0x20ee10bc) /* [RO][32] GCIInput23_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput24_c                  ,0x20ee10c0) /* [RO][32] GCIInput24_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput25_c                  ,0x20ee10c4) /* [RO][32] GCIInput25_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput26_c                  ,0x20ee10c8) /* [RO][32] GCIInput26_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput27_c                  ,0x20ee10cc) /* [RO][32] GCIInput27_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput28_c                  ,0x20ee10d0) /* [RO][32] GCIInput28_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput29_c                  ,0x20ee10d4) /* [RO][32] GCIInput29_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput30_c                  ,0x20ee10d8) /* [RO][32] GCIInput30_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInput31_c                  ,0x20ee10dc) /* [RO][32] GCIInput31_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInbandLevelInterruptStatusSummary ,0x20ee1198) /* [RO][32] GCIInbandLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GCIInbandEventInterruptStatusSummary ,0x20ee119c) /* [RO][32] GCIInbandEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_SECIAuxRX_c                   ,0x20ee11a4) /* [RO][32] SECIAuxRX_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_0_GciChipStatus_c               ,0x20ee1204) /* [RO][32] GciChipStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_CoreCapabilities0             ,0x20ee1400) /* [RO][32] CoreCapabilities0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_CoreCapabilities1             ,0x20ee1404) /* [RO][32] CoreCapabilities1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_CoreCapabilities2             ,0x20ee1408) /* [RO][32] CoreCapabilities2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_CoreStatus_c                  ,0x20ee1410) /* [RO][32] CoreStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCILevelInterruptStatusSummary ,0x20ee1420) /* [RO][32] GCILevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIEventInterruptStatusSummary ,0x20ee1424) /* [RO][32] GCIEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIWakeLevelInterruptStatusSummary ,0x20ee1428) /* [RO][32] GCIWakeLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIWakeEventInterruptStatusSummary ,0x20ee142c) /* [RO][32] GCIWakeEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIEventSummary               ,0x20ee1450) /* [RO][32] GCIEventSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput0_c                   ,0x20ee1460) /* [RO][32] GCIInput0_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput1_c                   ,0x20ee1464) /* [RO][32] GCIInput1_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput2_c                   ,0x20ee1468) /* [RO][32] GCIInput2_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput3_c                   ,0x20ee146c) /* [RO][32] GCIInput3_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput4_c                   ,0x20ee1470) /* [RO][32] GCIInput4_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput5_c                   ,0x20ee1474) /* [RO][32] GCIInput5_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput6_c                   ,0x20ee1478) /* [RO][32] GCIInput6_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput7_c                   ,0x20ee147c) /* [RO][32] GCIInput7_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput8_c                   ,0x20ee1480) /* [RO][32] GCIInput8_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput9_c                   ,0x20ee1484) /* [RO][32] GCIInput9_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput10_c                  ,0x20ee1488) /* [RO][32] GCIInput10_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput11_c                  ,0x20ee148c) /* [RO][32] GCIInput11_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput12_c                  ,0x20ee1490) /* [RO][32] GCIInput12_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput13_c                  ,0x20ee1494) /* [RO][32] GCIInput13_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput14_c                  ,0x20ee1498) /* [RO][32] GCIInput14_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput15_c                  ,0x20ee149c) /* [RO][32] GCIInput15_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput16_c                  ,0x20ee14a0) /* [RO][32] GCIInput16_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput17_c                  ,0x20ee14a4) /* [RO][32] GCIInput17_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput18_c                  ,0x20ee14a8) /* [RO][32] GCIInput18_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput19_c                  ,0x20ee14ac) /* [RO][32] GCIInput19_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput20_c                  ,0x20ee14b0) /* [RO][32] GCIInput20_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput21_c                  ,0x20ee14b4) /* [RO][32] GCIInput21_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput22_c                  ,0x20ee14b8) /* [RO][32] GCIInput22_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput23_c                  ,0x20ee14bc) /* [RO][32] GCIInput23_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput24_c                  ,0x20ee14c0) /* [RO][32] GCIInput24_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput25_c                  ,0x20ee14c4) /* [RO][32] GCIInput25_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput26_c                  ,0x20ee14c8) /* [RO][32] GCIInput26_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput27_c                  ,0x20ee14cc) /* [RO][32] GCIInput27_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput28_c                  ,0x20ee14d0) /* [RO][32] GCIInput28_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput29_c                  ,0x20ee14d4) /* [RO][32] GCIInput29_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput30_c                  ,0x20ee14d8) /* [RO][32] GCIInput30_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInput31_c                  ,0x20ee14dc) /* [RO][32] GCIInput31_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInbandLevelInterruptStatusSummary ,0x20ee1598) /* [RO][32] GCIInbandLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GCIInbandEventInterruptStatusSummary ,0x20ee159c) /* [RO][32] GCIInbandEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_SECIAuxRX_c                   ,0x20ee15a4) /* [RO][32] SECIAuxRX_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_1_GciChipStatus_c               ,0x20ee1604) /* [RO][32] GciChipStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_CoreCapabilities0             ,0x20ee1800) /* [RO][32] CoreCapabilities0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_CoreCapabilities1             ,0x20ee1804) /* [RO][32] CoreCapabilities1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_CoreCapabilities2             ,0x20ee1808) /* [RO][32] CoreCapabilities2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_CoreStatus_c                  ,0x20ee1810) /* [RO][32] CoreStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCILevelInterruptStatusSummary ,0x20ee1820) /* [RO][32] GCILevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIEventInterruptStatusSummary ,0x20ee1824) /* [RO][32] GCIEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIWakeLevelInterruptStatusSummary ,0x20ee1828) /* [RO][32] GCIWakeLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIWakeEventInterruptStatusSummary ,0x20ee182c) /* [RO][32] GCIWakeEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIEventSummary               ,0x20ee1850) /* [RO][32] GCIEventSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput0_c                   ,0x20ee1860) /* [RO][32] GCIInput0_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput1_c                   ,0x20ee1864) /* [RO][32] GCIInput1_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput2_c                   ,0x20ee1868) /* [RO][32] GCIInput2_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput3_c                   ,0x20ee186c) /* [RO][32] GCIInput3_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput4_c                   ,0x20ee1870) /* [RO][32] GCIInput4_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput5_c                   ,0x20ee1874) /* [RO][32] GCIInput5_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput6_c                   ,0x20ee1878) /* [RO][32] GCIInput6_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput7_c                   ,0x20ee187c) /* [RO][32] GCIInput7_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput8_c                   ,0x20ee1880) /* [RO][32] GCIInput8_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput9_c                   ,0x20ee1884) /* [RO][32] GCIInput9_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput10_c                  ,0x20ee1888) /* [RO][32] GCIInput10_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput11_c                  ,0x20ee188c) /* [RO][32] GCIInput11_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput12_c                  ,0x20ee1890) /* [RO][32] GCIInput12_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput13_c                  ,0x20ee1894) /* [RO][32] GCIInput13_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput14_c                  ,0x20ee1898) /* [RO][32] GCIInput14_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput15_c                  ,0x20ee189c) /* [RO][32] GCIInput15_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput16_c                  ,0x20ee18a0) /* [RO][32] GCIInput16_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput17_c                  ,0x20ee18a4) /* [RO][32] GCIInput17_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput18_c                  ,0x20ee18a8) /* [RO][32] GCIInput18_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput19_c                  ,0x20ee18ac) /* [RO][32] GCIInput19_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput20_c                  ,0x20ee18b0) /* [RO][32] GCIInput20_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput21_c                  ,0x20ee18b4) /* [RO][32] GCIInput21_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput22_c                  ,0x20ee18b8) /* [RO][32] GCIInput22_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput23_c                  ,0x20ee18bc) /* [RO][32] GCIInput23_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput24_c                  ,0x20ee18c0) /* [RO][32] GCIInput24_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput25_c                  ,0x20ee18c4) /* [RO][32] GCIInput25_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput26_c                  ,0x20ee18c8) /* [RO][32] GCIInput26_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput27_c                  ,0x20ee18cc) /* [RO][32] GCIInput27_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput28_c                  ,0x20ee18d0) /* [RO][32] GCIInput28_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput29_c                  ,0x20ee18d4) /* [RO][32] GCIInput29_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput30_c                  ,0x20ee18d8) /* [RO][32] GCIInput30_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInput31_c                  ,0x20ee18dc) /* [RO][32] GCIInput31_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInbandLevelInterruptStatusSummary ,0x20ee1998) /* [RO][32] GCIInbandLevelInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GCIInbandEventInterruptStatusSummary ,0x20ee199c) /* [RO][32] GCIInbandEventInterruptStatusSummary */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_SECIAuxRX_c                   ,0x20ee19a4) /* [RO][32] SECIAuxRX_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_GCI_2_GciChipStatus_c               ,0x20ee1a04) /* [RO][32] GciChipStatus_c */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI_CAPS              ,0x21000000) /* [RO][32] USB EHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI_CAPS              ,0x21000004) /* [RO][32] USB OHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI_CAPS              ,0x21000008) /* [RO][32] USB XHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV_CAPS               ,0x2100000c) /* [RO][32] USB DEVICE CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI1_CAPS             ,0x21000010) /* [RO][32] USB EHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI1_CAPS             ,0x21000014) /* [RO][32] USB OHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI1_CAPS             ,0x21000018) /* [RO][32] USB XHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV1_CAPS              ,0x2100001c) /* [RO][32] USB DEVICE CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI2_CAPS             ,0x21000020) /* [RO][32] USB EHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI2_CAPS             ,0x21000024) /* [RO][32] USB OHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI2_CAPS             ,0x21000028) /* [RO][32] USB XHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV2_CAPS              ,0x2100002c) /* [RO][32] USB DEVICE CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_GR_BRIDGE_REVISION              ,0x21000100) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_CPU_STATUS                ,0x21000180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_CPU_MASK_STATUS           ,0x2100018c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_PCI_STATUS                ,0x21000198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_PCI_MASK_STATUS           ,0x210001a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_MDIO2                      ,0x21000218) /* [RO][32] MDIO Interface Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB_TESTMON                ,0x21000228) /* [RO][32] Throughput Test Monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB20_ID                   ,0x210002f0) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB30_ID                   ,0x210002f4) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_BDC_COREID                 ,0x210002f8) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB_REVID                  ,0x210002fc) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI_HCCAPBASE                  ,0x21000300) /* [RO][32] EHCI Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI_HCSPARAMS                  ,0x21000304) /* [RO][32] EHCI Structural Parameter */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI_HCCPARAMS                  ,0x21000308) /* [RO][32] EHCI Capability Parameter */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI_HcRevision                 ,0x21000400) /* [RO][32] Host Controller Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI_HcPeriodCurrentED          ,0x2100041c) /* [RO][32] Current Isochronous or Interrupt Endpoint Descriptor Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI_HcDoneHead                 ,0x21000430) /* [RO][32] Last Completed Transfer Descriptor Added to the Done Queue */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_INTR_STAT          ,0x21000514) /* [RO][32] Monitor Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_TIMER_VAL          ,0x21000518) /* [RO][32] Monitor Timer Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_TOTAL_WR_LAT       ,0x2100051c) /* [RO][32] Total Write Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_TOTAL_RD_LAT       ,0x21000520) /* [RO][32] Total Read Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_MIN_LAT            ,0x21000524) /* [RO][32] Minimum Write Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_MAX_LAT            ,0x21000528) /* [RO][32] Maximum Write Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_TRAN_CNT           ,0x2100052c) /* [RO][32] Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_WR_DATA_CNT        ,0x21000530) /* [RO][32] Write Data Beat Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_AXI_MON_AXIM_RD_DATA_CNT        ,0x21000534) /* [RO][32] Read Data Beat Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCCAPBASE                  ,0x21001000) /* [RO][32] Capability Length and Interface Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS1                 ,0x21001004) /* [RO][32] Structural Parameter 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS2                 ,0x21001008) /* [RO][32] Structural Parameter 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS3                 ,0x2100100c) /* [RO][32] Structural Parameter 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCPARAMS                   ,0x21001010) /* [RO][32] Capability Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_DBOFF                      ,0x21001014) /* [RO][32] Doorbell Offset Array Offset 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_RTSOFF                     ,0x21001018) /* [RO][32] Runtime Register Space Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_EHCI_CAPS             ,0x21010000) /* [RO][32] USB EHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_OHCI_CAPS             ,0x21010004) /* [RO][32] USB OHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_XHCI_CAPS             ,0x21010008) /* [RO][32] USB XHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_DEV_CAPS              ,0x2101000c) /* [RO][32] USB DEVICE CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_EHCI1_CAPS            ,0x21010010) /* [RO][32] USB EHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_OHCI1_CAPS            ,0x21010014) /* [RO][32] USB OHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_XHCI1_CAPS            ,0x21010018) /* [RO][32] USB XHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_DEV1_CAPS             ,0x2101001c) /* [RO][32] USB DEVICE CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_EHCI2_CAPS            ,0x21010020) /* [RO][32] USB EHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_OHCI2_CAPS            ,0x21010024) /* [RO][32] USB OHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_XHCI2_CAPS            ,0x21010028) /* [RO][32] USB XHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CAPS_USB_DEV2_CAPS             ,0x2101002c) /* [RO][32] USB DEVICE CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_INTR2_CPU_STATUS               ,0x21010180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_INTR2_CPU_MASK_STATUS          ,0x2101018c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_INTR2_PCI_STATUS               ,0x21010198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_INTR2_PCI_MASK_STATUS          ,0x210101a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CTRL_MDIO2                     ,0x21010218) /* [RO][32] MDIO Interface Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CTRL_USB_TESTMON               ,0x21010228) /* [RO][32] Throughput Test Monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CTRL_USB20_ID                  ,0x210102f0) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CTRL_USB30_ID                  ,0x210102f4) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CTRL_BDC_COREID                ,0x210102f8) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_CTRL_USB_REVID                 ,0x210102fc) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_EHCI_HCCAPBASE                 ,0x21010300) /* [RO][32] EHCI Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_EHCI_HCSPARAMS                 ,0x21010304) /* [RO][32] EHCI Structural Parameter */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_EHCI_HCCPARAMS                 ,0x21010308) /* [RO][32] EHCI Capability Parameter */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_OHCI_HcRevision                ,0x21010400) /* [RO][32] Host Controller Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_OHCI_HcPeriodCurrentED         ,0x2101041c) /* [RO][32] Current Isochronous or Interrupt Endpoint Descriptor Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_OHCI_HcDoneHead                ,0x21010430) /* [RO][32] Last Completed Transfer Descriptor Added to the Done Queue */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_INTR_STAT         ,0x21010514) /* [RO][32] Monitor Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_TIMER_VAL         ,0x21010518) /* [RO][32] Monitor Timer Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_TOTAL_WR_LAT      ,0x2101051c) /* [RO][32] Total Write Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_TOTAL_RD_LAT      ,0x21010520) /* [RO][32] Total Read Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_MIN_LAT           ,0x21010524) /* [RO][32] Minimum Write Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_MAX_LAT           ,0x21010528) /* [RO][32] Maximum Write Latency Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_TRAN_CNT          ,0x2101052c) /* [RO][32] Transaction Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_WR_DATA_CNT       ,0x21010530) /* [RO][32] Write Data Beat Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_AXI_MON_AXIM_RD_DATA_CNT       ,0x21010534) /* [RO][32] Read Data Beat Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_XHCI_HCCAPBASE                 ,0x21011000) /* [RO][32] Capability Length and Interface Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_XHCI_HCSPARAMS1                ,0x21011004) /* [RO][32] Structural Parameter 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_XHCI_HCSPARAMS2                ,0x21011008) /* [RO][32] Structural Parameter 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_XHCI_HCSPARAMS3                ,0x2101100c) /* [RO][32] Structural Parameter 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_XHCI_HCPARAMS                  ,0x21011010) /* [RO][32] Capability Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_XHCI_DBOFF                     ,0x21011014) /* [RO][32] Doorbell Offset Array Offset 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB1_XHCI_RTSOFF                    ,0x21011018) /* [RO][32] Runtime Register Space Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_DEVICE_VENDOR_ID ,0x21080000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_REV_ID_CLASS_CODE ,0x21080008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_RC_IO_BASE_LIMIT ,0x21080030) /* [RO][32] rc_io_base_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_CAP_POINTER     ,0x21080034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_EXP_ROM_BAR     ,0x21080038) /* [RO][32] exp_rom_bar */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PM_PM_CAP             ,0x21080048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_PCIE_CAPABILITY  ,0x210800ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_DEVICE_CAPABILITY ,0x210800b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_LINK_CAPABILITY  ,0x210800b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_CONTROL_STATUS ,0x210800c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x210800d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_LINK_CAPABILITY_2 ,0x210800d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_CAPABILITY_2 ,0x210800e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x210800e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_ADV_ERR_CAP       ,0x21080100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG1       ,0x2108011c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG2       ,0x21080120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG3       ,0x21080124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG4       ,0x21080128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_ROOT_ERR_ID       ,0x21080134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VENDOR_VENDOR_CAP     ,0x21080180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x21080184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_L1SUB_PML1SUB_CAPID   ,0x21080240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_L1SUB_PML1_SUB_CAP_REG ,0x21080244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV0_UNUSED_F        ,0x21080404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV0_PCI_EXTENDED_BAR_SIZE ,0x21080418) /* [RO][32] pci_extended_bar_size */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VPD_INTF        ,0x21080428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VPD_ADDR_FLAG   ,0x2108042c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_UNUSED_H        ,0x21080448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_DATA        ,0x21080450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_ADDR_H      ,0x21080454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_ADDR_L      ,0x21080458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_MASK        ,0x21080464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_UNUSED_K        ,0x210804cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_DEVICE_CONTROL  ,0x210804d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_BAR2_CONFIG     ,0x210804e0) /* [RO][32] bar2_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_BAR3_CONFIG     ,0x210804f4) /* [RO][32] bar3_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_INITVF          ,0x21080600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_OFFSET       ,0x21080604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_BAR_REG      ,0x21080608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x2108060c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_CAP_EN       ,0x21080610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x21080614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x21080618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_CONTROL ,0x2108061c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_BAR4_REG     ,0x21080620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_NSP          ,0x21080628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x21080630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_FUNC345_STAT        ,0x21080854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_FUNC678_STAT        ,0x2108085c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PM_STATUS_0            ,0x21080878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PM_STATUS_1            ,0x2108087c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_0            ,0x21080900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_1            ,0x21080904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_2            ,0x21080908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_3            ,0x2108090c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_4            ,0x21080910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_5            ,0x21080914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_6            ,0x21080918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_7            ,0x2108091c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_8            ,0x21080920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_9            ,0x21080924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_10           ,0x21080928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_11           ,0x2108092c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_12           ,0x21080930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_13           ,0x21080934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_14           ,0x21080938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_15           ,0x2108093c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_16           ,0x21080940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_17           ,0x21080944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_18           ,0x21080948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_19           ,0x2108094c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_20           ,0x21080950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_21           ,0x21080954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_22           ,0x21080958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_23           ,0x2108095c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_24           ,0x21080960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_25           ,0x21080964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_26           ,0x21080968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_27           ,0x2108096c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_28           ,0x21080970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_29           ,0x21080974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_30           ,0x21080978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_31           ,0x2108097c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_HDR_FC_ST           ,0x21080980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_DAT_FC_ST           ,0x21080984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_HDR_FCCON_ST        ,0x21080988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_DAT_FCCON_ST        ,0x2108098c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_TGT_CRDT_ST         ,0x21080990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_CRDT_ALLOC_ST       ,0x21080994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_SMLOGIC_ST          ,0x21080998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIE_PM_DEBUG_REGISTERS ,0x21080a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_UNUSED_OA2             ,0x21080a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_RST_DEBUG           ,0x21080a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_TX_CTR   ,0x21080a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_TX_CTR_HI ,0x21080a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_RX_CTR   ,0x21080a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_RX_CTR_HI ,0x21080a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_STATUS              ,0x21081048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_CHECKSUM         ,0x2108104c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_MDIO_RD_DATA           ,0x21081108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_P_FC_CL          ,0x21081400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_C_FC_CL          ,0x21081404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_ACK_NACK         ,0x21081408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_REG_SPARE0          ,0x2108140c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_P_FC_AL          ,0x21081410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_NP_FC_AL         ,0x21081414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_REG_DL_SPARE           ,0x21081418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_REG_SPARE           ,0x2108141c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_RX_SEQ           ,0x21081420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_NP_FC_CL         ,0x21081424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PL_LPBK_MASTER_STAT    ,0x21081908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXTLP_STATIS_LO   ,0x21081944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXTLP_STATIS_HI   ,0x21081948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXDLLP_STATIS_LO  ,0x2108194c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXDLLP_STATIS_HI  ,0x21081950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXOS_STATIS_LO    ,0x21081954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXOS_STATIS_HI    ,0x21081958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLP_STATIS_LO   ,0x2108195c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLP_STATIS_HI   ,0x21081960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLP_STATIS_LO  ,0x21081964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLP_STATIS_HI  ,0x21081968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXOS_STATIS_LO    ,0x2108196c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXOS_STATIS_HI    ,0x21081970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_PLRXERR_STATIS    ,0x21081974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLPERR_STATIS  ,0x21081978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLPERR_STATIS   ,0x2108197c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_0         ,0x210819a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_1         ,0x210819a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_2         ,0x210819ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_3         ,0x210819b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_CNT       ,0x210819b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RECEIVED_MCP_ERRORS    ,0x21081c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_TRANSMITTED_MCP_ERRORS ,0x21081c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RX_FTS_LIMIT           ,0x21081c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_FTS_HIST               ,0x21081cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_GEN2_DEBUG             ,0x21081cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RECOVERY_HIST          ,0x21081ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_0       ,0x21081cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_1       ,0x21081cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_2       ,0x21081cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_3       ,0x21081cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_2_DUP   ,0x21081cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_0              ,0x21081d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_1              ,0x21081d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_2              ,0x21081d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_3              ,0x21081d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_4              ,0x21081d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_5              ,0x21081d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_6              ,0x21081d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_7              ,0x21081d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_8              ,0x21081d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_9              ,0x21081d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_10             ,0x21081d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_ATE_LOOPBACK_INFO      ,0x21081d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_0       ,0x21081e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_1       ,0x21081e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_2       ,0x21081e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_3       ,0x21081e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_0      ,0x21081e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_1      ,0x21081e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_2      ,0x21081e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_3      ,0x21081e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_BUILD_TAG              ,0x21081ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_DEVICE_VENDOR_ID ,0x21082000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_REV_ID_CLASS_CODE ,0x21082008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_CARDBUS_CIS     ,0x21082028) /* [RO][32] cardbus_cis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_SUBSYSTEM_ID_VENDOR_ID ,0x2108202c) /* [RO][32] subsystem_id_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_CAP_POINTER     ,0x21082034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_RESERVED        ,0x21082038) /* [RO][32] Reserved */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PM_PM_CAP             ,0x21082048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR ,0x210820a4) /* [RO][32] msix_tbl_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF ,0x210820a8) /* [RO][32] msix_pba_bir_off */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_PCIE_CAPABILITY  ,0x210820ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_DEVICE_CAPABILITY ,0x210820b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_LINK_CAPABILITY  ,0x210820b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CAPABILITY  ,0x210820c0) /* [RO][32] slot_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CONTROL_STATUS ,0x210820c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_ROOT_CAP_CONTROL ,0x210820c8) /* [RO][32] root_cap_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_ROOT_STATUS      ,0x210820cc) /* [RO][32] root_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x210820d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_LINK_CAPABILITY_2 ,0x210820d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CAPABILITY_2 ,0x210820e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x210820e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ADV_ERR_CAP       ,0x21082100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG1       ,0x2108211c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG2       ,0x21082120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG3       ,0x21082124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG4       ,0x21082128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERROR_COMMAND ,0x2108212c) /* [RO][32] root_error_command */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERROR_STATUS ,0x21082130) /* [RO][32] root_error_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERR_ID       ,0x21082134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP ,0x2108213c) /* [RO][32] device_ser_num_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_LOWER_SER_NUM     ,0x21082140) /* [RO][32] lower_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_UPPER_SER_NUM     ,0x21082144) /* [RO][32] upper_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_CAP       ,0x21082150) /* [RO][32] pwr_bdgt_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_DATA      ,0x21082158) /* [RO][32] pwr_bdgt_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_CAPABILITY ,0x2108215c) /* [RO][32] pwr_bdgt_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_VC_CAP             ,0x21082160) /* [RO][32] vc_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_CAPABILITY ,0x21082164) /* [RO][32] port_vc_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_CAPABILITY2 ,0x21082168) /* [RO][32] port_vc_capability2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_STATUS_CONTROL ,0x2108216c) /* [RO][32] port_vc_status_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_ARB_TABLE     ,0x21082170) /* [RO][32] port_arb_table */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_VC_RSRC_STATUS     ,0x21082178) /* [RO][32] vc_rsrc_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VENDOR_VENDOR_CAP     ,0x21082180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x21082184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP           ,0x210821b0) /* [RO][32] LTR_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID   ,0x21082240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG ,0x21082244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV0_UNUSED_F        ,0x21082404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VPD_INTF        ,0x21082428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VPD_ADDR_FLAG   ,0x2108242c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_UNUSED_H        ,0x21082448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_DATA        ,0x21082450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_ADDR_H      ,0x21082454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_ADDR_L      ,0x21082458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_MASK        ,0x21082464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_UNUSED_K        ,0x210824cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_DEVICE_CONTROL  ,0x210824d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_PCIE_LINK_CONTROL ,0x210824ec) /* [RO][32] pcie_link_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_LO1 ,0x21082558) /* [RO][32] rc_user_mem_lo1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_HI1 ,0x2108255c) /* [RO][32] rc_user_mem_hi1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_LO2 ,0x21082560) /* [RO][32] rc_user_mem_lo2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_HI2 ,0x21082564) /* [RO][32] rc_user_mem_hi2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_INITVF          ,0x21082600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_OFFSET       ,0x21082604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_BAR_REG      ,0x21082608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x2108260c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_CAP_EN       ,0x21082610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x21082614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x21082618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_CONTROL ,0x2108261c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_BAR4_REG     ,0x21082620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_NSP          ,0x21082628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x21082630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_FUNC345_STAT        ,0x21082854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_FUNC678_STAT        ,0x2108285c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PM_STATUS_0            ,0x21082878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PM_STATUS_1            ,0x2108287c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_0            ,0x21082900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_1            ,0x21082904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_2            ,0x21082908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_3            ,0x2108290c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_4            ,0x21082910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_5            ,0x21082914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_6            ,0x21082918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_7            ,0x2108291c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_8            ,0x21082920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_9            ,0x21082924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_10           ,0x21082928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_11           ,0x2108292c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_12           ,0x21082930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_13           ,0x21082934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_14           ,0x21082938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_15           ,0x2108293c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_16           ,0x21082940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_17           ,0x21082944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_18           ,0x21082948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_19           ,0x2108294c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_20           ,0x21082950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_21           ,0x21082954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_22           ,0x21082958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_23           ,0x2108295c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_24           ,0x21082960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_25           ,0x21082964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_26           ,0x21082968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_27           ,0x2108296c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_28           ,0x21082970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_29           ,0x21082974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_30           ,0x21082978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_31           ,0x2108297c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_HDR_FC_ST           ,0x21082980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_DAT_FC_ST           ,0x21082984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_HDR_FCCON_ST        ,0x21082988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_DAT_FCCON_ST        ,0x2108298c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_TGT_CRDT_ST         ,0x21082990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_CRDT_ALLOC_ST       ,0x21082994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_SMLOGIC_ST          ,0x21082998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIE_PM_DEBUG_REGISTERS ,0x21082a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_UNUSED_OA2             ,0x21082a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_RST_DEBUG           ,0x21082a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_TX_CTR   ,0x21082a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_TX_CTR_HI ,0x21082a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_RX_CTR   ,0x21082a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_RX_CTR_HI ,0x21082a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_STATUS              ,0x21083048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_CHECKSUM         ,0x2108304c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_MDIO_RD_DATA           ,0x21083108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_P_FC_CL          ,0x21083400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_C_FC_CL          ,0x21083404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_ACK_NACK         ,0x21083408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_REG_SPARE0          ,0x2108340c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_P_FC_AL          ,0x21083410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_NP_FC_AL         ,0x21083414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_REG_DL_SPARE           ,0x21083418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_REG_SPARE           ,0x2108341c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_RX_SEQ           ,0x21083420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_NP_FC_CL         ,0x21083424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PL_LPBK_MASTER_STAT    ,0x21083908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXTLP_STATIS_LO   ,0x21083944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXTLP_STATIS_HI   ,0x21083948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXDLLP_STATIS_LO  ,0x2108394c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXDLLP_STATIS_HI  ,0x21083950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXOS_STATIS_LO    ,0x21083954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXOS_STATIS_HI    ,0x21083958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLP_STATIS_LO   ,0x2108395c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLP_STATIS_HI   ,0x21083960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLP_STATIS_LO  ,0x21083964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLP_STATIS_HI  ,0x21083968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXOS_STATIS_LO    ,0x2108396c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXOS_STATIS_HI    ,0x21083970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_PLRXERR_STATIS    ,0x21083974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLPERR_STATIS  ,0x21083978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLPERR_STATIS   ,0x2108397c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_0         ,0x210839a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_1         ,0x210839a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_2         ,0x210839ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_3         ,0x210839b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_CNT       ,0x210839b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RECEIVED_MCP_ERRORS    ,0x21083c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_TRANSMITTED_MCP_ERRORS ,0x21083c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RX_FTS_LIMIT           ,0x21083c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_FTS_HIST               ,0x21083cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_GEN2_DEBUG             ,0x21083cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RECOVERY_HIST          ,0x21083ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_0       ,0x21083cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_1       ,0x21083cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_2       ,0x21083cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_3       ,0x21083cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_2_DUP   ,0x21083cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_0              ,0x21083d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_1              ,0x21083d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_2              ,0x21083d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_3              ,0x21083d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_4              ,0x21083d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_5              ,0x21083d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_6              ,0x21083d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_7              ,0x21083d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_8              ,0x21083d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_9              ,0x21083d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_10             ,0x21083d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_ATE_LOOPBACK_INFO      ,0x21083d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_0       ,0x21083e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_1       ,0x21083e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_2       ,0x21083e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_3       ,0x21083e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_0      ,0x21083e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_1      ,0x21083e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_2      ,0x21083e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_3      ,0x21083e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_BUILD_TAG              ,0x21083ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_RC_BAD_ADDRESS_HI       ,0x21084054) /* [RO][32] RC Bad Address Register High */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_RC_BAD_DATA             ,0x21084058) /* [RO][32] RC Bad Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_PCIE_STATUS             ,0x21084068) /* [RO][32] PCIe Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_REVISION                ,0x2108406c) /* [RO][32] PCIe Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_UBUS_STATUS             ,0x210840c4) /* [RO][32] Unused */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_SCB_STATUS              ,0x210840c8) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_LTR_MSG_DATA            ,0x210840d0) /* [RO][32] LTR Message Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_PERST_CCE_STATUS        ,0x21084104) /* [RO][32] Config Copy Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_CPU_STATUS             ,0x21084300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_CPU_MASK_STATUS        ,0x2108430c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_PCI_STATUS             ,0x21084318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_PCI_MASK_STATUS        ,0x21084324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST0_CUR_DESC_L_ADDR ,0x2108441c) /* [RO][32] Tx List0 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST0_CUR_DESC_U_ADDR ,0x21084420) /* [RO][32] Tx List0 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST0_CUR_BYTE_CNT    ,0x21084424) /* [RO][32] Tx List0 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST1_CUR_DESC_L_ADDR ,0x21084428) /* [RO][32] Tx List1 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST1_CUR_DESC_U_ADDR ,0x2108442c) /* [RO][32] Tx List1 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST1_CUR_BYTE_CNT    ,0x21084430) /* [RO][32] Tx List1 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST0_CUR_DESC_L_ADDR ,0x21084450) /* [RO][32] Rx List0 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST0_CUR_DESC_U_ADDR ,0x21084454) /* [RO][32] Rx List0 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST0_CUR_BYTE_CNT    ,0x21084458) /* [RO][32] Rx List0 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST1_CUR_DESC_L_ADDR ,0x2108445c) /* [RO][32] Rx List1 Current Descriptor Lower address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST1_CUR_DESC_U_ADDR ,0x21084460) /* [RO][32] Rx List1 Current Descriptor Upper address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST1_CUR_BYTE_CNT    ,0x21084464) /* [RO][32] Rx List1 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_READ_CHANNEL_ERROR_STATUS ,0x2108446c) /* [RO][32] Read Channel Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_CPU_STATUS         ,0x21084500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_CPU_MASK_STATUS    ,0x2108450c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_PCI_STATUS         ,0x21084518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_PCI_MASK_STATUS    ,0x21084524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RGR1_REVISION                ,0x21089200) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RG_REVISION                  ,0x21089300) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_DEVICE_VENDOR_ID ,0x21090000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_REV_ID_CLASS_CODE ,0x21090008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_RC_IO_BASE_LIMIT ,0x21090030) /* [RO][32] rc_io_base_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_CAP_POINTER     ,0x21090034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_TYPE1_EXP_ROM_BAR     ,0x21090038) /* [RO][32] exp_rom_bar */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PM_PM_CAP             ,0x21090048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_PCIE_CAPABILITY  ,0x210900ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_DEVICE_CAPABILITY ,0x210900b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_LINK_CAPABILITY  ,0x210900b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_SLOT_CONTROL_STATUS ,0x210900c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x210900d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_LINK_CAPABILITY_2 ,0x210900d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_SLOT_CAPABILITY_2 ,0x210900e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x210900e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_ADV_ERR_CAP       ,0x21090100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_HEADER_LOG1       ,0x2109011c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_HEADER_LOG2       ,0x21090120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_HEADER_LOG3       ,0x21090124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_HEADER_LOG4       ,0x21090128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_AER_ROOT_ERR_ID       ,0x21090134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VENDOR_VENDOR_CAP     ,0x21090180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x21090184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_L1SUB_PML1SUB_CAPID   ,0x21090240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_L1SUB_PML1_SUB_CAP_REG ,0x21090244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV0_UNUSED_F        ,0x21090404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV0_PCI_EXTENDED_BAR_SIZE ,0x21090418) /* [RO][32] pci_extended_bar_size */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VPD_INTF        ,0x21090428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VPD_ADDR_FLAG   ,0x2109042c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_UNUSED_H        ,0x21090448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_MSI_DATA        ,0x21090450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_MSI_ADDR_H      ,0x21090454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_MSI_ADDR_L      ,0x21090458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_MSI_MASK        ,0x21090464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_UNUSED_K        ,0x210904cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_DEVICE_CONTROL  ,0x210904d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_BAR2_CONFIG     ,0x210904e0) /* [RO][32] bar2_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_BAR3_CONFIG     ,0x210904f4) /* [RO][32] bar3_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_INITVF          ,0x21090600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_OFFSET       ,0x21090604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_BAR_REG      ,0x21090608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x2109060c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_CAP_EN       ,0x21090610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x21090614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x21090618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_MSIX_CONTROL ,0x2109061c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_BAR4_REG     ,0x21090620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_VF_NSP          ,0x21090628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x21090630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_FUNC345_STAT        ,0x21090854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_FUNC678_STAT        ,0x2109085c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PM_STATUS_0            ,0x21090878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PM_STATUS_1            ,0x2109087c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_0            ,0x21090900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_1            ,0x21090904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_2            ,0x21090908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_3            ,0x2109090c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_4            ,0x21090910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_5            ,0x21090914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_6            ,0x21090918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_7            ,0x2109091c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_8            ,0x21090920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_9            ,0x21090924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_10           ,0x21090928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_11           ,0x2109092c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_12           ,0x21090930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_13           ,0x21090934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_14           ,0x21090938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_15           ,0x2109093c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_16           ,0x21090940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_17           ,0x21090944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_18           ,0x21090948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_19           ,0x2109094c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_20           ,0x21090950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_21           ,0x21090954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_22           ,0x21090958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_23           ,0x2109095c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_24           ,0x21090960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_25           ,0x21090964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_26           ,0x21090968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_27           ,0x2109096c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_28           ,0x21090970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_29           ,0x21090974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_30           ,0x21090978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_STATUS_31           ,0x2109097c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_HDR_FC_ST           ,0x21090980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_DAT_FC_ST           ,0x21090984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_HDR_FCCON_ST        ,0x21090988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_DAT_FCCON_ST        ,0x2109098c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_TGT_CRDT_ST         ,0x21090990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_CRDT_ALLOC_ST       ,0x21090994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_SMLOGIC_ST          ,0x21090998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIE_PM_DEBUG_REGISTERS ,0x21090a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_UNUSED_OA2             ,0x21090a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_TL_RST_DEBUG           ,0x21090a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIER_TL_STAT_TX_CTR   ,0x21090a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIER_TL_STAT_TX_CTR_HI ,0x21090a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIER_TL_STAT_RX_CTR   ,0x21090a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_TL_PCIER_TL_STAT_RX_CTR_HI ,0x21090a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_STATUS              ,0x21091048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_TX_CHECKSUM         ,0x2109104c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_MDIO_RD_DATA           ,0x21091108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_RX_P_FC_CL          ,0x21091400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_RX_C_FC_CL          ,0x21091404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_RX_ACK_NACK         ,0x21091408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_REG_SPARE0          ,0x2109140c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_TX_P_FC_AL          ,0x21091410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_TX_NP_FC_AL         ,0x21091414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_REG_DL_SPARE           ,0x21091418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_REG_SPARE           ,0x2109141c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_TX_RX_SEQ           ,0x21091420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_DL_DL_RX_NP_FC_CL         ,0x21091424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PL_LPBK_MASTER_STAT    ,0x21091908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXTLP_STATIS_LO   ,0x21091944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXTLP_STATIS_HI   ,0x21091948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXDLLP_STATIS_LO  ,0x2109194c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXDLLP_STATIS_HI  ,0x21091950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXOS_STATIS_LO    ,0x21091954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_TXOS_STATIS_HI    ,0x21091958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXTLP_STATIS_LO   ,0x2109195c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXTLP_STATIS_HI   ,0x21091960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXDLLP_STATIS_LO  ,0x21091964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXDLLP_STATIS_HI  ,0x21091968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXOS_STATIS_LO    ,0x2109196c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXOS_STATIS_HI    ,0x21091970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_PLRXERR_STATIS    ,0x21091974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXDLLPERR_STATIS  ,0x21091978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PCIE_RXTLPERR_STATIS   ,0x2109197c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_0         ,0x210919a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_1         ,0x210919a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_2         ,0x210919ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_3         ,0x210919b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_LTSSM_STATIS_CNT       ,0x210919b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_RECEIVED_MCP_ERRORS    ,0x21091c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_TRANSMITTED_MCP_ERRORS ,0x21091c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_RX_FTS_LIMIT           ,0x21091c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_FTS_HIST               ,0x21091cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_GEN2_DEBUG             ,0x21091cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_RECOVERY_HIST          ,0x21091ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_0       ,0x21091cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_1       ,0x21091cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_2       ,0x21091cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_3       ,0x21091cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_LTSSM_HIST_2_DUP   ,0x21091cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_0              ,0x21091d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_1              ,0x21091d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_2              ,0x21091d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_3              ,0x21091d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_4              ,0x21091d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_5              ,0x21091d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_6              ,0x21091d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_7              ,0x21091d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_8              ,0x21091d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_9              ,0x21091d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_10             ,0x21091d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_ATE_LOOPBACK_INFO      ,0x21091d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ_0       ,0x21091e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ_1       ,0x21091e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ_2       ,0x21091e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ_3       ,0x21091e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ2_0      ,0x21091e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ2_1      ,0x21091e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ2_2      ,0x21091e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_PHY_DBG_CLKREQ2_3      ,0x21091e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RC_PL_BUILD_TAG              ,0x21091ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_DEVICE_VENDOR_ID ,0x21092000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_REV_ID_CLASS_CODE ,0x21092008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_CARDBUS_CIS     ,0x21092028) /* [RO][32] cardbus_cis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_SUBSYSTEM_ID_VENDOR_ID ,0x2109202c) /* [RO][32] subsystem_id_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_CAP_POINTER     ,0x21092034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_TYPE0_RESERVED        ,0x21092038) /* [RO][32] Reserved */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PM_PM_CAP             ,0x21092048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_MSIX_MSIX_TBL_OFF_BIR ,0x210920a4) /* [RO][32] msix_tbl_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_MSIX_MSIX_PBA_BIR_OFF ,0x210920a8) /* [RO][32] msix_pba_bir_off */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_PCIE_CAPABILITY  ,0x210920ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_DEVICE_CAPABILITY ,0x210920b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_LINK_CAPABILITY  ,0x210920b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_SLOT_CAPABILITY  ,0x210920c0) /* [RO][32] slot_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_SLOT_CONTROL_STATUS ,0x210920c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_ROOT_CAP_CONTROL ,0x210920c8) /* [RO][32] root_cap_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_ROOT_STATUS      ,0x210920cc) /* [RO][32] root_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x210920d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_LINK_CAPABILITY_2 ,0x210920d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_SLOT_CAPABILITY_2 ,0x210920e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x210920e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_ADV_ERR_CAP       ,0x21092100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_HEADER_LOG1       ,0x2109211c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_HEADER_LOG2       ,0x21092120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_HEADER_LOG3       ,0x21092124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_HEADER_LOG4       ,0x21092128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_ROOT_ERROR_COMMAND ,0x2109212c) /* [RO][32] root_error_command */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_ROOT_ERROR_STATUS ,0x21092130) /* [RO][32] root_error_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_AER_ROOT_ERR_ID       ,0x21092134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_DEV_DEVICE_SER_NUM_CAP ,0x2109213c) /* [RO][32] device_ser_num_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_DEV_LOWER_SER_NUM     ,0x21092140) /* [RO][32] lower_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_DEV_UPPER_SER_NUM     ,0x21092144) /* [RO][32] upper_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PB_PWR_BDGT_CAP       ,0x21092150) /* [RO][32] pwr_bdgt_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PB_PWR_BDGT_DATA      ,0x21092158) /* [RO][32] pwr_bdgt_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PB_PWR_BDGT_CAPABILITY ,0x2109215c) /* [RO][32] pwr_bdgt_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_VC_CAP             ,0x21092160) /* [RO][32] vc_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_PORT_VC_CAPABILITY ,0x21092164) /* [RO][32] port_vc_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_PORT_VC_CAPABILITY2 ,0x21092168) /* [RO][32] port_vc_capability2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_PORT_VC_STATUS_CONTROL ,0x2109216c) /* [RO][32] port_vc_status_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_PORT_ARB_TABLE     ,0x21092170) /* [RO][32] port_arb_table */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VC_VC_RSRC_STATUS     ,0x21092178) /* [RO][32] vc_rsrc_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VENDOR_VENDOR_CAP     ,0x21092180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x21092184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_LTR_LTR_CAP           ,0x210921b0) /* [RO][32] LTR_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_L1SUB_PML1SUB_CAPID   ,0x21092240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_L1SUB_PML1_SUB_CAP_REG ,0x21092244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV0_UNUSED_F        ,0x21092404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VPD_INTF        ,0x21092428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VPD_ADDR_FLAG   ,0x2109242c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_UNUSED_H        ,0x21092448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_MSI_DATA        ,0x21092450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_MSI_ADDR_H      ,0x21092454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_MSI_ADDR_L      ,0x21092458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_MSI_MASK        ,0x21092464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_UNUSED_K        ,0x210924cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_DEVICE_CONTROL  ,0x210924d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_PCIE_LINK_CONTROL ,0x210924ec) /* [RO][32] pcie_link_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_RC_USER_MEM_LO1 ,0x21092558) /* [RO][32] rc_user_mem_lo1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_RC_USER_MEM_HI1 ,0x2109255c) /* [RO][32] rc_user_mem_hi1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_RC_USER_MEM_LO2 ,0x21092560) /* [RO][32] rc_user_mem_lo2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_RC_USER_MEM_HI2 ,0x21092564) /* [RO][32] rc_user_mem_hi2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_INITVF          ,0x21092600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_OFFSET       ,0x21092604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_BAR_REG      ,0x21092608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x2109260c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_CAP_EN       ,0x21092610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x21092614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x21092618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_MSIX_CONTROL ,0x2109261c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_BAR4_REG     ,0x21092620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_VF_NSP          ,0x21092628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x21092630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_FUNC345_STAT        ,0x21092854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_FUNC678_STAT        ,0x2109285c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PM_STATUS_0            ,0x21092878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PM_STATUS_1            ,0x2109287c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_0            ,0x21092900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_1            ,0x21092904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_2            ,0x21092908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_3            ,0x2109290c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_4            ,0x21092910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_5            ,0x21092914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_6            ,0x21092918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_7            ,0x2109291c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_8            ,0x21092920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_9            ,0x21092924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_10           ,0x21092928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_11           ,0x2109292c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_12           ,0x21092930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_13           ,0x21092934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_14           ,0x21092938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_15           ,0x2109293c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_16           ,0x21092940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_17           ,0x21092944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_18           ,0x21092948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_19           ,0x2109294c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_20           ,0x21092950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_21           ,0x21092954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_22           ,0x21092958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_23           ,0x2109295c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_24           ,0x21092960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_25           ,0x21092964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_26           ,0x21092968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_27           ,0x2109296c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_28           ,0x21092970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_29           ,0x21092974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_30           ,0x21092978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_STATUS_31           ,0x2109297c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_HDR_FC_ST           ,0x21092980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_DAT_FC_ST           ,0x21092984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_HDR_FCCON_ST        ,0x21092988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_DAT_FCCON_ST        ,0x2109298c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_TGT_CRDT_ST         ,0x21092990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_CRDT_ALLOC_ST       ,0x21092994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_SMLOGIC_ST          ,0x21092998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIE_PM_DEBUG_REGISTERS ,0x21092a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_UNUSED_OA2             ,0x21092a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_TL_RST_DEBUG           ,0x21092a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIER_TL_STAT_TX_CTR   ,0x21092a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIER_TL_STAT_TX_CTR_HI ,0x21092a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIER_TL_STAT_RX_CTR   ,0x21092a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_TL_PCIER_TL_STAT_RX_CTR_HI ,0x21092a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_STATUS              ,0x21093048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_TX_CHECKSUM         ,0x2109304c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_MDIO_RD_DATA           ,0x21093108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_RX_P_FC_CL          ,0x21093400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_RX_C_FC_CL          ,0x21093404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_RX_ACK_NACK         ,0x21093408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_REG_SPARE0          ,0x2109340c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_TX_P_FC_AL          ,0x21093410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_TX_NP_FC_AL         ,0x21093414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_REG_DL_SPARE           ,0x21093418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_REG_SPARE           ,0x2109341c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_TX_RX_SEQ           ,0x21093420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_DL_DL_RX_NP_FC_CL         ,0x21093424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PL_LPBK_MASTER_STAT    ,0x21093908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXTLP_STATIS_LO   ,0x21093944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXTLP_STATIS_HI   ,0x21093948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXDLLP_STATIS_LO  ,0x2109394c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXDLLP_STATIS_HI  ,0x21093950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXOS_STATIS_LO    ,0x21093954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_TXOS_STATIS_HI    ,0x21093958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXTLP_STATIS_LO   ,0x2109395c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXTLP_STATIS_HI   ,0x21093960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXDLLP_STATIS_LO  ,0x21093964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXDLLP_STATIS_HI  ,0x21093968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXOS_STATIS_LO    ,0x2109396c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXOS_STATIS_HI    ,0x21093970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_PLRXERR_STATIS    ,0x21093974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXDLLPERR_STATIS  ,0x21093978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PCIE_RXTLPERR_STATIS   ,0x2109397c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_0         ,0x210939a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_1         ,0x210939a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_2         ,0x210939ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_3         ,0x210939b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_LTSSM_STATIS_CNT       ,0x210939b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_RECEIVED_MCP_ERRORS    ,0x21093c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_TRANSMITTED_MCP_ERRORS ,0x21093c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_RX_FTS_LIMIT           ,0x21093c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_FTS_HIST               ,0x21093cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_GEN2_DEBUG             ,0x21093cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_RECOVERY_HIST          ,0x21093ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_0       ,0x21093cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_1       ,0x21093cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_2       ,0x21093cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_3       ,0x21093cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_LTSSM_HIST_2_DUP   ,0x21093cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_0              ,0x21093d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_1              ,0x21093d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_2              ,0x21093d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_3              ,0x21093d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_4              ,0x21093d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_5              ,0x21093d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_6              ,0x21093d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_7              ,0x21093d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_8              ,0x21093d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_9              ,0x21093d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_10             ,0x21093d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_ATE_LOOPBACK_INFO      ,0x21093d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ_0       ,0x21093e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ_1       ,0x21093e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ_2       ,0x21093e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ_3       ,0x21093e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ2_0      ,0x21093e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ2_1      ,0x21093e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ2_2      ,0x21093e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_PHY_DBG_CLKREQ2_3      ,0x21093e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_EP_PL_BUILD_TAG              ,0x21093ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_RC_BAD_ADDRESS_HI       ,0x21094054) /* [RO][32] RC Bad Address Register High */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_RC_BAD_DATA             ,0x21094058) /* [RO][32] RC Bad Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_PCIE_STATUS             ,0x21094068) /* [RO][32] PCIe Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_REVISION                ,0x2109406c) /* [RO][32] PCIe Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_UBUS_STATUS             ,0x210940c4) /* [RO][32] Unused */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_SCB_STATUS              ,0x210940c8) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_LTR_MSG_DATA            ,0x210940d0) /* [RO][32] LTR Message Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MISC_PERST_CCE_STATUS        ,0x21094104) /* [RO][32] Config Copy Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_INTR2_CPU_STATUS             ,0x21094300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_INTR2_CPU_MASK_STATUS        ,0x2109430c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_INTR2_PCI_STATUS             ,0x21094318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_INTR2_PCI_MASK_STATUS        ,0x21094324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TX_LIST0_CUR_DESC_L_ADDR ,0x2109441c) /* [RO][32] Tx List0 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TX_LIST0_CUR_DESC_U_ADDR ,0x21094420) /* [RO][32] Tx List0 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TX_LIST0_CUR_BYTE_CNT    ,0x21094424) /* [RO][32] Tx List0 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TX_LIST1_CUR_DESC_L_ADDR ,0x21094428) /* [RO][32] Tx List1 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TX_LIST1_CUR_DESC_U_ADDR ,0x2109442c) /* [RO][32] Tx List1 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_TX_LIST1_CUR_BYTE_CNT    ,0x21094430) /* [RO][32] Tx List1 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RX_LIST0_CUR_DESC_L_ADDR ,0x21094450) /* [RO][32] Rx List0 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RX_LIST0_CUR_DESC_U_ADDR ,0x21094454) /* [RO][32] Rx List0 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RX_LIST0_CUR_BYTE_CNT    ,0x21094458) /* [RO][32] Rx List0 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RX_LIST1_CUR_DESC_L_ADDR ,0x2109445c) /* [RO][32] Rx List1 Current Descriptor Lower address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RX_LIST1_CUR_DESC_U_ADDR ,0x21094460) /* [RO][32] Rx List1 Current Descriptor Upper address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_RX_LIST1_CUR_BYTE_CNT    ,0x21094464) /* [RO][32] Rx List1 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_DMA_READ_CHANNEL_ERROR_STATUS ,0x2109446c) /* [RO][32] Read Channel Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSI_INTR2_CPU_STATUS         ,0x21094500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSI_INTR2_CPU_MASK_STATUS    ,0x2109450c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSI_INTR2_PCI_STATUS         ,0x21094518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_MSI_INTR2_PCI_MASK_STATUS    ,0x21094524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RGR1_REVISION                ,0x21099200) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_1_RG_REVISION                  ,0x21099300) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_RGR_REVISION                 ,0x210b0000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_CPU_STATUS             ,0x210b0100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_CPU_MASK_STATUS        ,0x210b010c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_PCI_STATUS             ,0x210b0118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_PCI_MASK_STATUS        ,0x210b0124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W0_STATUS     ,0x210b0600) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W1_STATUS     ,0x210b0604) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W2_STATUS     ,0x210b0608) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W3_STATUS     ,0x210b060c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W4_STATUS     ,0x210b0610) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W0_MASK_STATUS ,0x210b0614) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W1_MASK_STATUS ,0x210b0618) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W2_MASK_STATUS ,0x210b061c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W3_MASK_STATUS ,0x210b0620) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W4_MASK_STATUS ,0x210b0624) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W0_STATUS       ,0x210b0700) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W1_STATUS       ,0x210b0704) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W2_STATUS       ,0x210b0708) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W3_STATUS       ,0x210b070c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W4_STATUS       ,0x210b0710) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W0_MASK_STATUS  ,0x210b0714) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W1_MASK_STATUS  ,0x210b0718) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W2_MASK_STATUS  ,0x210b071c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W3_MASK_STATUS  ,0x210b0720) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W4_MASK_STATUS  ,0x210b0724) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER0_STAT            ,0x210b0918) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER1_STAT            ,0x210b091c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER2_STAT            ,0x210b0920) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER3_STAT            ,0x210b0924) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_PM_STATUS0                       ,0x210b0e10) /* [RO][32] Router Gateway Power Management Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_PM_STATUS1                       ,0x210b0e14) /* [RO][32] Router Gateway Power Management Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_PM_STATUS2                       ,0x210b0e18) /* [RO][32] Router Gateway Power Management Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RG_PM_PDA_STATUS                    ,0x210b0e1c) /* [RO][32] Router Gateway SRAM Power Down Array Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PMBM_PMBM_RD_DATA                   ,0x210b0f0c) /* [RO][32] PMBM Read Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_CPU_STATUS        ,0x210b1000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_CPU_MASK_STATUS   ,0x210b100c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_PCI_STATUS        ,0x210b1018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_PCI_MASK_STATUS   ,0x210b1024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_CPU_STATUS    ,0x210b2000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_CPU_MASK_STATUS ,0x210b200c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_PCI_STATUS    ,0x210b2018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_PCI_MASK_STATUS ,0x210b2024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_TYPE1_DEVICE_VENDOR_ID ,0x210c0000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_TYPE1_REV_ID_CLASS_CODE ,0x210c0008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_TYPE1_RC_IO_BASE_LIMIT ,0x210c0030) /* [RO][32] rc_io_base_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_TYPE1_CAP_POINTER     ,0x210c0034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_TYPE1_EXP_ROM_BAR     ,0x210c0038) /* [RO][32] exp_rom_bar */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PM_PM_CAP             ,0x210c0048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PCIE_PCIE_CAPABILITY  ,0x210c00ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PCIE_DEVICE_CAPABILITY ,0x210c00b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PCIE_LINK_CAPABILITY  ,0x210c00b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PCIE_SLOT_CONTROL_STATUS ,0x210c00c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x210c00d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PCIE_LINK_CAPABILITY_2 ,0x210c00d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PCIE_SLOT_CAPABILITY_2 ,0x210c00e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x210c00e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_AER_ADV_ERR_CAP       ,0x210c0100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_AER_HEADER_LOG1       ,0x210c011c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_AER_HEADER_LOG2       ,0x210c0120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_AER_HEADER_LOG3       ,0x210c0124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_AER_HEADER_LOG4       ,0x210c0128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_AER_ROOT_ERR_ID       ,0x210c0134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_VENDOR_VENDOR_CAP     ,0x210c0180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x210c0184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_L1SUB_PML1SUB_CAPID   ,0x210c0240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_L1SUB_PML1_SUB_CAP_REG ,0x210c0244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV0_UNUSED_F        ,0x210c0404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV0_PCI_EXTENDED_BAR_SIZE ,0x210c0418) /* [RO][32] pci_extended_bar_size */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VPD_INTF        ,0x210c0428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VPD_ADDR_FLAG   ,0x210c042c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_UNUSED_H        ,0x210c0448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_MSI_DATA        ,0x210c0450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_MSI_ADDR_H      ,0x210c0454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_MSI_ADDR_L      ,0x210c0458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_MSI_MASK        ,0x210c0464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_UNUSED_K        ,0x210c04cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_DEVICE_CONTROL  ,0x210c04d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_BAR2_CONFIG     ,0x210c04e0) /* [RO][32] bar2_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_BAR3_CONFIG     ,0x210c04f4) /* [RO][32] bar3_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_INITVF          ,0x210c0600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_OFFSET       ,0x210c0604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_BAR_REG      ,0x210c0608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x210c060c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_CAP_EN       ,0x210c0610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x210c0614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x210c0618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_MSIX_CONTROL ,0x210c061c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_BAR4_REG     ,0x210c0620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_VF_NSP          ,0x210c0628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x210c0630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_FUNC345_STAT        ,0x210c0854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_FUNC678_STAT        ,0x210c085c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_PM_STATUS_0            ,0x210c0878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_PM_STATUS_1            ,0x210c087c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_0            ,0x210c0900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_1            ,0x210c0904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_2            ,0x210c0908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_3            ,0x210c090c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_4            ,0x210c0910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_5            ,0x210c0914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_6            ,0x210c0918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_7            ,0x210c091c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_8            ,0x210c0920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_9            ,0x210c0924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_10           ,0x210c0928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_11           ,0x210c092c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_12           ,0x210c0930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_13           ,0x210c0934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_14           ,0x210c0938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_15           ,0x210c093c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_16           ,0x210c0940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_17           ,0x210c0944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_18           ,0x210c0948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_19           ,0x210c094c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_20           ,0x210c0950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_21           ,0x210c0954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_22           ,0x210c0958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_23           ,0x210c095c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_24           ,0x210c0960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_25           ,0x210c0964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_26           ,0x210c0968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_27           ,0x210c096c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_28           ,0x210c0970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_29           ,0x210c0974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_30           ,0x210c0978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_STATUS_31           ,0x210c097c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_HDR_FC_ST           ,0x210c0980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_DAT_FC_ST           ,0x210c0984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_HDR_FCCON_ST        ,0x210c0988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_DAT_FCCON_ST        ,0x210c098c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_TGT_CRDT_ST         ,0x210c0990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_CRDT_ALLOC_ST       ,0x210c0994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_SMLOGIC_ST          ,0x210c0998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_PCIE_PM_DEBUG_REGISTERS ,0x210c0a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_UNUSED_OA2             ,0x210c0a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_TL_RST_DEBUG           ,0x210c0a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_PCIER_TL_STAT_TX_CTR   ,0x210c0a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_PCIER_TL_STAT_TX_CTR_HI ,0x210c0a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_PCIER_TL_STAT_RX_CTR   ,0x210c0a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_TL_PCIER_TL_STAT_RX_CTR_HI ,0x210c0a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_STATUS              ,0x210c1048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_TX_CHECKSUM         ,0x210c104c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_MDIO_RD_DATA           ,0x210c1108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_RX_P_FC_CL          ,0x210c1400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_RX_C_FC_CL          ,0x210c1404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_RX_ACK_NACK         ,0x210c1408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_REG_SPARE0          ,0x210c140c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_TX_P_FC_AL          ,0x210c1410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_TX_NP_FC_AL         ,0x210c1414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_REG_DL_SPARE           ,0x210c1418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_REG_SPARE           ,0x210c141c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_TX_RX_SEQ           ,0x210c1420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_DL_DL_RX_NP_FC_CL         ,0x210c1424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PL_LPBK_MASTER_STAT    ,0x210c1908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_TXTLP_STATIS_LO   ,0x210c1944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_TXTLP_STATIS_HI   ,0x210c1948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_TXDLLP_STATIS_LO  ,0x210c194c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_TXDLLP_STATIS_HI  ,0x210c1950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_TXOS_STATIS_LO    ,0x210c1954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_TXOS_STATIS_HI    ,0x210c1958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_RXTLP_STATIS_LO   ,0x210c195c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_RXTLP_STATIS_HI   ,0x210c1960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_RXDLLP_STATIS_LO  ,0x210c1964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_RXDLLP_STATIS_HI  ,0x210c1968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_RXOS_STATIS_LO    ,0x210c196c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_RXOS_STATIS_HI    ,0x210c1970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_PLRXERR_STATIS    ,0x210c1974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_RXDLLPERR_STATIS  ,0x210c1978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PCIE_RXTLPERR_STATIS   ,0x210c197c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_LTSSM_STATIS_0         ,0x210c19a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_LTSSM_STATIS_1         ,0x210c19a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_LTSSM_STATIS_2         ,0x210c19ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_LTSSM_STATIS_3         ,0x210c19b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_LTSSM_STATIS_CNT       ,0x210c19b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_RECEIVED_MCP_ERRORS    ,0x210c1c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_TRANSMITTED_MCP_ERRORS ,0x210c1c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_RX_FTS_LIMIT           ,0x210c1c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_FTS_HIST               ,0x210c1cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_GEN2_DEBUG             ,0x210c1cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_RECOVERY_HIST          ,0x210c1ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_LTSSM_HIST_0       ,0x210c1cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_LTSSM_HIST_1       ,0x210c1cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_LTSSM_HIST_2       ,0x210c1cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_LTSSM_HIST_3       ,0x210c1cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_LTSSM_HIST_2_DUP   ,0x210c1cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_0              ,0x210c1d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_1              ,0x210c1d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_2              ,0x210c1d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_3              ,0x210c1d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_4              ,0x210c1d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_5              ,0x210c1d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_6              ,0x210c1d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_7              ,0x210c1d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_8              ,0x210c1d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_9              ,0x210c1d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_10             ,0x210c1d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_ATE_LOOPBACK_INFO      ,0x210c1d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_CLKREQ_0       ,0x210c1e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_CLKREQ_1       ,0x210c1e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_CLKREQ_2       ,0x210c1e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_CLKREQ_3       ,0x210c1e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_CLKREQ2_0      ,0x210c1e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_CLKREQ2_1      ,0x210c1e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_CLKREQ2_2      ,0x210c1e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_PHY_DBG_CLKREQ2_3      ,0x210c1e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RC_PL_BUILD_TAG              ,0x210c1ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_TYPE0_DEVICE_VENDOR_ID ,0x210c2000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_TYPE0_REV_ID_CLASS_CODE ,0x210c2008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_TYPE0_CARDBUS_CIS     ,0x210c2028) /* [RO][32] cardbus_cis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_TYPE0_SUBSYSTEM_ID_VENDOR_ID ,0x210c202c) /* [RO][32] subsystem_id_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_TYPE0_CAP_POINTER     ,0x210c2034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_TYPE0_RESERVED        ,0x210c2038) /* [RO][32] Reserved */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PM_PM_CAP             ,0x210c2048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_MSIX_MSIX_TBL_OFF_BIR ,0x210c20a4) /* [RO][32] msix_tbl_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_MSIX_MSIX_PBA_BIR_OFF ,0x210c20a8) /* [RO][32] msix_pba_bir_off */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_PCIE_CAPABILITY  ,0x210c20ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_DEVICE_CAPABILITY ,0x210c20b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_LINK_CAPABILITY  ,0x210c20b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_SLOT_CAPABILITY  ,0x210c20c0) /* [RO][32] slot_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_SLOT_CONTROL_STATUS ,0x210c20c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_ROOT_CAP_CONTROL ,0x210c20c8) /* [RO][32] root_cap_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_ROOT_STATUS      ,0x210c20cc) /* [RO][32] root_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x210c20d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_LINK_CAPABILITY_2 ,0x210c20d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_SLOT_CAPABILITY_2 ,0x210c20e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x210c20e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_AER_ADV_ERR_CAP       ,0x210c2100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_AER_HEADER_LOG1       ,0x210c211c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_AER_HEADER_LOG2       ,0x210c2120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_AER_HEADER_LOG3       ,0x210c2124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_AER_HEADER_LOG4       ,0x210c2128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_AER_ROOT_ERROR_COMMAND ,0x210c212c) /* [RO][32] root_error_command */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_AER_ROOT_ERROR_STATUS ,0x210c2130) /* [RO][32] root_error_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_AER_ROOT_ERR_ID       ,0x210c2134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_DEV_DEVICE_SER_NUM_CAP ,0x210c213c) /* [RO][32] device_ser_num_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_DEV_LOWER_SER_NUM     ,0x210c2140) /* [RO][32] lower_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_DEV_UPPER_SER_NUM     ,0x210c2144) /* [RO][32] upper_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PB_PWR_BDGT_CAP       ,0x210c2150) /* [RO][32] pwr_bdgt_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PB_PWR_BDGT_DATA      ,0x210c2158) /* [RO][32] pwr_bdgt_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PB_PWR_BDGT_CAPABILITY ,0x210c215c) /* [RO][32] pwr_bdgt_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_VC_VC_CAP             ,0x210c2160) /* [RO][32] vc_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_VC_PORT_VC_CAPABILITY ,0x210c2164) /* [RO][32] port_vc_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_VC_PORT_VC_CAPABILITY2 ,0x210c2168) /* [RO][32] port_vc_capability2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_VC_PORT_VC_STATUS_CONTROL ,0x210c216c) /* [RO][32] port_vc_status_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_VC_PORT_ARB_TABLE     ,0x210c2170) /* [RO][32] port_arb_table */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_VC_VC_RSRC_STATUS     ,0x210c2178) /* [RO][32] vc_rsrc_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_VENDOR_VENDOR_CAP     ,0x210c2180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x210c2184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_LTR_LTR_CAP           ,0x210c21b0) /* [RO][32] LTR_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_L1SUB_PML1SUB_CAPID   ,0x210c2240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_L1SUB_PML1_SUB_CAP_REG ,0x210c2244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV0_UNUSED_F        ,0x210c2404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VPD_INTF        ,0x210c2428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VPD_ADDR_FLAG   ,0x210c242c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_UNUSED_H        ,0x210c2448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_MSI_DATA        ,0x210c2450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_MSI_ADDR_H      ,0x210c2454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_MSI_ADDR_L      ,0x210c2458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_MSI_MASK        ,0x210c2464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_UNUSED_K        ,0x210c24cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_DEVICE_CONTROL  ,0x210c24d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_PCIE_LINK_CONTROL ,0x210c24ec) /* [RO][32] pcie_link_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_RC_USER_MEM_LO1 ,0x210c2558) /* [RO][32] rc_user_mem_lo1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_RC_USER_MEM_HI1 ,0x210c255c) /* [RO][32] rc_user_mem_hi1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_RC_USER_MEM_LO2 ,0x210c2560) /* [RO][32] rc_user_mem_lo2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_RC_USER_MEM_HI2 ,0x210c2564) /* [RO][32] rc_user_mem_hi2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_INITVF          ,0x210c2600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_OFFSET       ,0x210c2604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_BAR_REG      ,0x210c2608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x210c260c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_CAP_EN       ,0x210c2610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x210c2614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x210c2618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_MSIX_CONTROL ,0x210c261c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_BAR4_REG     ,0x210c2620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_VF_NSP          ,0x210c2628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x210c2630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_FUNC345_STAT        ,0x210c2854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_FUNC678_STAT        ,0x210c285c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_PM_STATUS_0            ,0x210c2878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_PM_STATUS_1            ,0x210c287c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_0            ,0x210c2900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_1            ,0x210c2904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_2            ,0x210c2908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_3            ,0x210c290c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_4            ,0x210c2910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_5            ,0x210c2914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_6            ,0x210c2918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_7            ,0x210c291c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_8            ,0x210c2920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_9            ,0x210c2924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_10           ,0x210c2928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_11           ,0x210c292c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_12           ,0x210c2930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_13           ,0x210c2934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_14           ,0x210c2938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_15           ,0x210c293c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_16           ,0x210c2940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_17           ,0x210c2944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_18           ,0x210c2948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_19           ,0x210c294c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_20           ,0x210c2950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_21           ,0x210c2954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_22           ,0x210c2958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_23           ,0x210c295c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_24           ,0x210c2960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_25           ,0x210c2964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_26           ,0x210c2968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_27           ,0x210c296c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_28           ,0x210c2970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_29           ,0x210c2974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_30           ,0x210c2978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_STATUS_31           ,0x210c297c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_HDR_FC_ST           ,0x210c2980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_DAT_FC_ST           ,0x210c2984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_HDR_FCCON_ST        ,0x210c2988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_DAT_FCCON_ST        ,0x210c298c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_TGT_CRDT_ST         ,0x210c2990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_CRDT_ALLOC_ST       ,0x210c2994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_SMLOGIC_ST          ,0x210c2998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_PCIE_PM_DEBUG_REGISTERS ,0x210c2a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_UNUSED_OA2             ,0x210c2a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_TL_RST_DEBUG           ,0x210c2a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_PCIER_TL_STAT_TX_CTR   ,0x210c2a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_PCIER_TL_STAT_TX_CTR_HI ,0x210c2a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_PCIER_TL_STAT_RX_CTR   ,0x210c2a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_TL_PCIER_TL_STAT_RX_CTR_HI ,0x210c2a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_STATUS              ,0x210c3048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_TX_CHECKSUM         ,0x210c304c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_MDIO_RD_DATA           ,0x210c3108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_RX_P_FC_CL          ,0x210c3400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_RX_C_FC_CL          ,0x210c3404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_RX_ACK_NACK         ,0x210c3408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_REG_SPARE0          ,0x210c340c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_TX_P_FC_AL          ,0x210c3410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_TX_NP_FC_AL         ,0x210c3414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_REG_DL_SPARE           ,0x210c3418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_REG_SPARE           ,0x210c341c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_TX_RX_SEQ           ,0x210c3420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_DL_DL_RX_NP_FC_CL         ,0x210c3424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PL_LPBK_MASTER_STAT    ,0x210c3908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_TXTLP_STATIS_LO   ,0x210c3944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_TXTLP_STATIS_HI   ,0x210c3948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_TXDLLP_STATIS_LO  ,0x210c394c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_TXDLLP_STATIS_HI  ,0x210c3950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_TXOS_STATIS_LO    ,0x210c3954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_TXOS_STATIS_HI    ,0x210c3958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_RXTLP_STATIS_LO   ,0x210c395c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_RXTLP_STATIS_HI   ,0x210c3960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_RXDLLP_STATIS_LO  ,0x210c3964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_RXDLLP_STATIS_HI  ,0x210c3968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_RXOS_STATIS_LO    ,0x210c396c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_RXOS_STATIS_HI    ,0x210c3970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_PLRXERR_STATIS    ,0x210c3974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_RXDLLPERR_STATIS  ,0x210c3978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PCIE_RXTLPERR_STATIS   ,0x210c397c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_LTSSM_STATIS_0         ,0x210c39a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_LTSSM_STATIS_1         ,0x210c39a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_LTSSM_STATIS_2         ,0x210c39ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_LTSSM_STATIS_3         ,0x210c39b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_LTSSM_STATIS_CNT       ,0x210c39b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_RECEIVED_MCP_ERRORS    ,0x210c3c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_TRANSMITTED_MCP_ERRORS ,0x210c3c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_RX_FTS_LIMIT           ,0x210c3c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_FTS_HIST               ,0x210c3cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_GEN2_DEBUG             ,0x210c3cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_RECOVERY_HIST          ,0x210c3ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_LTSSM_HIST_0       ,0x210c3cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_LTSSM_HIST_1       ,0x210c3cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_LTSSM_HIST_2       ,0x210c3cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_LTSSM_HIST_3       ,0x210c3cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_LTSSM_HIST_2_DUP   ,0x210c3cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_0              ,0x210c3d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_1              ,0x210c3d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_2              ,0x210c3d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_3              ,0x210c3d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_4              ,0x210c3d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_5              ,0x210c3d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_6              ,0x210c3d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_7              ,0x210c3d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_8              ,0x210c3d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_9              ,0x210c3d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_10             ,0x210c3d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_ATE_LOOPBACK_INFO      ,0x210c3d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_CLKREQ_0       ,0x210c3e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_CLKREQ_1       ,0x210c3e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_CLKREQ_2       ,0x210c3e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_CLKREQ_3       ,0x210c3e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_CLKREQ2_0      ,0x210c3e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_CLKREQ2_1      ,0x210c3e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_CLKREQ2_2      ,0x210c3e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_PHY_DBG_CLKREQ2_3      ,0x210c3e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_EP_PL_BUILD_TAG              ,0x210c3ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MISC_RC_BAD_ADDRESS_HI       ,0x210c4054) /* [RO][32] RC Bad Address Register High */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MISC_RC_BAD_DATA             ,0x210c4058) /* [RO][32] RC Bad Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MISC_PCIE_STATUS             ,0x210c4068) /* [RO][32] PCIe Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MISC_REVISION                ,0x210c406c) /* [RO][32] PCIe Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MISC_UBUS_STATUS             ,0x210c40c4) /* [RO][32] Unused */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MISC_SCB_STATUS              ,0x210c40c8) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MISC_LTR_MSG_DATA            ,0x210c40d0) /* [RO][32] LTR Message Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MISC_PERST_CCE_STATUS        ,0x210c4104) /* [RO][32] Config Copy Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_INTR2_CPU_STATUS             ,0x210c4300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_INTR2_CPU_MASK_STATUS        ,0x210c430c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_INTR2_PCI_STATUS             ,0x210c4318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_INTR2_PCI_MASK_STATUS        ,0x210c4324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_TX_LIST0_CUR_DESC_L_ADDR ,0x210c441c) /* [RO][32] Tx List0 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_TX_LIST0_CUR_DESC_U_ADDR ,0x210c4420) /* [RO][32] Tx List0 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_TX_LIST0_CUR_BYTE_CNT    ,0x210c4424) /* [RO][32] Tx List0 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_TX_LIST1_CUR_DESC_L_ADDR ,0x210c4428) /* [RO][32] Tx List1 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_TX_LIST1_CUR_DESC_U_ADDR ,0x210c442c) /* [RO][32] Tx List1 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_TX_LIST1_CUR_BYTE_CNT    ,0x210c4430) /* [RO][32] Tx List1 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_RX_LIST0_CUR_DESC_L_ADDR ,0x210c4450) /* [RO][32] Rx List0 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_RX_LIST0_CUR_DESC_U_ADDR ,0x210c4454) /* [RO][32] Rx List0 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_RX_LIST0_CUR_BYTE_CNT    ,0x210c4458) /* [RO][32] Rx List0 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_RX_LIST1_CUR_DESC_L_ADDR ,0x210c445c) /* [RO][32] Rx List1 Current Descriptor Lower address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_RX_LIST1_CUR_DESC_U_ADDR ,0x210c4460) /* [RO][32] Rx List1 Current Descriptor Upper address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_RX_LIST1_CUR_BYTE_CNT    ,0x210c4464) /* [RO][32] Rx List1 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_DMA_READ_CHANNEL_ERROR_STATUS ,0x210c446c) /* [RO][32] Read Channel Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MSI_INTR2_CPU_STATUS         ,0x210c4500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MSI_INTR2_CPU_MASK_STATUS    ,0x210c450c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MSI_INTR2_PCI_STATUS         ,0x210c4518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_MSI_INTR2_PCI_MASK_STATUS    ,0x210c4524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RGR1_REVISION                ,0x210c9200) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_2_RG_REVISION                  ,0x210c9300) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_LOW_CMD_0          ,0x213c8030) /* [RO][32] LLM Enqueue Low Command , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_HIGH_CMD_0         ,0x213c8034) /* [RO][32] LLM Enqueue High Command , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_LOW_CMD_1          ,0x213c8038) /* [RO][32] LLM Enqueue Low Command , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_HIGH_CMD_1         ,0x213c803c) /* [RO][32] LLM Enqueue High Command , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_LOW_CMD_2          ,0x213c8040) /* [RO][32] LLM Enqueue Low Command , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_HIGH_CMD_2         ,0x213c8044) /* [RO][32] LLM Enqueue High Command , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_LOW_CMD_3          ,0x213c8048) /* [RO][32] LLM Enqueue Low Command , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_HIGH_CMD_3         ,0x213c804c) /* [RO][32] LLM Enqueue High Command , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_LOW_CMD_4          ,0x213c8050) /* [RO][32] LLM Enqueue Low Command , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_HIGH_CMD_4         ,0x213c8054) /* [RO][32] LLM Enqueue High Command , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_RST_LOW_CMD        ,0x213c8058) /* [RO][32] Reset Low Command */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_AHB_READ_LLM_RST_HIGH_CMD       ,0x213c805c) /* [RO][32] Reset High Command */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_FIXD_CMN_VER_1                 ,0x213d8000) /* [RO][32] Shows the version number of the HDL */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_FIXD_RX_PROBES_STATUS          ,0x213d8018) /* [RO][32] Indicates if the probe ( I or III) results are ready */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_FIXD_RX_OFDMA_CFO_0            ,0x213d801c) /* [RO][32] CFO of OFDMA - result of the pilots , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_FIXD_RX_OFDMA_CFO_1            ,0x213d8020) /* [RO][32] CFO of OFDMA - result of the pilots , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_FIXD_RX_OFDMA_CFO_2            ,0x213d8024) /* [RO][32] CFO of OFDMA - result of the pilots , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_FIXD_RX_OFDMA_CFO_3            ,0x213d8028) /* [RO][32] CFO of OFDMA - result of the pilots , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_FIXD_CMN_DPM_STAT              ,0x213d816c) /* [RO][32] per zone power status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_STATUS      ,0x213db000) /* [RO][32] Indicates the receive burst status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_FEC_UNERROR ,0x213db004) /* [RO][32] The number of blocks has no FEC error */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_FEC_CORRECTED ,0x213db008) /* [RO][32] The number of blocks has FEC errors and corrections */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_FEC_UNCORRECTED ,0x213db00c) /* [RO][32] The number of blocks has un-correctable FEC errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_LDPC_ITER   ,0x213db010) /* [RO][32] The number of iterrations performed by LDPC */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_PP_P_EN_DATA ,0x213db014) /* [RO][32] Samples the absolute value of the Power function at the maximum level found so far */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL ,0x213db018) /* [RO][32] Samples the real value of the auto-correlation function at the maximum level found so far */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG ,0x213db01c) /* [RO][32] Samples the image value of the auto-correlation function at the maximum level found so far */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_PP_ABS_VAL  ,0x213db020) /* [RO][32] Samples the absolute value of the auto-correlation function maximum found so far */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_STATISTICS_COG_OFFSET  ,0x213db024) /* [RO][32] COG offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG ,0x213db028) /* [RO][32] AGC RSSI for Baseband data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_LEARNING_AGC_STAT_RF_RSSI_AVRG ,0x213db02c) /* [RO][32] AGC RSSI for RF data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_LEARNING_GAIN          ,0x213db030) /* [RO][32] Gain Result */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_LEARNING_CFO           ,0x213db034) /* [RO][32] Rx Learning register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_LEARNING_SFO           ,0x213db038) /* [RO][32] Rx Learning register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_LEARNING_DETECT_DELAY_OFFSET ,0x213db03c) /* [RO][32] "Rx Learning detection delay,Learning_detect_delay_offset = detect_delay_measure - detect_delay_expected" */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_RX_LEARNING_FEC_UNCORRECTED ,0x213db040) /* [RO][32] "The number of blocks has un-correctable FEC errors,,this has the same value as in the statistics uncorrected, it was required by,the SW for figuring out if the learning belong to a CRC error burst" */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY1_RSLT_TX_CALIBRATION_GOERTZEL   ,0x213db044) /* [RO][32] Gortzel Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_FIXD_CMN_VER_1                  ,0x213e0000) /* [RO][32] Shows the version number of the HDL */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_FIXD_RX_PROBES_STATUS           ,0x213e0018) /* [RO][32] Indicates if the probe ( I or III) results are ready */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_FIXD_RX_OFDMA_CFO_0             ,0x213e001c) /* [RO][32] CFO of OFDMA - result of the pilots , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_FIXD_RX_OFDMA_CFO_1             ,0x213e0020) /* [RO][32] CFO of OFDMA - result of the pilots , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_FIXD_RX_OFDMA_CFO_2             ,0x213e0024) /* [RO][32] CFO of OFDMA - result of the pilots , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_FIXD_RX_OFDMA_CFO_3             ,0x213e0028) /* [RO][32] CFO of OFDMA - result of the pilots , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_FIXD_CMN_DPM_STAT               ,0x213e016c) /* [RO][32] per zone power status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_STATUS       ,0x213e3000) /* [RO][32] Indicates the receive burst status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNERROR  ,0x213e3004) /* [RO][32] The number of blocks has no FEC error */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_FEC_CORRECTED ,0x213e3008) /* [RO][32] The number of blocks has FEC errors and corrections */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_FEC_UNCORRECTED ,0x213e300c) /* [RO][32] The number of blocks has un-correctable FEC errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_LDPC_ITER    ,0x213e3010) /* [RO][32] The number of iterrations performed by LDPC */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_PP_P_EN_DATA ,0x213e3014) /* [RO][32] Samples the absolute value of the Power function at the maximum level found so far */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_REAL ,0x213e3018) /* [RO][32] Samples the real value of the auto-correlation function at the maximum level found so far */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_PP_A_AC_MAX_IMAG ,0x213e301c) /* [RO][32] Samples the image value of the auto-correlation function at the maximum level found so far */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_PP_ABS_VAL   ,0x213e3020) /* [RO][32] Samples the absolute value of the auto-correlation function maximum found so far */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_STATISTICS_COG_OFFSET   ,0x213e3024) /* [RO][32] COG offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_LEARNING_AGC_STAT_RSSI_AVRG ,0x213e3028) /* [RO][32] AGC RSSI for Baseband data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_LEARNING_AGC_STAT_RF_RSSI_AVRG ,0x213e302c) /* [RO][32] AGC RSSI for RF data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_LEARNING_GAIN           ,0x213e3030) /* [RO][32] Gain Result */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_LEARNING_CFO            ,0x213e3034) /* [RO][32] Rx Learning register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_LEARNING_SFO            ,0x213e3038) /* [RO][32] Rx Learning register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_LEARNING_DETECT_DELAY_OFFSET ,0x213e303c) /* [RO][32] "Rx Learning detection delay,Learning_detect_delay_offset = detect_delay_measure - detect_delay_expected" */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_RX_LEARNING_FEC_UNCORRECTED ,0x213e3040) /* [RO][32] "The number of blocks has un-correctable FEC errors,,this has the same value as in the statistics uncorrected, it was required by,the SW for figuring out if the learning belong to a CRC error burst" */
BCHP_REGISTER_READONLY_32BIT(BCHP_PHY_RSLT_TX_CALIBRATION_GOERTZEL    ,0x213e3044) /* [RO][32] Gortzel Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_ACTIVE_PRIO_TABLE           ,0x213ec804) /* [RO][32] classifier active priority table */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_CLAS_AGING_STATUS_0         ,0x213ec834) /* [RO][32] ClassifierAgingStatus , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_CLAS_AGING_STATUS_1         ,0x213ec838) /* [RO][32] ClassifierAgingStatus , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_CLAS_AGING_STATUS_2         ,0x213ec83c) /* [RO][32] ClassifierAgingStatus , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_CLAS_AGING_STATUS_3         ,0x213ec840) /* [RO][32] ClassifierAgingStatus , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_CLAS_AGING_STATUS_4         ,0x213ec844) /* [RO][32] ClassifierAgingStatus , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_CLAS_AGING_STATUS_5         ,0x213ec848) /* [RO][32] ClassifierAgingStatus , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_CLAS_AGING_STATUS_6         ,0x213ec84c) /* [RO][32] ClassifierAgingStatus , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_CLAS_AGING_STATUS_7         ,0x213ec850) /* [RO][32] ClassifierAgingStatus , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_BRG_AGING_STATUS_0          ,0x213ec89c) /* [RO][32] Bridge aging status register , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_BRG_AGING_STATUS_1          ,0x213ec8a0) /* [RO][32] Bridge aging status register , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_BRG_AGING_STATUS_2          ,0x213ec8a4) /* [RO][32] Bridge aging status register , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_BRG_AGING_STATUS_3          ,0x213ec8a8) /* [RO][32] Bridge aging status register , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_BRG_AGING_STATUS_4          ,0x213ec8ac) /* [RO][32] Bridge aging status register , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_SA_BRIDGE_FIFO_STAT_0           ,0x213ec8c8) /* [RO][32] SA_BRIDGE FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_SA_BRIDGE_FIFO_STAT_1           ,0x213ec8cc) /* [RO][32] SA_BRIDGE FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_SA_BRIDGE_FIFO_STAT_2           ,0x213ec8d0) /* [RO][32] SA_BRIDGE FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_SA_BRIDGE_FIFO_DATA_MSB         ,0x213ec8dc) /* [RO][32] SA_BRIDGE FIFO Data MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_SA_BRIDGE_FIFO_DATA_LSB         ,0x213ec8e0) /* [RO][32] SA_BRIDGE FIFO Data LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DA_BRIDGE_FIFO_STAT_0           ,0x213ec8e4) /* [RO][32] DA_BRIDGE FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DA_BRIDGE_FIFO_STAT_1           ,0x213ec8e8) /* [RO][32] DA_BRIDGE FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DA_BRIDGE_FIFO_STAT_2           ,0x213ec8ec) /* [RO][32] DA_BRIDGE FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DA_BRIDGE_FIFO_DATA_MSB         ,0x213ec8f8) /* [RO][32] DA_BRIDGE FIFO Data MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DA_BRIDGE_FIFO_DATA_LSB         ,0x213ec8fc) /* [RO][32] DA_BRIDGE FIFO Data LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DTS_FIFO_STAT_0                 ,0x213ec900) /* [RO][32] DTS FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DTS_FIFO_STAT_1                 ,0x213ec904) /* [RO][32] DTS FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DTS_FIFO_STAT_2                 ,0x213ec908) /* [RO][32] DTS FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DTS_FIFO_DATA_MSB               ,0x213ec914) /* [RO][32] DTS FIFO Data MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_DTS_FIFO_DATA_LSB               ,0x213ec918) /* [RO][32] DTS FIFO Data LSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_DEBUG_TX_STATE              ,0x213ec920) /* [RO][32] debug all state machine for debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_ECL_DEBUG_RX_STATE              ,0x213ec924) /* [RO][32] debug all state machine for debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_ECL_EPORTINTF_READ_BUS              ,0x213ec92c) /* [RO][32] eport write register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG ,0x213ed014) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DROP_PACKET_STAT ,0x213ed058) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG1 ,0x213ed060) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG2 ,0x213ed064) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG3 ,0x213ed068) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH0_DEBUG_REG4 ,0x213ed06c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH1_DROP_PACKET_STAT ,0x213ed098) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH1_DEBUG_REG1 ,0x213ed0a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH1_DEBUG_REG2 ,0x213ed0a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH1_DEBUG_REG3 ,0x213ed0a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH1_DEBUG_REG4 ,0x213ed0ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH2_DROP_PACKET_STAT ,0x213ed0d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH2_DEBUG_REG1 ,0x213ed0e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH2_DEBUG_REG2 ,0x213ed0e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH2_DEBUG_REG3 ,0x213ed0e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH2_DEBUG_REG4 ,0x213ed0ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH3_DROP_PACKET_STAT ,0x213ed118) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH3_DEBUG_REG1 ,0x213ed120) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH3_DEBUG_REG2 ,0x213ed124) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH3_DEBUG_REG3 ,0x213ed128) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH3_DEBUG_REG4 ,0x213ed12c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH4_DROP_PACKET_STAT ,0x213ed158) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH4_DEBUG_REG1 ,0x213ed160) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH4_DEBUG_REG2 ,0x213ed164) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH4_DEBUG_REG3 ,0x213ed168) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH4_DEBUG_REG4 ,0x213ed16c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH5_DROP_PACKET_STAT ,0x213ed198) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH5_DEBUG_REG1 ,0x213ed1a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH5_DEBUG_REG2 ,0x213ed1a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH5_DEBUG_REG3 ,0x213ed1a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH5_DEBUG_REG4 ,0x213ed1ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH6_DROP_PACKET_STAT ,0x213ed1d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH6_DEBUG_REG1 ,0x213ed1e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH6_DEBUG_REG2 ,0x213ed1e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH6_DEBUG_REG3 ,0x213ed1e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH6_DEBUG_REG4 ,0x213ed1ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH7_DROP_PACKET_STAT ,0x213ed218) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH7_DEBUG_REG1 ,0x213ed220) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH7_DEBUG_REG2 ,0x213ed224) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH7_DEBUG_REG3 ,0x213ed228) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH7_DEBUG_REG4 ,0x213ed22c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH8_DROP_PACKET_STAT ,0x213ed258) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH8_DEBUG_REG1 ,0x213ed260) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH8_DEBUG_REG2 ,0x213ed264) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH8_DEBUG_REG3 ,0x213ed268) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH8_DEBUG_REG4 ,0x213ed26c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH9_DROP_PACKET_STAT ,0x213ed298) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH9_DEBUG_REG1 ,0x213ed2a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH9_DEBUG_REG2 ,0x213ed2a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH9_DEBUG_REG3 ,0x213ed2a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH9_DEBUG_REG4 ,0x213ed2ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH10_DROP_PACKET_STAT ,0x213ed2d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH10_DEBUG_REG1 ,0x213ed2e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH10_DEBUG_REG2 ,0x213ed2e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH10_DEBUG_REG3 ,0x213ed2e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH10_DEBUG_REG4 ,0x213ed2ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH11_DROP_PACKET_STAT ,0x213ed318) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH11_DEBUG_REG1 ,0x213ed320) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH11_DEBUG_REG2 ,0x213ed324) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH11_DEBUG_REG3 ,0x213ed328) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH11_DEBUG_REG4 ,0x213ed32c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH12_DROP_PACKET_STAT ,0x213ed358) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH12_DEBUG_REG1 ,0x213ed360) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH12_DEBUG_REG2 ,0x213ed364) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH12_DEBUG_REG3 ,0x213ed368) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH12_DEBUG_REG4 ,0x213ed36c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH13_DROP_PACKET_STAT ,0x213ed398) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH13_DEBUG_REG1 ,0x213ed3a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH13_DEBUG_REG2 ,0x213ed3a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH13_DEBUG_REG3 ,0x213ed3a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH13_DEBUG_REG4 ,0x213ed3ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH14_DROP_PACKET_STAT ,0x213ed3d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH14_DEBUG_REG1 ,0x213ed3e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH14_DEBUG_REG2 ,0x213ed3e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH14_DEBUG_REG3 ,0x213ed3e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH14_DEBUG_REG4 ,0x213ed3ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH15_DROP_PACKET_STAT ,0x213ed418) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH15_DEBUG_REG1 ,0x213ed420) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH15_DEBUG_REG2 ,0x213ed424) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH15_DEBUG_REG3 ,0x213ed428) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH15_DEBUG_REG4 ,0x213ed42c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH16_DROP_PACKET_STAT ,0x213ed458) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH16_DEBUG_REG1 ,0x213ed460) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH16_DEBUG_REG2 ,0x213ed464) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH16_DEBUG_REG3 ,0x213ed468) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH16_DEBUG_REG4 ,0x213ed46c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH17_DROP_PACKET_STAT ,0x213ed498) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH17_DEBUG_REG1 ,0x213ed4a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH17_DEBUG_REG2 ,0x213ed4a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH17_DEBUG_REG3 ,0x213ed4a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH17_DEBUG_REG4 ,0x213ed4ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH18_DROP_PACKET_STAT ,0x213ed4d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH18_DEBUG_REG1 ,0x213ed4e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH18_DEBUG_REG2 ,0x213ed4e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH18_DEBUG_REG3 ,0x213ed4e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH18_DEBUG_REG4 ,0x213ed4ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH19_DROP_PACKET_STAT ,0x213ed518) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH19_DEBUG_REG1 ,0x213ed520) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH19_DEBUG_REG2 ,0x213ed524) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH19_DEBUG_REG3 ,0x213ed528) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_ECL_TX_SUBCH19_DEBUG_REG4 ,0x213ed52c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_ECL_RX_DEBUG_REG1     ,0x213ed814) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_ECL_RX_DEBUG_REG2     ,0x213ed818) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_ECL_RX_DEBUG_REG3     ,0x213ed81c) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_ECL_RX_DEBUG_REG4     ,0x213ed820) /* [RO][32] "Debug Register #4,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_ECL_RX_DEBUG_REG5     ,0x213ed824) /* [RO][32] "Debug Register #5,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_ECL_RX_DEBUG_REG6     ,0x213ed828) /* [RO][32] "Debug Register #6,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_GMII_CPU_STATUS                     ,0x213edc24) /* [RO][32] CPU Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GMII_CPU_MIIM_ADDR                  ,0x213edc34) /* [RO][32] CPU Management Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_NET_TIMER_SCHEDULER_STATE_0 ,0x213f0074) /* [RO][32] MAC Timer Schedulers (without mac_start scheduler) Enable Parameters , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_NET_TIMER_SCHEDULER_STATE_1 ,0x213f0078) /* [RO][32] MAC Timer Schedulers (without mac_start scheduler) Enable Parameters , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_NET_TIMER_SCHEDULER_STATE_2 ,0x213f007c) /* [RO][32] MAC Timer Schedulers (without mac_start scheduler) Enable Parameters , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_NET_TIMER_SCHEDULER_STATE_3 ,0x213f0080) /* [RO][32] MAC Timer Schedulers (without mac_start scheduler) Enable Parameters , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_NET_TIMER_SCHEDULER_STATE_4 ,0x213f0084) /* [RO][32] MAC Timer Schedulers (without mac_start scheduler) Enable Parameters , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_NET_TIMER_SCHEDULER_STATE_5 ,0x213f0088) /* [RO][32] MAC Timer Schedulers (without mac_start scheduler) Enable Parameters , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_NET_TIMER_SCHEDULER_STATE_6 ,0x213f008c) /* [RO][32] MAC Timer Schedulers (without mac_start scheduler) Enable Parameters , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_MAC_NET_TIMER               ,0x213f00b4) /* [RO][32] Current Network Timer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_MAC_CMD_FIFO_STAT_0         ,0x213f00c8) /* [RO][32] MAC Command FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_MAC_CMD_FIFO_STAT_1         ,0x213f00cc) /* [RO][32] MAC Command FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_MAC_CMD_FIFO_STAT_2         ,0x213f00d0) /* [RO][32] MAC Command FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_IGNR_LAST_FWD_SN_0          ,0x213f0164) /* [RO][32] each bit of the registers related to one of the HWLastFwdSN-Flows-Table , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_IGNR_LAST_FWD_SN_1          ,0x213f0168) /* [RO][32] each bit of the registers related to one of the HWLastFwdSN-Flows-Table , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_IGNR_LAST_FWD_SN_2          ,0x213f016c) /* [RO][32] each bit of the registers related to one of the HWLastFwdSN-Flows-Table , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_IGNR_LAST_FWD_SN_3          ,0x213f0170) /* [RO][32] each bit of the registers related to one of the HWLastFwdSN-Flows-Table , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_PDUS_ACK_BITMAP             ,0x213f0184) /* [RO][32] register is updated by HW and pushed into the "PDUs-ACK-FIFO" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_PDUS_ACK_INFO               ,0x213f0188) /* [RO][32] register is updated by HW and pushed into the "PDUs-ACK-FIFO" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_PDUS_ACK_STAT               ,0x213f0190) /* [RO][32] PDUs ACK process status parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_PDUS_ACK_FIFO_DATA_0        ,0x213f0194) /* [RO][32] holds the BitMAP bits of the FIFO i.e. bits [31:00] */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_PDUS_ACK_FIFO_DATA_1        ,0x213f0198) /* [RO][32] holds the SN/BurstID/FlowIDx bits of the FIFO i.e. bits [63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_PDUS_ACK_FIFO_STAT_0        ,0x213f019c) /* [RO][32] PDUs ACK FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_PDUS_ACK_FIFO_STAT_1        ,0x213f01a0) /* [RO][32] PDUs ACK FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_PDUS_ACK_FIFO_STAT_2        ,0x213f01a4) /* [RO][32] PDUs ACK FIFO Control Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_MAX_AGGR_STATS_0            ,0x213f01f0) /* [RO][32] Max aggregation statistics */
BCHP_REGISTER_READONLY_32BIT(BCHP_MAC_APB_MAX_AGGR_STATS_1            ,0x213f01f4) /* [RO][32] Max aggregation statistics */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_CH_MAC_RX_Global_DEBUG_REG ,0x213f4014) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH0_DROP_PACKET_STAT ,0x213f4058) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH0_DEBUG_REG1 ,0x213f4060) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH0_DEBUG_REG2 ,0x213f4064) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH0_DEBUG_REG3 ,0x213f4068) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH0_DEBUG_REG4 ,0x213f406c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH1_DROP_PACKET_STAT ,0x213f4098) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH1_DEBUG_REG1 ,0x213f40a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH1_DEBUG_REG2 ,0x213f40a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH1_DEBUG_REG3 ,0x213f40a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH1_DEBUG_REG4 ,0x213f40ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH2_DROP_PACKET_STAT ,0x213f40d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH2_DEBUG_REG1 ,0x213f40e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH2_DEBUG_REG2 ,0x213f40e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH2_DEBUG_REG3 ,0x213f40e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH2_DEBUG_REG4 ,0x213f40ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH3_DROP_PACKET_STAT ,0x213f4118) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH3_DEBUG_REG1 ,0x213f4120) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH3_DEBUG_REG2 ,0x213f4124) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH3_DEBUG_REG3 ,0x213f4128) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH3_DEBUG_REG4 ,0x213f412c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH4_DROP_PACKET_STAT ,0x213f4158) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH4_DEBUG_REG1 ,0x213f4160) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH4_DEBUG_REG2 ,0x213f4164) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH4_DEBUG_REG3 ,0x213f4168) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH4_DEBUG_REG4 ,0x213f416c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH5_DROP_PACKET_STAT ,0x213f4198) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH5_DEBUG_REG1 ,0x213f41a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH5_DEBUG_REG2 ,0x213f41a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH5_DEBUG_REG3 ,0x213f41a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH5_DEBUG_REG4 ,0x213f41ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH6_DROP_PACKET_STAT ,0x213f41d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH6_DEBUG_REG1 ,0x213f41e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH6_DEBUG_REG2 ,0x213f41e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH6_DEBUG_REG3 ,0x213f41e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH6_DEBUG_REG4 ,0x213f41ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH7_DROP_PACKET_STAT ,0x213f4218) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH7_DEBUG_REG1 ,0x213f4220) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH7_DEBUG_REG2 ,0x213f4224) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH7_DEBUG_REG3 ,0x213f4228) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH7_DEBUG_REG4 ,0x213f422c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH8_DROP_PACKET_STAT ,0x213f4258) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH8_DEBUG_REG1 ,0x213f4260) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH8_DEBUG_REG2 ,0x213f4264) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH8_DEBUG_REG3 ,0x213f4268) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH8_DEBUG_REG4 ,0x213f426c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH9_DROP_PACKET_STAT ,0x213f4298) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH9_DEBUG_REG1 ,0x213f42a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH9_DEBUG_REG2 ,0x213f42a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH9_DEBUG_REG3 ,0x213f42a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH9_DEBUG_REG4 ,0x213f42ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH10_DROP_PACKET_STAT ,0x213f42d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH10_DEBUG_REG1 ,0x213f42e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH10_DEBUG_REG2 ,0x213f42e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH10_DEBUG_REG3 ,0x213f42e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH10_DEBUG_REG4 ,0x213f42ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH11_DROP_PACKET_STAT ,0x213f4318) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH11_DEBUG_REG1 ,0x213f4320) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH11_DEBUG_REG2 ,0x213f4324) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH11_DEBUG_REG3 ,0x213f4328) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH11_DEBUG_REG4 ,0x213f432c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH12_DROP_PACKET_STAT ,0x213f4358) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH12_DEBUG_REG1 ,0x213f4360) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH12_DEBUG_REG2 ,0x213f4364) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH12_DEBUG_REG3 ,0x213f4368) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH12_DEBUG_REG4 ,0x213f436c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH13_DROP_PACKET_STAT ,0x213f4398) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH13_DEBUG_REG1 ,0x213f43a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH13_DEBUG_REG2 ,0x213f43a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH13_DEBUG_REG3 ,0x213f43a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH13_DEBUG_REG4 ,0x213f43ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH14_DROP_PACKET_STAT ,0x213f43d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH14_DEBUG_REG1 ,0x213f43e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH14_DEBUG_REG2 ,0x213f43e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH14_DEBUG_REG3 ,0x213f43e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH14_DEBUG_REG4 ,0x213f43ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH15_DROP_PACKET_STAT ,0x213f4418) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH15_DEBUG_REG1 ,0x213f4420) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH15_DEBUG_REG2 ,0x213f4424) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH15_DEBUG_REG3 ,0x213f4428) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH15_DEBUG_REG4 ,0x213f442c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH16_DROP_PACKET_STAT ,0x213f4458) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH16_DEBUG_REG1 ,0x213f4460) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH16_DEBUG_REG2 ,0x213f4464) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH16_DEBUG_REG3 ,0x213f4468) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH16_DEBUG_REG4 ,0x213f446c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH17_DROP_PACKET_STAT ,0x213f4498) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH17_DEBUG_REG1 ,0x213f44a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH17_DEBUG_REG2 ,0x213f44a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH17_DEBUG_REG3 ,0x213f44a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH17_DEBUG_REG4 ,0x213f44ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH18_DROP_PACKET_STAT ,0x213f44d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH18_DEBUG_REG1 ,0x213f44e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH18_DEBUG_REG2 ,0x213f44e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH18_DEBUG_REG3 ,0x213f44e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH18_DEBUG_REG4 ,0x213f44ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH19_DROP_PACKET_STAT ,0x213f4518) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH19_DEBUG_REG1 ,0x213f4520) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH19_DEBUG_REG2 ,0x213f4524) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH19_DEBUG_REG3 ,0x213f4528) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_MAC_RX_SUBCH19_DEBUG_REG4 ,0x213f452c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_CH_PHY0_Global_DEBUG_REG ,0x213f4814) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH0_DROP_PACKET_STAT ,0x213f4858) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH0_DEBUG_REG1 ,0x213f4860) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH0_DEBUG_REG2 ,0x213f4864) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH0_DEBUG_REG3 ,0x213f4868) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH0_DEBUG_REG4 ,0x213f486c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH1_DROP_PACKET_STAT ,0x213f4898) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH1_DEBUG_REG1 ,0x213f48a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH1_DEBUG_REG2 ,0x213f48a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH1_DEBUG_REG3 ,0x213f48a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH1_DEBUG_REG4 ,0x213f48ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DROP_PACKET_STAT ,0x213f48d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DEBUG_REG1 ,0x213f48e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DEBUG_REG2 ,0x213f48e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DEBUG_REG3 ,0x213f48e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH2_DEBUG_REG4 ,0x213f48ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH3_DROP_PACKET_STAT ,0x213f4918) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH3_DEBUG_REG1 ,0x213f4920) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH3_DEBUG_REG2 ,0x213f4924) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH3_DEBUG_REG3 ,0x213f4928) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH3_DEBUG_REG4 ,0x213f492c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH4_DROP_PACKET_STAT ,0x213f4958) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH4_DEBUG_REG1 ,0x213f4960) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH4_DEBUG_REG2 ,0x213f4964) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH4_DEBUG_REG3 ,0x213f4968) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH4_DEBUG_REG4 ,0x213f496c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH5_DROP_PACKET_STAT ,0x213f4998) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH5_DEBUG_REG1 ,0x213f49a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH5_DEBUG_REG2 ,0x213f49a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH5_DEBUG_REG3 ,0x213f49a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH5_DEBUG_REG4 ,0x213f49ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH6_DROP_PACKET_STAT ,0x213f49d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH6_DEBUG_REG1 ,0x213f49e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH6_DEBUG_REG2 ,0x213f49e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH6_DEBUG_REG3 ,0x213f49e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH6_DEBUG_REG4 ,0x213f49ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH7_DROP_PACKET_STAT ,0x213f4a18) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH7_DEBUG_REG1 ,0x213f4a20) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH7_DEBUG_REG2 ,0x213f4a24) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH7_DEBUG_REG3 ,0x213f4a28) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY0_SUBCH7_DEBUG_REG4 ,0x213f4a2c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_CH_PHY1_Global_DEBUG_REG ,0x213f5014) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH0_DROP_PACKET_STAT ,0x213f5058) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH0_DEBUG_REG1 ,0x213f5060) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH0_DEBUG_REG2 ,0x213f5064) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH0_DEBUG_REG3 ,0x213f5068) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH0_DEBUG_REG4 ,0x213f506c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH1_DROP_PACKET_STAT ,0x213f5098) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH1_DEBUG_REG1 ,0x213f50a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH1_DEBUG_REG2 ,0x213f50a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH1_DEBUG_REG3 ,0x213f50a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH1_DEBUG_REG4 ,0x213f50ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH2_DROP_PACKET_STAT ,0x213f50d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH2_DEBUG_REG1 ,0x213f50e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH2_DEBUG_REG2 ,0x213f50e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH2_DEBUG_REG3 ,0x213f50e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH2_DEBUG_REG4 ,0x213f50ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH3_DROP_PACKET_STAT ,0x213f5118) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH3_DEBUG_REG1 ,0x213f5120) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH3_DEBUG_REG2 ,0x213f5124) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH3_DEBUG_REG3 ,0x213f5128) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH3_DEBUG_REG4 ,0x213f512c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH4_DROP_PACKET_STAT ,0x213f5158) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH4_DEBUG_REG1 ,0x213f5160) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH4_DEBUG_REG2 ,0x213f5164) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH4_DEBUG_REG3 ,0x213f5168) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH4_DEBUG_REG4 ,0x213f516c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH5_DROP_PACKET_STAT ,0x213f5198) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH5_DEBUG_REG1 ,0x213f51a0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH5_DEBUG_REG2 ,0x213f51a4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH5_DEBUG_REG3 ,0x213f51a8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH5_DEBUG_REG4 ,0x213f51ac) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH6_DROP_PACKET_STAT ,0x213f51d8) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH6_DEBUG_REG1 ,0x213f51e0) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH6_DEBUG_REG2 ,0x213f51e4) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH6_DEBUG_REG3 ,0x213f51e8) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH6_DEBUG_REG4 ,0x213f51ec) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH7_DROP_PACKET_STAT ,0x213f5218) /* [RO][32] Dropped Packets Statistics Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH7_DEBUG_REG1 ,0x213f5220) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH7_DEBUG_REG2 ,0x213f5224) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH7_DEBUG_REG3 ,0x213f5228) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_IO2MEM_SUBCH_PHY1_SUBCH7_DEBUG_REG4 ,0x213f522c) /* [RO][32] Debug Register #4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX0_DEBUG_REG1    ,0x213f6014) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX0_DEBUG_REG2    ,0x213f6018) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX0_DEBUG_REG3    ,0x213f601c) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX0_DEBUG_REG4    ,0x213f6020) /* [RO][32] "Debug Register #4,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX0_DEBUG_REG5    ,0x213f6024) /* [RO][32] "Debug Register #5,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX0_DEBUG_REG6    ,0x213f6028) /* [RO][32] "Debug Register #6,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX1_DEBUG_REG1    ,0x213f6414) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX1_DEBUG_REG2    ,0x213f6418) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX1_DEBUG_REG3    ,0x213f641c) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX1_DEBUG_REG4    ,0x213f6420) /* [RO][32] "Debug Register #4,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX1_DEBUG_REG5    ,0x213f6424) /* [RO][32] "Debug Register #5,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_MAC_TX1_DEBUG_REG6    ,0x213f6428) /* [RO][32] "Debug Register #6,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG1 ,0x213f6814) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG2 ,0x213f6818) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG3 ,0x213f681c) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG4 ,0x213f6820) /* [RO][32] "Debug Register #4,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG5 ,0x213f6824) /* [RO][32] "Debug Register #5,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG6 ,0x213f6828) /* [RO][32] "Debug Register #6,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY1_CONFIG_DEBUG_REG1 ,0x213f6c14) /* [RO][32] Debug Register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY1_CONFIG_DEBUG_REG2 ,0x213f6c18) /* [RO][32] Debug Register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY1_CONFIG_DEBUG_REG3 ,0x213f6c1c) /* [RO][32] Debug Register #3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY1_CONFIG_DEBUG_REG4 ,0x213f6c20) /* [RO][32] "Debug Register #4,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY1_CONFIG_DEBUG_REG5 ,0x213f6c24) /* [RO][32] "Debug Register #5,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMA_MEM2IO_CH_PHY1_CONFIG_DEBUG_REG6 ,0x213f6c28) /* [RO][32] "Debug Register #6,Reflects parameters of fetched descriptor" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_GPIO_STATUS      ,0x213f8000) /* [RO][32] GPIO L2 controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_GPIO_MASK_STATUS ,0x213f800c) /* [RO][32] GPIO L2 controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SYS0_STATUS      ,0x213f8018) /* [RO][32] Assorted system related interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SYS0_MASK_STATUS ,0x213f8024) /* [RO][32] Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SYS1_STATUS      ,0x213f8030) /* [RO][32] Assorted system related interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SYS1_MASK_STATUS ,0x213f803c) /* [RO][32] Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_STATUS ,0x213f8048) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY0_MASK_STATUS ,0x213f8054) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_STATUS ,0x213f8060) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY1_MASK_STATUS ,0x213f806c) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_STATUS ,0x213f8078) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY2_MASK_STATUS ,0x213f8084) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_STATUS ,0x213f8090) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY3_MASK_STATUS ,0x213f809c) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_STATUS ,0x213f80a8) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY4_MASK_STATUS ,0x213f80b4) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_STATUS ,0x213f80c0) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY5_MASK_STATUS ,0x213f80cc) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_STATUS ,0x213f80d8) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY6_MASK_STATUS ,0x213f80e4) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_STATUS ,0x213f80f0) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_QUEUE_EMPTY7_MASK_STATUS ,0x213f80fc) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_STATUS ,0x213f8108) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE0_MASK_STATUS ,0x213f8114) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_STATUS ,0x213f8120) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE1_MASK_STATUS ,0x213f812c) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_STATUS ,0x213f8138) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE2_MASK_STATUS ,0x213f8144) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_STATUS ,0x213f8150) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE3_MASK_STATUS ,0x213f815c) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_STATUS ,0x213f8168) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE4_MASK_STATUS ,0x213f8174) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_STATUS ,0x213f8180) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE5_MASK_STATUS ,0x213f818c) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_STATUS ,0x213f8198) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE6_MASK_STATUS ,0x213f81a4) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_STATUS ,0x213f81b0) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_CMD_COMPLETE7_MASK_STATUS ,0x213f81bc) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_STATUS ,0x213f81c8) /* [RO][32] LLM FIFO status controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_FIFO_STATUS_MASK_STATUS ,0x213f81d4) /* [RO][32] LLM FIFO status controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS ,0x213f81e0) /* [RO][32] LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS ,0x213f81ec) /* [RO][32] LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS ,0x213f81f8) /* [RO][32] LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS ,0x213f8204) /* [RO][32] LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_STATUS ,0x213f8210) /* [RO][32] LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS ,0x213f821c) /* [RO][32] LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_STATUS ,0x213f8228) /* [RO][32] LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS ,0x213f8234) /* [RO][32] LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_STATUS ,0x213f8240) /* [RO][32] Assorted ECL status and error interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_STATUS_MASK_STATUS ,0x213f824c) /* [RO][32] Assorted ECL status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_STATUS ,0x213f8258) /* [RO][32] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS ,0x213f8264) /* [RO][32] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_STATUS ,0x213f8270) /* [RO][32] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS ,0x213f827c) /* [RO][32] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_STATUS ,0x213f8288) /* [RO][32] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS ,0x213f8294) /* [RO][32] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_STATUS ,0x213f82a0) /* [RO][32] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS ,0x213f82ac) /* [RO][32] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_STATUS ,0x213f82b8) /* [RO][32] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS ,0x213f82c4) /* [RO][32] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_STATUS ,0x213f82d0) /* [RO][32] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS ,0x213f82dc) /* [RO][32] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_STATUS ,0x213f82e8) /* [RO][32] ECL RX DMA interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_ECL_RX_DMA_MASK_STATUS ,0x213f82f4) /* [RO][32] ECL RX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_STATUS ,0x213f8300) /* [RO][32] Assorted MAC status and error interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_STATUS_MASK_STATUS ,0x213f830c) /* [RO][32] Assorted MAC status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_STATUS ,0x213f8318) /* [RO][32] Network and System timers Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER0_MASK_STATUS ,0x213f8324) /* [RO][32] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_STATUS ,0x213f8330) /* [RO][32] Network and System timers Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER1_MASK_STATUS ,0x213f833c) /* [RO][32] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_STATUS ,0x213f8348) /* [RO][32] Network and System timers Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER2_MASK_STATUS ,0x213f8354) /* [RO][32] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_STATUS ,0x213f8360) /* [RO][32] Network and System timers Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_TIMER3_MASK_STATUS ,0x213f836c) /* [RO][32] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_STATUS ,0x213f8378) /* [RO][32] MAC DATA 0 TX DMA interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA0_TX_DMA_MASK_STATUS ,0x213f8384) /* [RO][32] MAC DATA 0 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_STATUS ,0x213f8390) /* [RO][32] MAC DATA 1 TX DMA interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_DATA1_TX_DMA_MASK_STATUS ,0x213f839c) /* [RO][32] MAC DATA 1 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_STATUS ,0x213f83a8) /* [RO][32] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC0_MASK_STATUS ,0x213f83b4) /* [RO][32] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_STATUS ,0x213f83c0) /* [RO][32] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DESC1_MASK_STATUS ,0x213f83cc) /* [RO][32] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_STATUS ,0x213f83d8) /* [RO][32] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP0_MASK_STATUS ,0x213f83e4) /* [RO][32] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_STATUS ,0x213f83f0) /* [RO][32] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_DROP1_MASK_STATUS ,0x213f83fc) /* [RO][32] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_STATUS ,0x213f8408) /* [RO][32] MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK0_MASK_STATUS ,0x213f8414) /* [RO][32] MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_STATUS ,0x213f8420) /* [RO][32] MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RX_DMA_LINK1_MASK_STATUS ,0x213f842c) /* [RO][32] MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_STATUS ,0x213f8438) /* [RO][32] MAC CONFIG 0 DMA interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_CONFIG_DMA_MASK_STATUS ,0x213f8444) /* [RO][32] MAC CONFIG 0 DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_STATUS ,0x213f8450) /* [RO][32] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DESC_MASK_STATUS ,0x213f845c) /* [RO][32] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_STATUS ,0x213f8468) /* [RO][32] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_DROP_MASK_STATUS ,0x213f8474) /* [RO][32] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_STATUS ,0x213f8480) /* [RO][32] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_MAC_RESULT_DMA_LINK_MASK_STATUS ,0x213f848c) /* [RO][32] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_STATUS   ,0x213f8498) /* [RO][32] Software Interrupt controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SW_INT0_MASK_STATUS ,0x213f84a4) /* [RO][32] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_STATUS   ,0x213f84b0) /* [RO][32] Software Interrupt controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SW_INT1_MASK_STATUS ,0x213f84bc) /* [RO][32] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_STATUS   ,0x213f84c8) /* [RO][32] Software Interrupt controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SW_INT2_MASK_STATUS ,0x213f84d4) /* [RO][32] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_STATUS   ,0x213f84e0) /* [RO][32] Software Interrupt controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_SW_INT3_MASK_STATUS ,0x213f84ec) /* [RO][32] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_H2M0_STATUS      ,0x213f84f8) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_H2M0_MASK_STATUS ,0x213f8504) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_H2M1_STATUS      ,0x213f8510) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_H2M1_MASK_STATUS ,0x213f851c) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_STATUS ,0x213f8528) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_RESERVED0_MASK_STATUS ,0x213f8534) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_STATUS ,0x213f8540) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_RESERVED1_MASK_STATUS ,0x213f854c) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_STATUS ,0x213f8558) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_RESERVED2_MASK_STATUS ,0x213f8564) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_STATUS ,0x213f8570) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_HI_L2_RESERVED3_MASK_STATUS ,0x213f857c) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_GPIO_STATUS      ,0x213f8800) /* [RO][32] GPIO L2 controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_STATUS ,0x213f880c) /* [RO][32] GPIO L2 controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SYS0_STATUS      ,0x213f8818) /* [RO][32] Assorted system related interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_STATUS ,0x213f8824) /* [RO][32] Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SYS1_STATUS      ,0x213f8830) /* [RO][32] Assorted system related interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_STATUS ,0x213f883c) /* [RO][32] Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_STATUS ,0x213f8848) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_STATUS ,0x213f8854) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_STATUS ,0x213f8860) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_STATUS ,0x213f886c) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_STATUS ,0x213f8878) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_STATUS ,0x213f8884) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_STATUS ,0x213f8890) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_STATUS ,0x213f889c) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_STATUS ,0x213f88a8) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_STATUS ,0x213f88b4) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_STATUS ,0x213f88c0) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_STATUS ,0x213f88cc) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_STATUS ,0x213f88d8) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_STATUS ,0x213f88e4) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_STATUS ,0x213f88f0) /* [RO][32] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_STATUS ,0x213f88fc) /* [RO][32] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_STATUS ,0x213f8908) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_STATUS ,0x213f8914) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_STATUS ,0x213f8920) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_STATUS ,0x213f892c) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_STATUS ,0x213f8938) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_STATUS ,0x213f8944) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_STATUS ,0x213f8950) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_STATUS ,0x213f895c) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_STATUS ,0x213f8968) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_STATUS ,0x213f8974) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_STATUS ,0x213f8980) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_STATUS ,0x213f898c) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_STATUS ,0x213f8998) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_STATUS ,0x213f89a4) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_STATUS ,0x213f89b0) /* [RO][32] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_STATUS ,0x213f89bc) /* [RO][32] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_STATUS ,0x213f89c8) /* [RO][32] LLM FIFO status controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_STATUS ,0x213f89d4) /* [RO][32] LLM FIFO status controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS ,0x213f89e0) /* [RO][32] LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS ,0x213f89ec) /* [RO][32] LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS ,0x213f89f8) /* [RO][32] LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS ,0x213f8a04) /* [RO][32] LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_STATUS ,0x213f8a10) /* [RO][32] LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS ,0x213f8a1c) /* [RO][32] LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_STATUS ,0x213f8a28) /* [RO][32] LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS ,0x213f8a34) /* [RO][32] LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_STATUS ,0x213f8a40) /* [RO][32] Assorted ECL status and error interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_STATUS ,0x213f8a4c) /* [RO][32] Assorted ECL status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_STATUS ,0x213f8a58) /* [RO][32] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS ,0x213f8a64) /* [RO][32] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_STATUS ,0x213f8a70) /* [RO][32] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS ,0x213f8a7c) /* [RO][32] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_STATUS ,0x213f8a88) /* [RO][32] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS ,0x213f8a94) /* [RO][32] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_STATUS ,0x213f8aa0) /* [RO][32] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS ,0x213f8aac) /* [RO][32] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_STATUS ,0x213f8ab8) /* [RO][32] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS ,0x213f8ac4) /* [RO][32] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_STATUS ,0x213f8ad0) /* [RO][32] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS ,0x213f8adc) /* [RO][32] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_STATUS ,0x213f8ae8) /* [RO][32] ECL RX DMA interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_STATUS ,0x213f8af4) /* [RO][32] ECL RX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_STATUS ,0x213f8b00) /* [RO][32] Assorted MAC status and error interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_STATUS ,0x213f8b0c) /* [RO][32] Assorted MAC status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_STATUS ,0x213f8b18) /* [RO][32] Network and System timers Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_STATUS ,0x213f8b24) /* [RO][32] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_STATUS ,0x213f8b30) /* [RO][32] Network and System timers Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_STATUS ,0x213f8b3c) /* [RO][32] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_STATUS ,0x213f8b48) /* [RO][32] Network and System timers Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_STATUS ,0x213f8b54) /* [RO][32] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_STATUS ,0x213f8b60) /* [RO][32] Network and System timers Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_STATUS ,0x213f8b6c) /* [RO][32] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_STATUS ,0x213f8b78) /* [RO][32] MAC DATA 0 TX DMA interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_STATUS ,0x213f8b84) /* [RO][32] MAC DATA 0 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_STATUS ,0x213f8b90) /* [RO][32] MAC DATA 1 TX DMA interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_STATUS ,0x213f8b9c) /* [RO][32] MAC DATA 1 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_STATUS ,0x213f8ba8) /* [RO][32] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_STATUS ,0x213f8bb4) /* [RO][32] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_STATUS ,0x213f8bc0) /* [RO][32] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_STATUS ,0x213f8bcc) /* [RO][32] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_STATUS ,0x213f8bd8) /* [RO][32] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_STATUS ,0x213f8be4) /* [RO][32] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_STATUS ,0x213f8bf0) /* [RO][32] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_STATUS ,0x213f8bfc) /* [RO][32] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_STATUS ,0x213f8c08) /* [RO][32] MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_STATUS ,0x213f8c14) /* [RO][32] MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_STATUS ,0x213f8c20) /* [RO][32] MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_STATUS ,0x213f8c2c) /* [RO][32] MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_STATUS ,0x213f8c38) /* [RO][32] MAC CONFIG 0 DMA interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_STATUS ,0x213f8c44) /* [RO][32] MAC CONFIG 0 DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_STATUS ,0x213f8c50) /* [RO][32] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_STATUS ,0x213f8c5c) /* [RO][32] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_STATUS ,0x213f8c68) /* [RO][32] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_STATUS ,0x213f8c74) /* [RO][32] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_STATUS ,0x213f8c80) /* [RO][32] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_STATUS ,0x213f8c8c) /* [RO][32] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_STATUS   ,0x213f8c98) /* [RO][32] Software Interrupt controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_STATUS ,0x213f8ca4) /* [RO][32] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_STATUS   ,0x213f8cb0) /* [RO][32] Software Interrupt controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_STATUS ,0x213f8cbc) /* [RO][32] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_STATUS   ,0x213f8cc8) /* [RO][32] Software Interrupt controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_STATUS ,0x213f8cd4) /* [RO][32] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_STATUS   ,0x213f8ce0) /* [RO][32] Software Interrupt controller Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_STATUS ,0x213f8cec) /* [RO][32] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_H2M0_STATUS      ,0x213f8cf8) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_STATUS ,0x213f8d04) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_H2M1_STATUS      ,0x213f8d10) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_STATUS ,0x213f8d1c) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_STATUS ,0x213f8d28) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_STATUS ,0x213f8d34) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_STATUS ,0x213f8d40) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_STATUS ,0x213f8d4c) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_STATUS ,0x213f8d58) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_STATUS ,0x213f8d64) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_STATUS ,0x213f8d70) /* [RO][32] Reserved interrupts Interrupt status, equal one when interrupt is active */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_STATUS ,0x213f8d7c) /* [RO][32] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_STATUS_0                ,0x213fc00c) /* [RO][32] llm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_RM_TABLE_STATUS         ,0x213fc014) /* [RO][32] resource management status */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_0   ,0x213fc018) /* [RO][32] Queues Empty Status , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_1   ,0x213fc01c) /* [RO][32] Queues Empty Status , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_2   ,0x213fc020) /* [RO][32] Queues Empty Status , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_3   ,0x213fc024) /* [RO][32] Queues Empty Status , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_4   ,0x213fc028) /* [RO][32] Queues Empty Status , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_5   ,0x213fc02c) /* [RO][32] Queues Empty Status , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_6   ,0x213fc030) /* [RO][32] Queues Empty Status , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_7   ,0x213fc034) /* [RO][32] Queues Empty Status , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_8   ,0x213fc038) /* [RO][32] Queues Empty Status , register set index 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_9   ,0x213fc03c) /* [RO][32] Queues Empty Status , register set index 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_10  ,0x213fc040) /* [RO][32] Queues Empty Status , register set index 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_11  ,0x213fc044) /* [RO][32] Queues Empty Status , register set index 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_12  ,0x213fc048) /* [RO][32] Queues Empty Status , register set index 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_13  ,0x213fc04c) /* [RO][32] Queues Empty Status , register set index 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_14  ,0x213fc050) /* [RO][32] Queues Empty Status , register set index 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_15  ,0x213fc054) /* [RO][32] Queues Empty Status , register set index 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_16  ,0x213fc058) /* [RO][32] Queues Empty Status , register set index 16. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_17  ,0x213fc05c) /* [RO][32] Queues Empty Status , register set index 17. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_18  ,0x213fc060) /* [RO][32] Queues Empty Status , register set index 18. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_QUEUES_EMPTY_STATUS_19  ,0x213fc064) /* [RO][32] Queues Empty Status , register set index 19. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_0_0     ,0x213fc06c) /* [RO][32] LLM Command FIFO status , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_1_0     ,0x213fc070) /* [RO][32] LLM Comand fifo , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_2_0     ,0x213fc074) /* [RO][32] LLM Command fifo status 2 , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_0_1     ,0x213fc07c) /* [RO][32] LLM Command FIFO status , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_1_1     ,0x213fc080) /* [RO][32] LLM Comand fifo , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_2_1     ,0x213fc084) /* [RO][32] LLM Command fifo status 2 , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_0_2     ,0x213fc08c) /* [RO][32] LLM Command FIFO status , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_1_2     ,0x213fc090) /* [RO][32] LLM Comand fifo , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_2_2     ,0x213fc094) /* [RO][32] LLM Command fifo status 2 , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_0_3     ,0x213fc09c) /* [RO][32] LLM Command FIFO status , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_1_3     ,0x213fc0a0) /* [RO][32] LLM Comand fifo , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_2_3     ,0x213fc0a4) /* [RO][32] LLM Command fifo status 2 , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_0_4     ,0x213fc0ac) /* [RO][32] LLM Command FIFO status , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_1_4     ,0x213fc0b0) /* [RO][32] LLM Comand fifo , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_2_4     ,0x213fc0b4) /* [RO][32] LLM Command fifo status 2 , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_0_5     ,0x213fc0bc) /* [RO][32] LLM Command FIFO status , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_1_5     ,0x213fc0c0) /* [RO][32] LLM Comand fifo , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_CMD_FIFO_STATUS_2_5     ,0x213fc0c4) /* [RO][32] LLM Command fifo status 2 , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_0_0 ,0x213fc0d8) /* [RO][32] LLM Command FIFO status , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_1_0 ,0x213fc0dc) /* [RO][32] LLM Comand fifo , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_2_0 ,0x213fc0e0) /* [RO][32] LLM Command fifo status 2 , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_0_1 ,0x213fc0ec) /* [RO][32] LLM Command FIFO status , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_1_1 ,0x213fc0f0) /* [RO][32] LLM Comand fifo , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_2_1 ,0x213fc0f4) /* [RO][32] LLM Command fifo status 2 , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_0_2 ,0x213fc100) /* [RO][32] LLM Command FIFO status , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_1_2 ,0x213fc104) /* [RO][32] LLM Comand fifo , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_2_2 ,0x213fc108) /* [RO][32] LLM Command fifo status 2 , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_0_3 ,0x213fc114) /* [RO][32] LLM Command FIFO status , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_1_3 ,0x213fc118) /* [RO][32] LLM Comand fifo , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_2_3 ,0x213fc11c) /* [RO][32] LLM Command fifo status 2 , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_0_4 ,0x213fc128) /* [RO][32] LLM Command FIFO status , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_1_4 ,0x213fc12c) /* [RO][32] LLM Comand fifo , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_2_4 ,0x213fc130) /* [RO][32] LLM Command fifo status 2 , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_0_5 ,0x213fc13c) /* [RO][32] LLM Command FIFO status , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_1_5 ,0x213fc140) /* [RO][32] LLM Comand fifo , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_READ_LLM_CMD_FIFO_STATUS_2_5 ,0x213fc144) /* [RO][32] LLM Command fifo status 2 , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_SHARED_POOL_STATUS_0        ,0x213fc180) /* [RO][32] shared pool status , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_SHARED_POOL_STATUS_1        ,0x213fc184) /* [RO][32] shared pool status , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_SHARED_POOL_STATUS_2        ,0x213fc188) /* [RO][32] shared pool status , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_SHARED_POOL_STATUS_3        ,0x213fc18c) /* [RO][32] shared pool status , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_SHARED_POOL_STATUS_4        ,0x213fc190) /* [RO][32] shared pool status , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_SHARED_POOL_STATUS_5        ,0x213fc194) /* [RO][32] shared pool status , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_SHARED_POOL_STATUS_6        ,0x213fc198) /* [RO][32] shared pool status , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_SHARED_POOL_STATUS_7        ,0x213fc19c) /* [RO][32] shared pool status , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_0 ,0x213fc2a0) /* [RO][32] buffers status , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_1 ,0x213fc2a4) /* [RO][32] buffers status , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_2 ,0x213fc2a8) /* [RO][32] buffers status , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_3 ,0x213fc2ac) /* [RO][32] buffers status , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_4 ,0x213fc2b0) /* [RO][32] buffers status , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_5 ,0x213fc2b4) /* [RO][32] buffers status , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_6 ,0x213fc2b8) /* [RO][32] buffers status , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_7 ,0x213fc2bc) /* [RO][32] buffers status , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_8 ,0x213fc2c0) /* [RO][32] buffers status , register set index 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_9 ,0x213fc2c4) /* [RO][32] buffers status , register set index 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_10 ,0x213fc2c8) /* [RO][32] buffers status , register set index 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_11 ,0x213fc2cc) /* [RO][32] buffers status , register set index 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_12 ,0x213fc2d0) /* [RO][32] buffers status , register set index 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_13 ,0x213fc2d4) /* [RO][32] buffers status , register set index 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_14 ,0x213fc2d8) /* [RO][32] buffers status , register set index 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_15 ,0x213fc2dc) /* [RO][32] buffers status , register set index 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_16 ,0x213fc2e0) /* [RO][32] buffers status , register set index 16. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_17 ,0x213fc2e4) /* [RO][32] buffers status , register set index 17. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_18 ,0x213fc2e8) /* [RO][32] buffers status , register set index 18. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_19 ,0x213fc2ec) /* [RO][32] buffers status , register set index 19. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_20 ,0x213fc2f0) /* [RO][32] buffers status , register set index 20. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_21 ,0x213fc2f4) /* [RO][32] buffers status , register set index 21. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_22 ,0x213fc2f8) /* [RO][32] buffers status , register set index 22. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_23 ,0x213fc2fc) /* [RO][32] buffers status , register set index 23. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_24 ,0x213fc300) /* [RO][32] buffers status , register set index 24. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_25 ,0x213fc304) /* [RO][32] buffers status , register set index 25. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_26 ,0x213fc308) /* [RO][32] buffers status , register set index 26. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_27 ,0x213fc30c) /* [RO][32] buffers status , register set index 27. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_28 ,0x213fc310) /* [RO][32] buffers status , register set index 28. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_29 ,0x213fc314) /* [RO][32] buffers status , register set index 29. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_30 ,0x213fc318) /* [RO][32] buffers status , register set index 30. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_31 ,0x213fc31c) /* [RO][32] buffers status , register set index 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_32 ,0x213fc320) /* [RO][32] buffers status , register set index 32. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_33 ,0x213fc324) /* [RO][32] buffers status , register set index 33. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_34 ,0x213fc328) /* [RO][32] buffers status , register set index 34. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_35 ,0x213fc32c) /* [RO][32] buffers status , register set index 35. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_36 ,0x213fc330) /* [RO][32] buffers status , register set index 36. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_37 ,0x213fc334) /* [RO][32] buffers status , register set index 37. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_38 ,0x213fc338) /* [RO][32] buffers status , register set index 38. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_39 ,0x213fc33c) /* [RO][32] buffers status , register set index 39. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_40 ,0x213fc340) /* [RO][32] buffers status , register set index 40. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_41 ,0x213fc344) /* [RO][32] buffers status , register set index 41. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_42 ,0x213fc348) /* [RO][32] buffers status , register set index 42. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_43 ,0x213fc34c) /* [RO][32] buffers status , register set index 43. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_44 ,0x213fc350) /* [RO][32] buffers status , register set index 44. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_45 ,0x213fc354) /* [RO][32] buffers status , register set index 45. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_46 ,0x213fc358) /* [RO][32] buffers status , register set index 46. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_47 ,0x213fc35c) /* [RO][32] buffers status , register set index 47. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_48 ,0x213fc360) /* [RO][32] buffers status , register set index 48. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_49 ,0x213fc364) /* [RO][32] buffers status , register set index 49. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_50 ,0x213fc368) /* [RO][32] buffers status , register set index 50. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_51 ,0x213fc36c) /* [RO][32] buffers status , register set index 51. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_52 ,0x213fc370) /* [RO][32] buffers status , register set index 52. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_53 ,0x213fc374) /* [RO][32] buffers status , register set index 53. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_54 ,0x213fc378) /* [RO][32] buffers status , register set index 54. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_55 ,0x213fc37c) /* [RO][32] buffers status , register set index 55. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_56 ,0x213fc380) /* [RO][32] buffers status , register set index 56. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_57 ,0x213fc384) /* [RO][32] buffers status , register set index 57. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_58 ,0x213fc388) /* [RO][32] buffers status , register set index 58. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_59 ,0x213fc38c) /* [RO][32] buffers status , register set index 59. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_60 ,0x213fc390) /* [RO][32] buffers status , register set index 60. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_61 ,0x213fc394) /* [RO][32] buffers status , register set index 61. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_62 ,0x213fc398) /* [RO][32] buffers status , register set index 62. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_BUF_ALLOCATED_STATUS_63 ,0x213fc39c) /* [RO][32] buffers status , register set index 63. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_0 ,0x213fc3a0) /* [RO][32] Consumer's resources parameters low , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_0 ,0x213fc3a4) /* [RO][32] Consumer's resources parameters High , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_1 ,0x213fc3a8) /* [RO][32] Consumer's resources parameters low , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_1 ,0x213fc3ac) /* [RO][32] Consumer's resources parameters High , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_2 ,0x213fc3b0) /* [RO][32] Consumer's resources parameters low , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_2 ,0x213fc3b4) /* [RO][32] Consumer's resources parameters High , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_3 ,0x213fc3b8) /* [RO][32] Consumer's resources parameters low , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_3 ,0x213fc3bc) /* [RO][32] Consumer's resources parameters High , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_4 ,0x213fc3c0) /* [RO][32] Consumer's resources parameters low , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_4 ,0x213fc3c4) /* [RO][32] Consumer's resources parameters High , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_5 ,0x213fc3c8) /* [RO][32] Consumer's resources parameters low , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_5 ,0x213fc3cc) /* [RO][32] Consumer's resources parameters High , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_6 ,0x213fc3d0) /* [RO][32] Consumer's resources parameters low , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_6 ,0x213fc3d4) /* [RO][32] Consumer's resources parameters High , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_7 ,0x213fc3d8) /* [RO][32] Consumer's resources parameters low , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_7 ,0x213fc3dc) /* [RO][32] Consumer's resources parameters High , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_8 ,0x213fc3e0) /* [RO][32] Consumer's resources parameters low , register set index 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_8 ,0x213fc3e4) /* [RO][32] Consumer's resources parameters High , register set index 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_9 ,0x213fc3e8) /* [RO][32] Consumer's resources parameters low , register set index 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_9 ,0x213fc3ec) /* [RO][32] Consumer's resources parameters High , register set index 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_10 ,0x213fc3f0) /* [RO][32] Consumer's resources parameters low , register set index 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_10 ,0x213fc3f4) /* [RO][32] Consumer's resources parameters High , register set index 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_11 ,0x213fc3f8) /* [RO][32] Consumer's resources parameters low , register set index 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_11 ,0x213fc3fc) /* [RO][32] Consumer's resources parameters High , register set index 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_12 ,0x213fc400) /* [RO][32] Consumer's resources parameters low , register set index 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_12 ,0x213fc404) /* [RO][32] Consumer's resources parameters High , register set index 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_13 ,0x213fc408) /* [RO][32] Consumer's resources parameters low , register set index 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_13 ,0x213fc40c) /* [RO][32] Consumer's resources parameters High , register set index 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_14 ,0x213fc410) /* [RO][32] Consumer's resources parameters low , register set index 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_14 ,0x213fc414) /* [RO][32] Consumer's resources parameters High , register set index 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_15 ,0x213fc418) /* [RO][32] Consumer's resources parameters low , register set index 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_15 ,0x213fc41c) /* [RO][32] Consumer's resources parameters High , register set index 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_16 ,0x213fc420) /* [RO][32] Consumer's resources parameters low , register set index 16. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_16 ,0x213fc424) /* [RO][32] Consumer's resources parameters High , register set index 16. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_17 ,0x213fc428) /* [RO][32] Consumer's resources parameters low , register set index 17. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_17 ,0x213fc42c) /* [RO][32] Consumer's resources parameters High , register set index 17. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_18 ,0x213fc430) /* [RO][32] Consumer's resources parameters low , register set index 18. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_18 ,0x213fc434) /* [RO][32] Consumer's resources parameters High , register set index 18. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_19 ,0x213fc438) /* [RO][32] Consumer's resources parameters low , register set index 19. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_19 ,0x213fc43c) /* [RO][32] Consumer's resources parameters High , register set index 19. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_20 ,0x213fc440) /* [RO][32] Consumer's resources parameters low , register set index 20. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_20 ,0x213fc444) /* [RO][32] Consumer's resources parameters High , register set index 20. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_21 ,0x213fc448) /* [RO][32] Consumer's resources parameters low , register set index 21. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_21 ,0x213fc44c) /* [RO][32] Consumer's resources parameters High , register set index 21. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_22 ,0x213fc450) /* [RO][32] Consumer's resources parameters low , register set index 22. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_22 ,0x213fc454) /* [RO][32] Consumer's resources parameters High , register set index 22. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_23 ,0x213fc458) /* [RO][32] Consumer's resources parameters low , register set index 23. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_23 ,0x213fc45c) /* [RO][32] Consumer's resources parameters High , register set index 23. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_24 ,0x213fc460) /* [RO][32] Consumer's resources parameters low , register set index 24. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_24 ,0x213fc464) /* [RO][32] Consumer's resources parameters High , register set index 24. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_25 ,0x213fc468) /* [RO][32] Consumer's resources parameters low , register set index 25. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_25 ,0x213fc46c) /* [RO][32] Consumer's resources parameters High , register set index 25. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_26 ,0x213fc470) /* [RO][32] Consumer's resources parameters low , register set index 26. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_26 ,0x213fc474) /* [RO][32] Consumer's resources parameters High , register set index 26. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_27 ,0x213fc478) /* [RO][32] Consumer's resources parameters low , register set index 27. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_27 ,0x213fc47c) /* [RO][32] Consumer's resources parameters High , register set index 27. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_28 ,0x213fc480) /* [RO][32] Consumer's resources parameters low , register set index 28. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_28 ,0x213fc484) /* [RO][32] Consumer's resources parameters High , register set index 28. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_29 ,0x213fc488) /* [RO][32] Consumer's resources parameters low , register set index 29. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_29 ,0x213fc48c) /* [RO][32] Consumer's resources parameters High , register set index 29. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_30 ,0x213fc490) /* [RO][32] Consumer's resources parameters low , register set index 30. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_30 ,0x213fc494) /* [RO][32] Consumer's resources parameters High , register set index 30. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_31 ,0x213fc498) /* [RO][32] Consumer's resources parameters low , register set index 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_31 ,0x213fc49c) /* [RO][32] Consumer's resources parameters High , register set index 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_32 ,0x213fc4a0) /* [RO][32] Consumer's resources parameters low , register set index 32. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_32 ,0x213fc4a4) /* [RO][32] Consumer's resources parameters High , register set index 32. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_33 ,0x213fc4a8) /* [RO][32] Consumer's resources parameters low , register set index 33. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_33 ,0x213fc4ac) /* [RO][32] Consumer's resources parameters High , register set index 33. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_34 ,0x213fc4b0) /* [RO][32] Consumer's resources parameters low , register set index 34. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_34 ,0x213fc4b4) /* [RO][32] Consumer's resources parameters High , register set index 34. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_35 ,0x213fc4b8) /* [RO][32] Consumer's resources parameters low , register set index 35. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_35 ,0x213fc4bc) /* [RO][32] Consumer's resources parameters High , register set index 35. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_36 ,0x213fc4c0) /* [RO][32] Consumer's resources parameters low , register set index 36. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_36 ,0x213fc4c4) /* [RO][32] Consumer's resources parameters High , register set index 36. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_37 ,0x213fc4c8) /* [RO][32] Consumer's resources parameters low , register set index 37. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_37 ,0x213fc4cc) /* [RO][32] Consumer's resources parameters High , register set index 37. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_38 ,0x213fc4d0) /* [RO][32] Consumer's resources parameters low , register set index 38. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_38 ,0x213fc4d4) /* [RO][32] Consumer's resources parameters High , register set index 38. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_39 ,0x213fc4d8) /* [RO][32] Consumer's resources parameters low , register set index 39. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_39 ,0x213fc4dc) /* [RO][32] Consumer's resources parameters High , register set index 39. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_40 ,0x213fc4e0) /* [RO][32] Consumer's resources parameters low , register set index 40. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_40 ,0x213fc4e4) /* [RO][32] Consumer's resources parameters High , register set index 40. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_41 ,0x213fc4e8) /* [RO][32] Consumer's resources parameters low , register set index 41. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_41 ,0x213fc4ec) /* [RO][32] Consumer's resources parameters High , register set index 41. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_42 ,0x213fc4f0) /* [RO][32] Consumer's resources parameters low , register set index 42. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_42 ,0x213fc4f4) /* [RO][32] Consumer's resources parameters High , register set index 42. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_43 ,0x213fc4f8) /* [RO][32] Consumer's resources parameters low , register set index 43. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_43 ,0x213fc4fc) /* [RO][32] Consumer's resources parameters High , register set index 43. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_44 ,0x213fc500) /* [RO][32] Consumer's resources parameters low , register set index 44. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_44 ,0x213fc504) /* [RO][32] Consumer's resources parameters High , register set index 44. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_45 ,0x213fc508) /* [RO][32] Consumer's resources parameters low , register set index 45. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_45 ,0x213fc50c) /* [RO][32] Consumer's resources parameters High , register set index 45. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_46 ,0x213fc510) /* [RO][32] Consumer's resources parameters low , register set index 46. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_46 ,0x213fc514) /* [RO][32] Consumer's resources parameters High , register set index 46. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_47 ,0x213fc518) /* [RO][32] Consumer's resources parameters low , register set index 47. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_47 ,0x213fc51c) /* [RO][32] Consumer's resources parameters High , register set index 47. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_48 ,0x213fc520) /* [RO][32] Consumer's resources parameters low , register set index 48. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_48 ,0x213fc524) /* [RO][32] Consumer's resources parameters High , register set index 48. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_49 ,0x213fc528) /* [RO][32] Consumer's resources parameters low , register set index 49. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_49 ,0x213fc52c) /* [RO][32] Consumer's resources parameters High , register set index 49. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_50 ,0x213fc530) /* [RO][32] Consumer's resources parameters low , register set index 50. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_50 ,0x213fc534) /* [RO][32] Consumer's resources parameters High , register set index 50. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_51 ,0x213fc538) /* [RO][32] Consumer's resources parameters low , register set index 51. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_51 ,0x213fc53c) /* [RO][32] Consumer's resources parameters High , register set index 51. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_52 ,0x213fc540) /* [RO][32] Consumer's resources parameters low , register set index 52. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_52 ,0x213fc544) /* [RO][32] Consumer's resources parameters High , register set index 52. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_53 ,0x213fc548) /* [RO][32] Consumer's resources parameters low , register set index 53. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_53 ,0x213fc54c) /* [RO][32] Consumer's resources parameters High , register set index 53. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_54 ,0x213fc550) /* [RO][32] Consumer's resources parameters low , register set index 54. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_54 ,0x213fc554) /* [RO][32] Consumer's resources parameters High , register set index 54. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_55 ,0x213fc558) /* [RO][32] Consumer's resources parameters low , register set index 55. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_55 ,0x213fc55c) /* [RO][32] Consumer's resources parameters High , register set index 55. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_56 ,0x213fc560) /* [RO][32] Consumer's resources parameters low , register set index 56. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_56 ,0x213fc564) /* [RO][32] Consumer's resources parameters High , register set index 56. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_57 ,0x213fc568) /* [RO][32] Consumer's resources parameters low , register set index 57. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_57 ,0x213fc56c) /* [RO][32] Consumer's resources parameters High , register set index 57. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_58 ,0x213fc570) /* [RO][32] Consumer's resources parameters low , register set index 58. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_58 ,0x213fc574) /* [RO][32] Consumer's resources parameters High , register set index 58. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_59 ,0x213fc578) /* [RO][32] Consumer's resources parameters low , register set index 59. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_59 ,0x213fc57c) /* [RO][32] Consumer's resources parameters High , register set index 59. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_60 ,0x213fc580) /* [RO][32] Consumer's resources parameters low , register set index 60. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_60 ,0x213fc584) /* [RO][32] Consumer's resources parameters High , register set index 60. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_61 ,0x213fc588) /* [RO][32] Consumer's resources parameters low , register set index 61. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_61 ,0x213fc58c) /* [RO][32] Consumer's resources parameters High , register set index 61. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_62 ,0x213fc590) /* [RO][32] Consumer's resources parameters low , register set index 62. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_62 ,0x213fc594) /* [RO][32] Consumer's resources parameters High , register set index 62. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_LOW_63 ,0x213fc598) /* [RO][32] Consumer's resources parameters low , register set index 63. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_CONS_RESOURCES_PARAM_INTERNAL_HIGH_63 ,0x213fc59c) /* [RO][32] Consumer's resources parameters High , register set index 63. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LLM_APB_LLM_DEBUG_STATUS_0          ,0x213fd00c) /* [RO][32] llm debug mode status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_CMN_FNPLL_READ_DATA_R01    ,0x213fe01c) /* [RO][32] FN PLL read-out bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_TX_WBDAC_RCVIF_TEST_STATUS ,0x213fe040) /* [RO][32] WBDAC read-out bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_WBADC_READ_DATA_R01     ,0x213fe080) /* [RO][32] WBADC read-out bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_CMN_TRX_STAT_OUT           ,0x213fe09c) /* [RO][32] TRX read-out bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01    ,0x213fe0c4) /* [RO][32] TRXDIG data output R01 - done bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02    ,0x213fe0c8) /* [RO][32] TRXDIG data output R02 - Goerzel Result */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04    ,0x213fe0cc) /* [RO][32] TRXDIG data output R04 - LO Tune Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05    ,0x213fe0d0) /* [RO][32] TRXDIG data output R05 - MDAC CAL Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSACCUM_PI_SLC0 ,0x213fe1e8) /* [RO][32] MDAC EQ Digisum2 Accumulator Ping Lane Slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSACCUM_PO_SLC0 ,0x213fe1ec) /* [RO][32] MDAC EQ Digisum2 Accumulator Pong Lane Slice 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSACCUM_PI_SLC1 ,0x213fe1f0) /* [RO][32] MDAC EQ Digisum2 Accumulator Ping Lane Slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSACCUM_PO_SLC1 ,0x213fe1f4) /* [RO][32] MDAC EQ Digisum2 Accumulator Pong Lane Slice 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_MDACSAOUT_SLC0 ,0x213fe238) /* [RO][32] "MDAC Signature Analyzer Output - Slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_MDACSAOUT_SLC1 ,0x213fe23c) /* [RO][32] "MDAC Signature Analyzer Output - Slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_MDACSASTS    ,0x213fe240) /* [RO][32] MDAC Signature Analyzer Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX0_PI_SLC0 ,0x213fe260) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX0_PI_SLC0 ,0x213fe264) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX0_PI_SLC1 ,0x213fe268) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX0_PI_SLC1 ,0x213fe26c) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX0_PO_SLC0 ,0x213fe270) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX0_PO_SLC0 ,0x213fe274) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX0_PO_SLC1 ,0x213fe278) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX0_PO_SLC1 ,0x213fe27c) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX1_PI_SLC0 ,0x213fe280) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX1_PI_SLC0 ,0x213fe284) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX1_PI_SLC1 ,0x213fe288) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX1_PI_SLC1 ,0x213fe28c) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX1_PO_SLC0 ,0x213fe290) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX1_PO_SLC0 ,0x213fe294) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX1_PO_SLC1 ,0x213fe298) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX1_PO_SLC1 ,0x213fe29c) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX2_PI_SLC0 ,0x213fe2a0) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX2_PI_SLC0 ,0x213fe2a4) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX2_PI_SLC1 ,0x213fe2a8) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX2_PI_SLC1 ,0x213fe2ac) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX2_PO_SLC0 ,0x213fe2b0) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX2_PO_SLC0 ,0x213fe2b4) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX2_PO_SLC1 ,0x213fe2b8) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX2_PO_SLC1 ,0x213fe2bc) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX3_PI_SLC0 ,0x213fe2c0) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX3_PI_SLC0 ,0x213fe2c4) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX3_PI_SLC1 ,0x213fe2c8) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX3_PI_SLC1 ,0x213fe2cc) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX3_PO_SLC0 ,0x213fe2d0) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX3_PO_SLC0 ,0x213fe2d4) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI0_DMX3_PO_SLC1 ,0x213fe2d8) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRI1_DMX3_PO_SLC1 ,0x213fe2dc) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX0_PI_SLC0 ,0x213fe2e0) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX0_PI_SLC0 ,0x213fe2e4) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX0_PI_SLC1 ,0x213fe2e8) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX0_PI_SLC1 ,0x213fe2ec) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX0_PO_SLC0 ,0x213fe2f0) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX0_PO_SLC0 ,0x213fe2f4) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX0_PO_SLC1 ,0x213fe2f8) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX0_PO_SLC1 ,0x213fe2fc) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX1_PI_SLC0 ,0x213fe300) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX1_PI_SLC0 ,0x213fe304) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX1_PI_SLC1 ,0x213fe308) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX1_PI_SLC1 ,0x213fe30c) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX1_PO_SLC0 ,0x213fe310) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX1_PO_SLC0 ,0x213fe314) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX1_PO_SLC1 ,0x213fe318) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX1_PO_SLC1 ,0x213fe31c) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX2_PI_SLC0 ,0x213fe320) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX2_PI_SLC0 ,0x213fe324) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX2_PI_SLC1 ,0x213fe328) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX2_PI_SLC1 ,0x213fe32c) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX2_PO_SLC0 ,0x213fe330) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX2_PO_SLC0 ,0x213fe334) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX2_PO_SLC1 ,0x213fe338) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX2_PO_SLC1 ,0x213fe33c) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX3_PI_SLC0 ,0x213fe340) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX3_PI_SLC0 ,0x213fe344) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX3_PI_SLC1 ,0x213fe348) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX3_PI_SLC1 ,0x213fe34c) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX3_PO_SLC0 ,0x213fe350) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX3_PO_SLC0 ,0x213fe354) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ0_DMX3_PO_SLC1 ,0x213fe358) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRQ1_DMX3_PO_SLC1 ,0x213fe35c) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX0_PI_SLC0 ,0x213fe360) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX0_PI_SLC0 ,0x213fe364) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX0_PI_SLC1 ,0x213fe368) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX0_PI_SLC1 ,0x213fe36c) /* [RO][32] "Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX0_PO_SLC0 ,0x213fe370) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX0_PO_SLC0 ,0x213fe374) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX0_PO_SLC1 ,0x213fe378) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX0_PO_SLC1 ,0x213fe37c) /* [RO][32] "Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX1_PI_SLC0 ,0x213fe380) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX1_PI_SLC0 ,0x213fe384) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX1_PI_SLC1 ,0x213fe388) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX1_PI_SLC1 ,0x213fe38c) /* [RO][32] "Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX1_PO_SLC0 ,0x213fe390) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX1_PO_SLC0 ,0x213fe394) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX1_PO_SLC1 ,0x213fe398) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX1_PO_SLC1 ,0x213fe39c) /* [RO][32] "Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX2_PI_SLC0 ,0x213fe3a0) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX2_PI_SLC0 ,0x213fe3a4) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX2_PI_SLC1 ,0x213fe3a8) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX2_PI_SLC1 ,0x213fe3ac) /* [RO][32] "Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX2_PO_SLC0 ,0x213fe3b0) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX2_PO_SLC0 ,0x213fe3b4) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX2_PO_SLC1 ,0x213fe3b8) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX2_PO_SLC1 ,0x213fe3bc) /* [RO][32] "Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX3_PI_SLC0 ,0x213fe3c0) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX3_PI_SLC0 ,0x213fe3c4) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX3_PI_SLC1 ,0x213fe3c8) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX3_PI_SLC1 ,0x213fe3cc) /* [RO][32] "Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX3_PO_SLC0 ,0x213fe3d0) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX3_PO_SLC0 ,0x213fe3d4) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP0_DMX3_PO_SLC1 ,0x213fe3d8) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0]," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_CORRP1_DMX3_PO_SLC1 ,0x213fe3dc) /* [RO][32] "Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32]" */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX0_PI_SLC0_ERRP ,0x213fe40c) /* [RO][32] "Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX0_PI_SLC0_ERRP ,0x213fe410) /* [RO][32] "Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX0_PO_SLC0_ERRP ,0x213fe414) /* [RO][32] "Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX0_PO_SLC0_ERRP ,0x213fe418) /* [RO][32] "Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX1_PI_SLC0_ERRP ,0x213fe41c) /* [RO][32] "Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX1_PI_SLC0_ERRP ,0x213fe420) /* [RO][32] "Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX1_PO_SLC0_ERRP ,0x213fe424) /* [RO][32] "Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX1_PO_SLC0_ERRP ,0x213fe428) /* [RO][32] "Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX2_PI_SLC0_ERRP ,0x213fe42c) /* [RO][32] "Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX2_PI_SLC0_ERRP ,0x213fe430) /* [RO][32] "Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX2_PO_SLC0_ERRP ,0x213fe434) /* [RO][32] "Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX2_PO_SLC0_ERRP ,0x213fe438) /* [RO][32] "Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX3_PI_SLC0_ERRP ,0x213fe43c) /* [RO][32] "Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX3_PI_SLC0_ERRP ,0x213fe440) /* [RO][32] "Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX3_PO_SLC0_ERRP ,0x213fe444) /* [RO][32] "Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX3_PO_SLC0_ERRP ,0x213fe448) /* [RO][32] "Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX0_PI_SLC1_ERRP ,0x213fe470) /* [RO][32] "Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX0_PI_SLC1_ERRP ,0x213fe474) /* [RO][32] "Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX0_PO_SLC1_ERRP ,0x213fe478) /* [RO][32] "Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX0_PO_SLC1_ERRP ,0x213fe47c) /* [RO][32] "Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX1_PI_SLC1_ERRP ,0x213fe480) /* [RO][32] "Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX1_PI_SLC1_ERRP ,0x213fe484) /* [RO][32] "Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX1_PO_SLC1_ERRP ,0x213fe488) /* [RO][32] "Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX1_PO_SLC1_ERRP ,0x213fe48c) /* [RO][32] "Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX2_PI_SLC1_ERRP ,0x213fe490) /* [RO][32] "Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX2_PI_SLC1_ERRP ,0x213fe494) /* [RO][32] "Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX2_PO_SLC1_ERRP ,0x213fe498) /* [RO][32] "Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX2_PO_SLC1_ERRP ,0x213fe49c) /* [RO][32] "Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX3_PI_SLC1_ERRP ,0x213fe4a0) /* [RO][32] "Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX3_PI_SLC1_ERRP ,0x213fe4a4) /* [RO][32] "Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S1_DMX3_PO_SLC1_ERRP ,0x213fe4a8) /* [RO][32] "Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_DGSEP_S2_DMX3_PO_SLC1_ERRP ,0x213fe4ac) /* [RO][32] "Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1," */
BCHP_REGISTER_READONLY_32BIT(BCHP_TRX_FIXD_RX_AIF_WB_MCA_STATUS       ,0x213fe554) /* [RO][32] AIF General Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_TIMER_TMR_VALUE_0              ,0x213fe800) /* [RO][32] Timer Up Counter State , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_TIMER_TMR_VALUE_1              ,0x213fe820) /* [RO][32] Timer Up Counter State , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_TIMER_TMR_VALUE_2              ,0x213fe840) /* [RO][32] Timer Up Counter State , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_TIMER_TMR_VALUE_3              ,0x213fe860) /* [RO][32] Timer Up Counter State , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_TIMER_TMR_VALUE_4              ,0x213fe880) /* [RO][32] Timer Up Counter State , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_TIMER_TMR_VALUE_5              ,0x213fe8a0) /* [RO][32] Timer Up Counter State , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_TIMER_TMR_VALUE_6              ,0x213fe8c0) /* [RO][32] Timer Up Counter State , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_TIMER_TMR_VALUE_7              ,0x213fe8e0) /* [RO][32] Timer Up Counter State , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_GPIO_REG_GPIO_IN_DATA          ,0x213fec04) /* [RO][32] Stores the input data of each GPIO pin */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_MOCA_VERSION_REG             ,0x213ff000) /* [RO][32] MoCA version register */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_MOCA_STATUS                  ,0x213ff010) /* [RO][32] "Holds general status bits of the moca block, sample the data from the interface pin" */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_SIDE_BAND_GMII_QID_FC_STATUS ,0x213ff020) /* [RO][32] SIDE_BAND_GMII_QID_FC_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_0        ,0x213ff070) /* [RO][32] Host to MoCA MMP inbox registers , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_1        ,0x213ff074) /* [RO][32] Host to MoCA MMP inbox registers , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_2        ,0x213ff078) /* [RO][32] Host to MoCA MMP inbox registers , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_3        ,0x213ff07c) /* [RO][32] Host to MoCA MMP inbox registers , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_4        ,0x213ff080) /* [RO][32] Host to MoCA MMP inbox registers , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_5        ,0x213ff084) /* [RO][32] Host to MoCA MMP inbox registers , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_6        ,0x213ff088) /* [RO][32] Host to MoCA MMP inbox registers , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_7        ,0x213ff08c) /* [RO][32] Host to MoCA MMP inbox registers , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_8        ,0x213ff090) /* [RO][32] Host to MoCA MMP inbox registers , register set index 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_9        ,0x213ff094) /* [RO][32] Host to MoCA MMP inbox registers , register set index 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_10       ,0x213ff098) /* [RO][32] Host to MoCA MMP inbox registers , register set index 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_11       ,0x213ff09c) /* [RO][32] Host to MoCA MMP inbox registers , register set index 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_12       ,0x213ff0a0) /* [RO][32] Host to MoCA MMP inbox registers , register set index 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_13       ,0x213ff0a4) /* [RO][32] Host to MoCA MMP inbox registers , register set index 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_14       ,0x213ff0a8) /* [RO][32] Host to MoCA MMP inbox registers , register set index 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_HOST2MOCA_MMP_INBOX_15       ,0x213ff0ac) /* [RO][32] Host to MoCA MMP inbox registers , register set index 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_EXTRAS_ADC_TMSTAT                   ,0x213ff0f4) /* [RO][32] ADC Test Mode status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_IIC_ENABLE_RO              ,0x213ff430) /* [RO][32] BSC Enable And Interrupt read only fields */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_DATA_OUT_REG_0             ,0x213ff434) /* [RO][32] BSC Read Data Register , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_DATA_OUT_REG_1             ,0x213ff438) /* [RO][32] BSC Read Data Register , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_DATA_OUT_REG_2             ,0x213ff43c) /* [RO][32] BSC Read Data Register , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_DATA_OUT_REG_3             ,0x213ff440) /* [RO][32] BSC Read Data Register , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_DATA_OUT_REG_4             ,0x213ff444) /* [RO][32] BSC Read Data Register , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_DATA_OUT_REG_5             ,0x213ff448) /* [RO][32] BSC Read Data Register , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_DATA_OUT_REG_6             ,0x213ff44c) /* [RO][32] BSC Read Data Register , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_BSC_DATA_OUT_REG_7             ,0x213ff450) /* [RO][32] BSC Read Data Register , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AHB_M2M_DMA_M2M_DMA_STATUS          ,0x213ffc2c) /* [RO][32] Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_L2_CPU_STATUS                  ,0x213ffc40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_L2_CPU_MASK_STATUS             ,0x213ffc4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_L2_PCI_STATUS                  ,0x213ffc58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_L2_PCI_MASK_STATUS             ,0x213ffc64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_GR_BRIDGE_REVISION             ,0x213ffc80) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_VERSION               ,0x213ffd08) /* [RO][32] MoCA version register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_0       ,0x213ffd58) /* [RO][32] MoCA to Host MMP inbox registers , register set index 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_1       ,0x213ffd5c) /* [RO][32] MoCA to Host MMP inbox registers , register set index 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_2       ,0x213ffd60) /* [RO][32] MoCA to Host MMP inbox registers , register set index 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_3       ,0x213ffd64) /* [RO][32] MoCA to Host MMP inbox registers , register set index 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_4       ,0x213ffd68) /* [RO][32] MoCA to Host MMP inbox registers , register set index 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_5       ,0x213ffd6c) /* [RO][32] MoCA to Host MMP inbox registers , register set index 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_6       ,0x213ffd70) /* [RO][32] MoCA to Host MMP inbox registers , register set index 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_7       ,0x213ffd74) /* [RO][32] MoCA to Host MMP inbox registers , register set index 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_8       ,0x213ffd78) /* [RO][32] MoCA to Host MMP inbox registers , register set index 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_9       ,0x213ffd7c) /* [RO][32] MoCA to Host MMP inbox registers , register set index 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_10      ,0x213ffd80) /* [RO][32] MoCA to Host MMP inbox registers , register set index 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_11      ,0x213ffd84) /* [RO][32] MoCA to Host MMP inbox registers , register set index 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_12      ,0x213ffd88) /* [RO][32] MoCA to Host MMP inbox registers , register set index 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_13      ,0x213ffd8c) /* [RO][32] MoCA to Host MMP inbox registers , register set index 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_14      ,0x213ffd90) /* [RO][32] MoCA to Host MMP inbox registers , register set index 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_M2H_MMP_INBOX_15      ,0x213ffd94) /* [RO][32] MoCA to Host MMP inbox registers , register set index 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MOCA_HOSTMISC_DMPG_CHAINS_STATUS    ,0x213ffd98) /* [RO][32] "MoCA dynamic memory power gating chain power up (bit per chain),Active when moca_dmpg_gisb_en is high,0: Chain is on,1: Chain is off" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_GLB_0_VERS                       ,0x21500000) /* [RO][32] MC Global Version Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_INTR2_0_CPU_STATUS               ,0x21500080) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_INTR2_0_CPU_MASK_STATUS          ,0x2150008c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_INTR2_0_PCI_STATUS               ,0x21500098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_INTR2_0_PCI_MASK_STATUS          ,0x215000a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_INTR2_0_SCPU_STATUS              ,0x215000b0) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_INTR2_0_SCPU_MASK_STATUS         ,0x215000bc) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CHN_TIM_0_PHY_ST                 ,0x21500230) /* [RO][32] PHY Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_UBUSIF_0_0_DEBUG_RO              ,0x21500420) /* [RO][32] "Debug / Status Register" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_UBUSIF_1_0_DEBUG_RO              ,0x21500460) /* [RO][32] "Debug / Status Register" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MCPIF_0_0_REV                    ,0x21500500) /* [RO][32] "MCP Interface Revision" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MCPIF_0_0_REP_ARB_MODE           ,0x21500508) /* [RO][32] "Reply Arbiter Mode" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MCPIF_0_0_MCP_WR_CDT             ,0x21500510) /* [RO][32] "MCP Write Request Credits supported" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MCPIF_0_0_MCP_RD_CDT             ,0x21500514) /* [RO][32] "MCP Write Request Credits supported" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MCPIF_0_0_MCP_DEBUG_STATUS       ,0x21500520) /* [RO][32] "MCP Debug Status Register" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_LMBIF_0_0_LMB_DEBUG              ,0x21500610) /* [RO][32] "LMB Debug Register" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_REV_ID                  ,0x21500800) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_MAIN               ,0x21500840) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_WORDS_WRITTEN      ,0x21500844) /* [RO][32] Status Count of 32-byte JWords Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_WORDS_READ         ,0x21500848) /* [RO][32] Status Count of 32-byte JWords Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_ERROR_COUNT        ,0x2150084c) /* [RO][32] Total Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_ERROR_BITS         ,0x21500850) /* [RO][32] Per Bit Lane Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_ADDR_LAST          ,0x21500854) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_ADDR_LAST_EXT      ,0x21500858) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_CLOCK_CYCLES       ,0x2150085c) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_STAT_DEBUG              ,0x2150087c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_BYTELANE_0_STAT_LO      ,0x215008e0) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_BYTELANE_0_STAT_HI      ,0x215008e4) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_BYTELANE_1_STAT_LO      ,0x215008e8) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_BYTELANE_1_STAT_HI      ,0x215008ec) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_BYTELANE_2_STAT_LO      ,0x215008f0) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_BYTELANE_2_STAT_HI      ,0x215008f4) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_BYTELANE_3_STAT_LO      ,0x215008f8) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_0_0_BYTELANE_3_STAT_HI      ,0x215008fc) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_REV_ID                  ,0x21500900) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_MAIN               ,0x21500940) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_WORDS_WRITTEN      ,0x21500944) /* [RO][32] Status Count of 32-byte JWords Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_WORDS_READ         ,0x21500948) /* [RO][32] Status Count of 32-byte JWords Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_ERROR_COUNT        ,0x2150094c) /* [RO][32] Total Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_ERROR_BITS         ,0x21500950) /* [RO][32] Per Bit Lane Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_ADDR_LAST          ,0x21500954) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_ADDR_LAST_EXT      ,0x21500958) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_CLOCK_CYCLES       ,0x2150095c) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_STAT_DEBUG              ,0x2150097c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_BYTELANE_0_STAT_LO      ,0x215009e0) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_BYTELANE_0_STAT_HI      ,0x215009e4) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_BYTELANE_1_STAT_LO      ,0x215009e8) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_BYTELANE_1_STAT_HI      ,0x215009ec) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_BYTELANE_2_STAT_LO      ,0x215009f0) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_BYTELANE_2_STAT_HI      ,0x215009f4) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_BYTELANE_3_STAT_LO      ,0x215009f8) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_EDIS_1_0_BYTELANE_3_STAT_HI      ,0x215009fc) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TIMER_COUNT              ,0x21500a08) /* [RO][32] "Statistics Timer snapped Count" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_SLICE              ,0x21500a0c) /* [RO][32] "Total number of slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_PACKET             ,0x21500a10) /* [RO][32] "Total number of packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_READ_SLICE         ,0x21500a14) /* [RO][32] "Total number of read slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_READ_PACKET        ,0x21500a18) /* [RO][32] "Total number of read packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_LATENCY            ,0x21500a1c) /* [RO][32] "Total sum of latency count for all interfaces */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_SLICE_REORDER            ,0x21500a20) /* [RO][32] "Total number of slices reordered by channel arb" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_DDR_CMD            ,0x21500a24) /* [RO][32] "Total number of ddr read/write commands issued" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_DDR_ACT            ,0x21500a28) /* [RO][32] "Total number of ddr activate commands issued" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_DDR_RDWR           ,0x21500a2c) /* [RO][32] "Total number of ddr write commands preceded by a read" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_DDR_WRRD           ,0x21500a30) /* [RO][32] "Total number of ddr read commands preceded by a write" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_TOTAL_ARB_GRANT          ,0x21500a3c) /* [RO][32] "Total number of arbiter grants." */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG0_SLICE              ,0x21500a44) /* [RO][32] "Total number of slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG0_PACKET             ,0x21500a48) /* [RO][32] "Total number of packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG0_READ_SLICE         ,0x21500a4c) /* [RO][32] "Total number of read slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG0_READ_PACKET        ,0x21500a50) /* [RO][32] "Total number of read packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG0_LATENCY            ,0x21500a54) /* [RO][32] "Total sum of latency count for all interfaces */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG1_SLICE              ,0x21500a64) /* [RO][32] "Total number of slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG1_PACKET             ,0x21500a68) /* [RO][32] "Total number of packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG1_READ_SLICE         ,0x21500a6c) /* [RO][32] "Total number of read slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG1_READ_PACKET        ,0x21500a70) /* [RO][32] "Total number of read packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG1_LATENCY            ,0x21500a74) /* [RO][32] "Total sum of latency count for all interfaces */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG2_SLICE              ,0x21500a84) /* [RO][32] "Total number of slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG2_PACKET             ,0x21500a88) /* [RO][32] "Total number of packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG2_READ_SLICE         ,0x21500a8c) /* [RO][32] "Total number of read slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG2_READ_PACKET        ,0x21500a90) /* [RO][32] "Total number of read packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG2_LATENCY            ,0x21500a94) /* [RO][32] "Total sum of latency count for all interfaces */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG3_SLICE              ,0x21500aa4) /* [RO][32] "Total number of slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG3_PACKET             ,0x21500aa8) /* [RO][32] "Total number of packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG3_READ_SLICE         ,0x21500aac) /* [RO][32] "Total number of read slices processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG3_READ_PACKET        ,0x21500ab0) /* [RO][32] "Total number of read packet processed" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_STATS_0_PROG3_LATENCY            ,0x21500ab4) /* [RO][32] "Total sum of latency count for all interfaces */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_TRIGGER_ADDR               ,0x21500b04) /* [RO][32] "Next Buffer Write address at Trigger" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_READ_DATA_0                ,0x21500b50) /* [RO][32] "Buffer Read Data 31:0" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_READ_DATA_1                ,0x21500b54) /* [RO][32] "Buffer Read Data 63:32" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_READ_DATA_2                ,0x21500b58) /* [RO][32] "Buffer Read Data 95:64" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_READ_DATA_3                ,0x21500b5c) /* [RO][32] "Buffer Read Data 127:96" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_READ_DATA_4                ,0x21500b60) /* [RO][32] "Buffer Read Data 159:128 - for 256b datapath MEMC only" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_READ_DATA_5                ,0x21500b64) /* [RO][32] "Buffer Read Data 191:160 - for 256b datapath MEMC only" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_READ_DATA_6                ,0x21500b68) /* [RO][32] "Buffer Read Data 223:192 - for 256b datapath MEMC only" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CAP_0_READ_DATA_7                ,0x21500b6c) /* [RO][32] "Buffer Read Data 255:224 - for 256b datapath MEMC only" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_UBUS0_ATW_VIOLATION_INFO ,0x21500d80) /* [RO][32] UBUS0 ATW Violation Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_UBUS0_VIOL_START_ADDRESS ,0x21500d84) /* [RO][32] UBUS0 ATW Violation Start Address lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_UBUS0_VIOL_START_ADDRESS_MSB ,0x21500d88) /* [RO][32] UBUS0 ATW Violation Start Address upper 8 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_UBUS0_VIOL_BYTE_LENGTH ,0x21500d8c) /* [RO][32] UBUS0 ATW Violation Transaction Byte Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_UBUS1_ATW_VIOLATION_INFO ,0x21500d94) /* [RO][32] UBUS1 ATW Violation Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_UBUS1_VIOL_START_ADDRESS ,0x21500d98) /* [RO][32] UBUS1 ATW Violation Start Address lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_UBUS1_VIOL_START_ADDRESS_MSB ,0x21500d9c) /* [RO][32] UBUS1 ATW Violation Start Address upper 8 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_UBUS1_VIOL_BYTE_LENGTH ,0x21500da0) /* [RO][32] UBUS1 ATW Violation Transaction Byte Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_LMB0_ATW_VIOLATION_INFO ,0x21500da8) /* [RO][32] LMB0 ATW Violation Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_LMB0_VIOL_START_ADDRESS ,0x21500dac) /* [RO][32] LMB0 ATW Violation Start Address lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_LMB0_VIOL_START_ADDRESS_MSB ,0x21500db0) /* [RO][32] LMB0 ATW Violation Start Address upper 8 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_CORE_ATW_0_LMB0_VIOL_BYTE_LENGTH ,0x21500db4) /* [RO][32] LMB0 ATW Violation Transaction Byte Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SEC_INTR2_0_CPU_STATUS           ,0x21500e00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SEC_INTR2_0_CPU_MASK_STATUS      ,0x21500e0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_RGR_BRIDGE_0_REVISION            ,0x21500e80) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_PHY_DEBUG_REGISTER      ,0x21501000) /* [RO][32] MEMC CORE and IOBUF Interface Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ARB_WINNER              ,0x21501424) /* [RO][32] SCB-Arbitration Winner. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_RTS_ERR_0               ,0x21501428) /* [RO][32] RTS Deadline miss register for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_RTS_ERR_1               ,0x2150142c) /* [RO][32] RTS Deadline miss register for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_RTS_ERR_2               ,0x21501430) /* [RO][32] RTS Deadline miss register for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_RTS_ERR_3               ,0x21501434) /* [RO][32] RTS Deadline miss register for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_RTS_ERR_4               ,0x21501438) /* [RO][32] RTS Deadline miss register for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_RTS_ERR_5               ,0x2150143c) /* [RO][32] RTS Deadline miss register for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_RTS_ERR_6               ,0x21501440) /* [RO][32] RTS Deadline miss register for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_RTS_ERR_7               ,0x21501444) /* [RO][32] RTS Deadline miss register for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_SCB_ARBITER_DEBUG_REGISTER ,0x2150145c) /* [RO][32] MEMC SCB Interface and Arbiter State Machine and FIFO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_SPARE_RO_1              ,0x21501468) /* [RO][32] Read only Spare Register 1 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_SPARE_RO_2              ,0x2150146c) /* [RO][32] Read only Spare Register 2 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_CLIENT_INIT_ERROR_INTERRUPT ,0x21501478) /* [RO][32] "Client init error interrupt" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_CLIENT_INIT_ERROR_INFO  ,0x21501480) /* [RO][32] "Client init error violation info" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_CLIENT_INIT_STATUS      ,0x21501488) /* [RO][32] "Client init status and debug register" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_LCA_VALID_REQ_0         ,0x2150148c) /* [RO][32] LCA Valid Requests for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_LCA_VALID_REQ_1         ,0x21501490) /* [RO][32] LCA Valid Requests for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_LCA_VALID_REQ_2         ,0x21501494) /* [RO][32] LCA Valid Requests for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_LCA_VALID_REQ_3         ,0x21501498) /* [RO][32] LCA Valid Requests for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_LCA_VALID_REQ_4         ,0x2150149c) /* [RO][32] LCA Valid Requests for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_LCA_VALID_REQ_5         ,0x215014a0) /* [RO][32] LCA Valid Requests for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_LCA_VALID_REQ_6         ,0x215014a4) /* [RO][32] LCA Valid Requests for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_LCA_VALID_REQ_7         ,0x215014a8) /* [RO][32] LCA Valid Requests for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ACTIVE_BLOCKED_STATUS_0 ,0x215014b0) /* [RO][32] Active Blocked Status for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ACTIVE_BLOCKED_STATUS_1 ,0x215014b4) /* [RO][32] Active Blocked Status for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ACTIVE_BLOCKED_STATUS_2 ,0x215014b8) /* [RO][32] Active Blocked Status for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ACTIVE_BLOCKED_STATUS_3 ,0x215014bc) /* [RO][32] Active Blocked Status for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ACTIVE_BLOCKED_STATUS_4 ,0x215014c0) /* [RO][32] Active Blocked Status for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ACTIVE_BLOCKED_STATUS_5 ,0x215014c4) /* [RO][32] Active Blocked Status for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ACTIVE_BLOCKED_STATUS_6 ,0x215014c8) /* [RO][32] Active Blocked Status for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_ACTIVE_BLOCKED_STATUS_7 ,0x215014cc) /* [RO][32] Active Blocked Status for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_REV                     ,0x215014d0) /* [RO][32] "SCB Interface Revision" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_REP_ARB_MODE            ,0x215014d8) /* [RO][32] "Reply Arbiter Mode" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_SCB_DEBUG_STATUS_0      ,0x215014ec) /* [RO][32] "SCB Debug Status Register 0" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCBARB_0_SCB_INVALID_CMD         ,0x215014f0) /* [RO][32] "SCB Invalid Command Register" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCRAM_CTRL_0_KEYS_STATUS         ,0x21501544) /* [RO][32] keys status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_RNG_0_TOTAL_BIT_COUNT            ,0x2150158c) /* [RO][32] RNG total bits generated */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_RNG_0_REV_ID                     ,0x21501594) /* [RO][32] RNG and RBG revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_RNG_0_RNG_FIFO_DATA              ,0x215015a0) /* [RO][32] Random Number Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_0_VIOLATION_INFO_START_ADDR ,0x21501c54) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB ,0x21501c58) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_0_VIOLATION_INFO_END_ADDR ,0x21501c5c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB ,0x21501c60) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_0_VIOLATION_INFO_CMD ,0x21501c64) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_1_VIOLATION_INFO_START_ADDR ,0x21501cc0) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB ,0x21501cc4) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_1_VIOLATION_INFO_END_ADDR ,0x21501cc8) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB ,0x21501ccc) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_1_VIOLATION_INFO_CMD ,0x21501cd0) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_2_VIOLATION_INFO_START_ADDR ,0x21501d2c) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB ,0x21501d30) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_2_VIOLATION_INFO_END_ADDR ,0x21501d34) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB ,0x21501d38) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_2_VIOLATION_INFO_CMD ,0x21501d3c) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_3_VIOLATION_INFO_START_ADDR ,0x21501d98) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB ,0x21501d9c) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_3_VIOLATION_INFO_END_ADDR ,0x21501da0) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB ,0x21501da4) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_3_VIOLATION_INFO_CMD ,0x21501da8) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_4_VIOLATION_INFO_START_ADDR ,0x21501e04) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB ,0x21501e08) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_4_VIOLATION_INFO_END_ADDR ,0x21501e0c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB ,0x21501e10) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_4_VIOLATION_INFO_CMD ,0x21501e14) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_5_VIOLATION_INFO_START_ADDR ,0x21501e70) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB ,0x21501e74) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_5_VIOLATION_INFO_END_ADDR ,0x21501e78) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB ,0x21501e7c) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_5_VIOLATION_INFO_CMD ,0x21501e80) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_6_VIOLATION_INFO_START_ADDR ,0x21501edc) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB ,0x21501ee0) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_6_VIOLATION_INFO_END_ADDR ,0x21501ee4) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB ,0x21501ee8) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_6_VIOLATION_INFO_CMD ,0x21501eec) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_7_VIOLATION_INFO_START_ADDR ,0x21501f48) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB ,0x21501f4c) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_7_VIOLATION_INFO_END_ADDR ,0x21501f50) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB ,0x21501f54) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_SCB_NONSEC_ARCH_REG_0_ARC_7_VIOLATION_INFO_CMD ,0x21501f58) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_STATUS                 ,0x21502004) /* [RO][32] MSA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA0               ,0x21502140) /* [RO][32] MSA Read Data 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA1               ,0x21502144) /* [RO][32] MSA Read Data 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA2               ,0x21502148) /* [RO][32] MSA Read Data 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA3               ,0x2150214c) /* [RO][32] MSA Read Data 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA4               ,0x21502150) /* [RO][32] MSA Read Data 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA5               ,0x21502154) /* [RO][32] MSA Read Data 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA6               ,0x21502158) /* [RO][32] MSA Read Data 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA7               ,0x2150215c) /* [RO][32] MSA Read Data 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA8               ,0x21502160) /* [RO][32] MSA Read Data 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA9               ,0x21502164) /* [RO][32] MSA Read Data 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA10              ,0x21502168) /* [RO][32] MSA Read Data 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA11              ,0x2150216c) /* [RO][32] MSA Read Data 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA12              ,0x21502170) /* [RO][32] MSA Read Data 12 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA13              ,0x21502174) /* [RO][32] MSA Read Data 13 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA14              ,0x21502178) /* [RO][32] MSA Read Data 14 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA15              ,0x2150217c) /* [RO][32] MSA Read Data 15 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA16              ,0x21502180) /* [RO][32] MSA Read Data 16 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA17              ,0x21502184) /* [RO][32] MSA Read Data 17 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA18              ,0x21502188) /* [RO][32] MSA Read Data 18 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA19              ,0x2150218c) /* [RO][32] MSA Read Data 19 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA20              ,0x21502190) /* [RO][32] MSA Read Data 20 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA21              ,0x21502194) /* [RO][32] MSA Read Data 21 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA22              ,0x21502198) /* [RO][32] MSA Read Data 22 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA23              ,0x2150219c) /* [RO][32] MSA Read Data 23 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA24              ,0x215021a0) /* [RO][32] MSA Read Data 24 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA25              ,0x215021a4) /* [RO][32] MSA Read Data 25 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA26              ,0x215021a8) /* [RO][32] MSA Read Data 26 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA27              ,0x215021ac) /* [RO][32] MSA Read Data 27 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA28              ,0x215021b0) /* [RO][32] MSA Read Data 28 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA29              ,0x215021b4) /* [RO][32] MSA Read Data 29 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA30              ,0x215021b8) /* [RO][32] MSA Read Data 30 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA31              ,0x215021bc) /* [RO][32] MSA Read Data 31 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA32              ,0x215021c0) /* [RO][32] MSA Read Data 32 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA33              ,0x215021c4) /* [RO][32] MSA Read Data 33 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA34              ,0x215021c8) /* [RO][32] MSA Read Data 34 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA35              ,0x215021cc) /* [RO][32] MSA Read Data 35 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA36              ,0x215021d0) /* [RO][32] MSA Read Data 36 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA37              ,0x215021d4) /* [RO][32] MSA Read Data 37 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA38              ,0x215021d8) /* [RO][32] MSA Read Data 38 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA39              ,0x215021dc) /* [RO][32] MSA Read Data 39 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA40              ,0x215021e0) /* [RO][32] MSA Read Data 40 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA41              ,0x215021e4) /* [RO][32] MSA Read Data 41 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA42              ,0x215021e8) /* [RO][32] MSA Read Data 42 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA43              ,0x215021ec) /* [RO][32] MSA Read Data 43 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA44              ,0x215021f0) /* [RO][32] MSA Read Data 44 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA45              ,0x215021f4) /* [RO][32] MSA Read Data 45 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA46              ,0x215021f8) /* [RO][32] MSA Read Data 46 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA47              ,0x215021fc) /* [RO][32] MSA Read Data 47 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA48              ,0x21502200) /* [RO][32] MSA Read Data 48 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA49              ,0x21502204) /* [RO][32] MSA Read Data 49 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA50              ,0x21502208) /* [RO][32] MSA Read Data 50 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA51              ,0x2150220c) /* [RO][32] MSA Read Data 51 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA52              ,0x21502210) /* [RO][32] MSA Read Data 52 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA53              ,0x21502214) /* [RO][32] MSA Read Data 53 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA54              ,0x21502218) /* [RO][32] MSA Read Data 54 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA55              ,0x2150221c) /* [RO][32] MSA Read Data 55 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA56              ,0x21502220) /* [RO][32] MSA Read Data 56 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA57              ,0x21502224) /* [RO][32] MSA Read Data 57 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA58              ,0x21502228) /* [RO][32] MSA Read Data 58 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA59              ,0x2150222c) /* [RO][32] MSA Read Data 59 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA60              ,0x21502230) /* [RO][32] MSA Read Data 60 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA61              ,0x21502234) /* [RO][32] MSA Read Data 61 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA62              ,0x21502238) /* [RO][32] MSA Read Data 62 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MC_MSA_0_MSA_RD_DATA63              ,0x2150223c) /* [RO][32] MSA Read Data 63 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_PRIMARY_REVISION ,0x21520000) /* [RO][32] "Primary revision information" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_SECONDARY_REVISION ,0x21520004) /* [RO][32] "Secondary revision information" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_FEATURE    ,0x21520008) /* [RO][32] "PHY features" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_PLL_STATUS ,0x2152000c) /* [RO][32] PHY PLL status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_VDL_CALIB_STATUS1 ,0x2152006c) /* [RO][32] PHY VDL calibration status register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_VDL_CALIB_STATUS2 ,0x21520070) /* [RO][32] PHY VDL calibration status register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_VDL_MONITOR_STATUS ,0x2152007c) /* [RO][32] PHY VDL delay monitoring status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_VDL_MONITOR_OUT_STATUS ,0x21520088) /* [RO][32] PHY VDL delay monitoring output status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_MODE_REG0  ,0x21520148) /* [RO][32] DDR3/DDR4 Mode Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_MODE_REG1  ,0x2152014c) /* [RO][32] DDR3/DDR4 Mode Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_MODE_REG2  ,0x21520150) /* [RO][32] DDR3/DDR4 Mode Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_MODE_REG3  ,0x21520154) /* [RO][32] DDR3/DDR4 Mode Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_MODE_REG4  ,0x21520158) /* [RO][32] DDR4 Mode Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_MODE_REG5  ,0x2152015c) /* [RO][32] DDR4 Mode Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_MODE_REG6  ,0x21520160) /* [RO][32] DDR4 Mode Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_MODE_REG7  ,0x21520164) /* [RO][32] DDR4 Mode Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_ALERT_STATUS ,0x2152016c) /* [RO][32] DDR4 Alert status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_WRITE_LEVELING_STATUS ,0x21520178) /* [RO][32] Write leveling status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_READ_ENABLE_STATUS ,0x21520180) /* [RO][32] Read enable test cycle status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_VIRTUAL_VTT_STATUS ,0x21520188) /* [RO][32] Virtual VTT Control and Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_0_AC_READBACK ,0x21520208) /* [RO][32] Address and Control Readback register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_DATA ,0x21520498) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_DM_DBI ,0x2152049c) /* [RO][32] Read fifo dm/dbi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS ,0x215204a0) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_0_READ_FIFO_DATA ,0x21520698) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_0_READ_FIFO_DM_DBI ,0x2152069c) /* [RO][32] Read fifo dm/dbi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_0_READ_FIFO_STATUS ,0x215206a0) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_2_0_READ_FIFO_DATA ,0x21520898) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_2_0_READ_FIFO_DM_DBI ,0x2152089c) /* [RO][32] Read fifo dm/dbi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_2_0_READ_FIFO_STATUS ,0x215208a0) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_3_0_READ_FIFO_DATA ,0x21520a98) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_3_0_READ_FIFO_DM_DBI ,0x21520a9c) /* [RO][32] Read fifo dm/dbi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_3_0_READ_FIFO_STATUS ,0x21520aa0) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_STATUS          ,0x21522030) /* [RO][32] PhyBist General Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_CTL_STATUS      ,0x21522034) /* [RO][32] PhyBist Per-Bit Control Pad Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL0_STATUS      ,0x21522038) /* [RO][32] PhyBist Byte Lane #0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL1_STATUS      ,0x2152203c) /* [RO][32] PhyBist Byte Lane #1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL2_STATUS      ,0x21522040) /* [RO][32] PhyBist Byte Lane #2 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL3_STATUS      ,0x21522044) /* [RO][32] PhyBist Byte Lane #3 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_CORE_REV_ID       ,0x21530000) /* [RO][32] Core Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS      ,0x21530008) /* [RO][32] Core Options Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_SPARE_2           ,0x21530010) /* [RO][32] Spare Register 2 (RO) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_REV_ID                ,0x21530400) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_MAIN             ,0x21530440) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_WORDS_WRITTEN    ,0x21530444) /* [RO][32] Status Count of Native Words Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_WORDS_READ       ,0x21530448) /* [RO][32] Status Count of Native Words Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_COUNT      ,0x2153044c) /* [RO][32] Total Bit Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS       ,0x21530450) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 0 to 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS_HI    ,0x21530454) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 4 to 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS_EX    ,0x21530458) /* [RO][32] Per Bit Lane Error Flags for Byte Lane 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ADDR_LAST        ,0x2153045c) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ADDR_LAST_EXT    ,0x21530460) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_CLOCK_CYCLES     ,0x21530464) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_DEBUG            ,0x2153046c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_0_STAT_LO    ,0x21530580) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_0_STAT_HI    ,0x21530584) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_1_STAT_LO    ,0x21530588) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_1_STAT_HI    ,0x2153058c) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_2_STAT_LO    ,0x21530590) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_2_STAT_HI    ,0x21530594) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_3_STAT_LO    ,0x21530598) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_3_STAT_HI    ,0x2153059c) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_4_STAT_LO    ,0x215305a0) /* [RO][32] Byte Lane 4 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_4_STAT_HI    ,0x215305a4) /* [RO][32] Byte Lane 4 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_5_STAT_LO    ,0x215305a8) /* [RO][32] Byte Lane 5 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_5_STAT_HI    ,0x215305ac) /* [RO][32] Byte Lane 5 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_6_STAT_LO    ,0x215305b0) /* [RO][32] Byte Lane 6 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_6_STAT_HI    ,0x215305b4) /* [RO][32] Byte Lane 6 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_7_STAT_LO    ,0x215305b8) /* [RO][32] Byte Lane 7 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_7_STAT_HI    ,0x215305bc) /* [RO][32] Byte Lane 7 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_8_STAT_LO    ,0x215305c0) /* [RO][32] Byte Lane 8 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_8_STAT_HI    ,0x215305c4) /* [RO][32] Byte Lane 8 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_REV_ID                ,0x21530800) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_MAIN             ,0x21530840) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_WORDS_WRITTEN    ,0x21530844) /* [RO][32] Status Count of Native Words Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_WORDS_READ       ,0x21530848) /* [RO][32] Status Count of Native Words Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_COUNT      ,0x2153084c) /* [RO][32] Total Bit Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS       ,0x21530850) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 0 to 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS_HI    ,0x21530854) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 4 to 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS_EX    ,0x21530858) /* [RO][32] Per Bit Lane Error Flags for Byte Lane 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ADDR_LAST        ,0x2153085c) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ADDR_LAST_EXT    ,0x21530860) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_CLOCK_CYCLES     ,0x21530864) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_DEBUG            ,0x2153086c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_0_STAT_LO    ,0x21530980) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_0_STAT_HI    ,0x21530984) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_1_STAT_LO    ,0x21530988) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_1_STAT_HI    ,0x2153098c) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_2_STAT_LO    ,0x21530990) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_2_STAT_HI    ,0x21530994) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_3_STAT_LO    ,0x21530998) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_3_STAT_HI    ,0x2153099c) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_4_STAT_LO    ,0x215309a0) /* [RO][32] Byte Lane 4 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_4_STAT_HI    ,0x215309a4) /* [RO][32] Byte Lane 4 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_5_STAT_LO    ,0x215309a8) /* [RO][32] Byte Lane 5 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_5_STAT_HI    ,0x215309ac) /* [RO][32] Byte Lane 5 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_6_STAT_LO    ,0x215309b0) /* [RO][32] Byte Lane 6 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_6_STAT_HI    ,0x215309b4) /* [RO][32] Byte Lane 6 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_7_STAT_LO    ,0x215309b8) /* [RO][32] Byte Lane 7 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_7_STAT_HI    ,0x215309bc) /* [RO][32] Byte Lane 7 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_8_STAT_LO    ,0x215309c0) /* [RO][32] Byte Lane 8 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_8_STAT_HI    ,0x215309c4) /* [RO][32] Byte Lane 8 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_MBX_STAT                 ,0x21532018) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_CPU_PC                   ,0x21532024) /* [RO][32] Mailbox status flags */

/* End of File */
