

================================================================
== Vivado HLS Report for 'fast_accel'
================================================================
* Date:           Thu Apr 23 12:11:05 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.117 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+----------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline |
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type   |
    +---------+----------+-----------+-----------+---------+----------+----------+
    |  8361898|  16785416| 83.619 ms | 0.168 sec |  8361898|  16785407| dataflow |
    +---------+----------+-----------+-----------+---------+----------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |                         |                      |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
        |         Instance        |        Module        |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
        +-------------------------+----------------------+---------+----------+-----------+-----------+---------+----------+---------+
        |fast_U0                  |fast                  |  8361897|   8361897| 83.619 ms | 83.619 ms |  8361897|   8361897|   none  |
        |xfMat2axis_U0            |xfMat2axis            |        1|  16785406| 10.000 ns | 0.168 sec |        1|  16785406|   none  |
        |axis2xfMat_U0            |axis2xfMat            |        1|  16781311| 10.000 ns | 0.168 sec |        1|  16781311|   none  |
        |Block_Mat_exit73_pro_U0  |Block_Mat_exit73_pro  |        0|         0|    0 ns   |    0 ns   |        0|         0|   none  |
        +-------------------------+----------------------+---------+----------+-----------+-----------+---------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     12|    -|
|FIFO             |        1|      -|      78|    323|    -|
|Instance         |       20|      -|    6262|   6652|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     12|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       21|      0|    6346|   6999|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      0|       5|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+------+------+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------+---------------------------+---------+-------+------+------+-----+
    |Block_Mat_exit73_pro_U0      |Block_Mat_exit73_pro       |        0|      0|     3|    22|    0|
    |axis2xfMat_U0                |axis2xfMat                 |        0|      0|    77|    79|    0|
    |fast_U0                      |fast                       |       20|      0|  5902|  6133|    0|
    |fast_accel_AXILiteS_s_axi_U  |fast_accel_AXILiteS_s_axi  |        0|      0|   182|   296|    0|
    |xfMat2axis_U0                |xfMat2axis                 |        0|      0|    98|   122|    0|
    +-----------------------------+---------------------------+---------+-------+------+------+-----+
    |Total                        |                           |       20|      0|  6262|  6652|    0|
    +-----------------------------+---------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |dst_mat_data_V_U          |        0|  10|   0|    -|   150|    1|      150|
    |src_cols_cast2_loc_c_1_U  |        0|   5|   0|    -|     3|   12|       36|
    |src_cols_cast2_loc_c_U    |        0|   5|   0|    -|     2|   12|       24|
    |src_mat_cols_c_U          |        0|   5|   0|    -|     3|   32|       96|
    |src_mat_data_V_U          |        1|  33|   0|    -|   150|    8|     1200|
    |src_mat_rows_c_U          |        0|   5|   0|    -|     3|   32|       96|
    |src_rows_cast1_loc_c_1_U  |        0|   5|   0|    -|     3|   12|       36|
    |src_rows_cast1_loc_c_U    |        0|   5|   0|    -|     2|   12|       24|
    |threshold_c_U             |        0|   5|   0|    -|     3|   32|       96|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        1|  78|   0|    0|   319|  153|     1758|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_Mat_exit73_pro_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |axis2xfMat_U0_ap_ready_count              |     +    |      0|  0|   3|           2|           1|
    |Block_Mat_exit73_pro_U0_ap_start          |    and   |      0|  0|   1|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   1|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   1|           1|           1|
    |axis2xfMat_U0_ap_start                    |    and   |      0|  0|   1|           1|           1|
    |ap_sync_Block_Mat_exit73_pro_U0_ap_ready  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_axis2xfMat_U0_ap_ready            |    or    |      0|  0|   1|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  12|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Block_Mat_exit73_pro_U0_ap_ready_count        |   3|          2|    2|          4|
    |ap_sync_reg_Block_Mat_exit73_pro_U0_ap_ready  |   3|          2|    1|          2|
    |ap_sync_reg_axis2xfMat_U0_ap_ready            |   3|          2|    1|          2|
    |axis2xfMat_U0_ap_ready_count                  |   3|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  12|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |Block_Mat_exit73_pro_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Block_Mat_exit73_pro_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_axis2xfMat_U0_ap_ready            |  1|   0|    1|          0|
    |axis2xfMat_U0_ap_ready_count                  |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  fast_accel  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  fast_accel  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  fast_accel  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  fast_accel  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  fast_accel  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  fast_accel  | return value |
|src_TDATA               |  in |   24|    axis    |  src_data_V  |    pointer   |
|src_TVALID              |  in |    1|    axis    |  src_data_V  |    pointer   |
|src_TREADY              | out |    1|    axis    |  src_data_V  |    pointer   |
|src_TLAST               |  in |    1|    axis    |  src_last_V  |    pointer   |
|dst_TDATA               | out |   24|    axis    |  dst_data_V  |    pointer   |
|dst_TLAST               | out |    1|    axis    |  dst_last_V  |    pointer   |
|dst_TVALID              | out |    1|    axis    |  dst_last_V  |    pointer   |
|dst_TREADY              |  in |    1|    axis    |  dst_last_V  |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%threshold_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %threshold)"   --->   Operation 9 'read' 'threshold_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%src_cols_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %src_cols)"   --->   Operation 10 'read' 'src_cols_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%src_rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %src_rows)"   --->   Operation 11 'read' 'src_rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_cols_cast2_loc_c_1 = alloca i12, align 2"   --->   Operation 12 'alloca' 'src_cols_cast2_loc_c_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_rows_cast1_loc_c_1 = alloca i12, align 2"   --->   Operation 13 'alloca' 'src_rows_cast1_loc_c_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%threshold_c = alloca i32, align 4" [xf_fast_accel.cpp:40]   --->   Operation 14 'alloca' 'threshold_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_cols_cast2_loc_c = alloca i12, align 2"   --->   Operation 15 'alloca' 'src_cols_cast2_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_rows_cast1_loc_c = alloca i12, align 2"   --->   Operation 16 'alloca' 'src_rows_cast1_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_mat_cols_c = alloca i32, align 4"   --->   Operation 17 'alloca' 'src_mat_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_mat_rows_c = alloca i32, align 4"   --->   Operation 18 'alloca' 'src_mat_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%src_mat_data_V = alloca i8, align 1" [xf_fast_accel.cpp:51]   --->   Operation 19 'alloca' 'src_mat_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dst_mat_data_V = alloca i1, align 1" [xf_fast_accel.cpp:52]   --->   Operation 20 'alloca' 'dst_mat_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 150> <FIFO>
ST_1 : Operation 21 [1/1] (3.40ns)   --->   "call fastcc void @Block_Mat.exit73_pro(i32 %src_rows_read, i32 %src_cols_read, i32 %threshold_read, i32* %src_mat_rows_c, i32* %src_mat_cols_c, i12* %src_rows_cast1_loc_c, i12* %src_cols_cast2_loc_c, i32* %threshold_c)" [xf_fast_accel.cpp:40]   --->   Operation 21 'call' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @axis2xfMat(i24* %src_data_V, i8* %src_mat_data_V, i12* %src_rows_cast1_loc_c, i12* %src_cols_cast2_loc_c, i12* %src_rows_cast1_loc_c_1, i12* %src_cols_cast2_loc_c_1)" [xf_fast_accel.cpp:65]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @axis2xfMat(i24* %src_data_V, i8* %src_mat_data_V, i12* %src_rows_cast1_loc_c, i12* %src_cols_cast2_loc_c, i12* %src_rows_cast1_loc_c_1, i12* %src_cols_cast2_loc_c_1)" [xf_fast_accel.cpp:65]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @fast(i32* %src_mat_rows_c, i32* %src_mat_cols_c, i8* %src_mat_data_V, i1* %dst_mat_data_V, i32* %threshold_c)" [xf_fast_accel.cpp:68]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @fast(i32* %src_mat_rows_c, i32* %src_mat_cols_c, i8* %src_mat_data_V, i1* %dst_mat_data_V, i32* %threshold_c)" [xf_fast_accel.cpp:68]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @xfMat2axis(i1* %dst_mat_data_V, i24* %dst_data_V, i1* %dst_last_V, i12* %src_rows_cast1_loc_c_1, i12* %src_cols_cast2_loc_c_1)" [xf_fast_accel.cpp:71]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [1/2] (0.00ns)   --->   "call fastcc void @xfMat2axis(i1* %dst_mat_data_V, i24* %dst_data_V, i1* %dst_last_V, i12* %src_rows_cast1_loc_c_1, i12* %src_cols_cast2_loc_c_1)" [xf_fast_accel.cpp:71]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:60]   --->   Operation 28 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %src_data_V), !map !200"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_last_V), !map !204"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %dst_data_V), !map !208"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_last_V), !map !212"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %src_rows), !map !216"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %src_cols), !map !222"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %threshold), !map !226"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %unused), !map !230"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @fast_accel_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @src_mat_OC_data_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 150, i32 8294400, i8* %src_mat_data_V, i8* %src_mat_data_V)"   --->   Operation 38 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @dst_mat_OC_data_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 150, i32 8294400, i1* %dst_mat_data_V, i1* %dst_mat_data_V)"   --->   Operation 40 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %dst_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_data_V, i1* %src_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:42]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_data_V, i1* %dst_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:43]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %src_rows, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:44]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %src_cols, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:45]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %threshold, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:46]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %threshold, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:47]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %unused, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:48]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @src_mat_OC_rows_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %src_mat_rows_c, i32* %src_mat_rows_c)"   --->   Operation 49 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_mat_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @src_mat_OC_cols_c_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %src_mat_cols_c, i32* %src_mat_cols_c)"   --->   Operation 51 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_mat_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @src_rows_OC_cast1_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %src_rows_cast1_loc_c, i12* %src_rows_cast1_loc_c)"   --->   Operation 53 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_rows_cast1_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @src_cols_OC_cast2_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i12* %src_cols_cast2_loc_c, i12* %src_cols_cast2_loc_c)"   --->   Operation 55 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_cols_cast2_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @threshold_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %threshold_c, i32* %threshold_c)" [xf_fast_accel.cpp:40]   --->   Operation 57 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %threshold_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [xf_fast_accel.cpp:40]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @src_rows_OC_cast1_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i12* %src_rows_cast1_loc_c_1, i12* %src_rows_cast1_loc_c_1)"   --->   Operation 59 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_rows_cast1_loc_c_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @src_cols_OC_cast2_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i12* %src_cols_cast2_loc_c_1, i12* %src_cols_cast2_loc_c_1)"   --->   Operation 61 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_cols_cast2_loc_c_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @src_mat_OC_data_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 150, i32 8294400, i8* %src_mat_data_V, i8* %src_mat_data_V)"   --->   Operation 63 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @dst_mat_OC_data_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 150, i32 8294400, i1* %dst_mat_data_V, i1* %dst_mat_data_V)"   --->   Operation 65 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %dst_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [xf_fast_accel.cpp:74]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_last_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unused]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
threshold_read            (read                ) [ 000000000]
src_cols_read             (read                ) [ 000000000]
src_rows_read             (read                ) [ 000000000]
src_cols_cast2_loc_c_1    (alloca              ) [ 001111111]
src_rows_cast1_loc_c_1    (alloca              ) [ 001111111]
threshold_c               (alloca              ) [ 011111111]
src_cols_cast2_loc_c      (alloca              ) [ 011111111]
src_rows_cast1_loc_c      (alloca              ) [ 011111111]
src_mat_cols_c            (alloca              ) [ 011111111]
src_mat_rows_c            (alloca              ) [ 011111111]
src_mat_data_V            (alloca              ) [ 001111111]
dst_mat_data_V            (alloca              ) [ 001111111]
call_ln40                 (call                ) [ 000000000]
call_ln65                 (call                ) [ 000000000]
call_ln68                 (call                ) [ 000000000]
call_ln71                 (call                ) [ 000000000]
specdataflowpipeline_ln60 (specdataflowpipeline) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
spectopmodule_ln0         (spectopmodule       ) [ 000000000]
empty                     (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_22                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln42        (specinterface       ) [ 000000000]
specinterface_ln43        (specinterface       ) [ 000000000]
specinterface_ln44        (specinterface       ) [ 000000000]
specinterface_ln45        (specinterface       ) [ 000000000]
specinterface_ln46        (specinterface       ) [ 000000000]
specinterface_ln47        (specinterface       ) [ 000000000]
specinterface_ln48        (specinterface       ) [ 000000000]
empty_23                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_24                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_25                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_26                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_27                  (specchannel         ) [ 000000000]
specinterface_ln40        (specinterface       ) [ 000000000]
empty_28                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_29                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_30                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_31                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
ret_ln74                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="threshold">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="unused">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unused"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_Mat.exit73_pro"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis2xfMat"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2axis"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fast_accel_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_OC_data_OC_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_mat_OC_data_OC_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_OC_rows_c_st"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_OC_cols_c_st"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_OC_cast1_OC_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_OC_cast2_OC_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_c_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_OC_cast1_OC"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_OC_cast2_OC"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_OC_data_OC_V_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_mat_OC_data_OC_V_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="src_cols_cast2_loc_c_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_cast2_loc_c_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="src_rows_cast1_loc_c_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_cast1_loc_c_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="threshold_c_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="threshold_c/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_cols_cast2_loc_c_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_cols_cast2_loc_c/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_rows_cast1_loc_c_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_rows_cast1_loc_c/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="src_mat_cols_c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_mat_cols_c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_mat_rows_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_mat_rows_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_mat_data_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_mat_data_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dst_mat_data_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_mat_data_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="threshold_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="src_cols_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="src_rows_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="3"/>
<pin id="145" dir="0" index="2" bw="32" slack="3"/>
<pin id="146" dir="0" index="3" bw="8" slack="3"/>
<pin id="147" dir="0" index="4" bw="1" slack="3"/>
<pin id="148" dir="0" index="5" bw="32" slack="3"/>
<pin id="149" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_xfMat2axis_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="5"/>
<pin id="154" dir="0" index="2" bw="24" slack="0"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="0" index="4" bw="12" slack="5"/>
<pin id="157" dir="0" index="5" bw="12" slack="5"/>
<pin id="158" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_axis2xfMat_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="1"/>
<pin id="166" dir="0" index="3" bw="12" slack="1"/>
<pin id="167" dir="0" index="4" bw="12" slack="1"/>
<pin id="168" dir="0" index="5" bw="12" slack="1"/>
<pin id="169" dir="0" index="6" bw="12" slack="1"/>
<pin id="170" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="call_ln40_Block_Mat_exit73_pro_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="32" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="32" slack="0"/>
<pin id="180" dir="0" index="6" bw="12" slack="0"/>
<pin id="181" dir="0" index="7" bw="12" slack="0"/>
<pin id="182" dir="0" index="8" bw="32" slack="0"/>
<pin id="183" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="src_cols_cast2_loc_c_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="1"/>
<pin id="190" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_cols_cast2_loc_c_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="src_rows_cast1_loc_c_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="1"/>
<pin id="196" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_cast1_loc_c_1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="threshold_c_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="threshold_c "/>
</bind>
</comp>

<comp id="206" class="1005" name="src_cols_cast2_loc_c_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="src_cols_cast2_loc_c "/>
</bind>
</comp>

<comp id="212" class="1005" name="src_rows_cast1_loc_c_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="src_rows_cast1_loc_c "/>
</bind>
</comp>

<comp id="218" class="1005" name="src_mat_cols_c_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_mat_cols_c "/>
</bind>
</comp>

<comp id="224" class="1005" name="src_mat_rows_c_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_mat_rows_c "/>
</bind>
</comp>

<comp id="230" class="1005" name="src_mat_data_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_mat_data_V "/>
</bind>
</comp>

<comp id="236" class="1005" name="dst_mat_data_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="3"/>
<pin id="238" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="dst_mat_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="136" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="186"><net_src comp="130" pin="2"/><net_sink comp="173" pin=2"/></net>

<net id="187"><net_src comp="124" pin="2"/><net_sink comp="173" pin=3"/></net>

<net id="191"><net_src comp="88" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="151" pin=5"/></net>

<net id="197"><net_src comp="92" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="203"><net_src comp="96" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="173" pin=8"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="209"><net_src comp="100" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="173" pin=7"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="215"><net_src comp="104" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="221"><net_src comp="108" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="227"><net_src comp="112" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="233"><net_src comp="116" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="142" pin=3"/></net>

<net id="239"><net_src comp="120" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="151" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_V | {6 7 }
	Port: dst_last_V | {6 7 }
 - Input state : 
	Port: fast_accel : src_data_V | {2 3 }
	Port: fast_accel : src_rows | {1 }
	Port: fast_accel : src_cols | {1 }
	Port: fast_accel : threshold | {1 }
  - Chain level:
	State 1
		call_ln40 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |            grp_fast_fu_142            |    20   |  40.449 |   3258  |   4055  |    0    |
|   call   |         grp_xfMat2axis_fu_151         |    0    |  0.466  |   126   |    98   |    0    |
|          |         grp_axis2xfMat_fu_162         |    0    |    0    |    82   |    34   |    0    |
|          | call_ln40_Block_Mat_exit73_pro_fu_173 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |       threshold_read_read_fu_124      |    0    |    0    |    0    |    0    |    0    |
|   read   |       src_cols_read_read_fu_130       |    0    |    0    |    0    |    0    |    0    |
|          |       src_rows_read_read_fu_136       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                       |    20   |  40.915 |   3466  |   4187  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    dst_mat_data_V_reg_236    |    1   |
|src_cols_cast2_loc_c_1_reg_188|   12   |
| src_cols_cast2_loc_c_reg_206 |   12   |
|    src_mat_cols_c_reg_218    |   32   |
|    src_mat_data_V_reg_230    |    8   |
|    src_mat_rows_c_reg_224    |   32   |
|src_rows_cast1_loc_c_1_reg_194|   12   |
| src_rows_cast1_loc_c_reg_212 |   12   |
|      threshold_c_reg_200     |   32   |
+------------------------------+--------+
|             Total            |   153  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   20   |   40   |  3466  |  4187  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   153  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   20   |   40   |  3619  |  4187  |    0   |
+-----------+--------+--------+--------+--------+--------+
