<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN Docs: srsran::pdcch_processor::coreset_description Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">srsRAN Docs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d9/def/namespacesrsran.html">srsran</a></li><li class="navelem"><a class="el" href="../../d9/d64/classsrsran_1_1pdcch__processor.html">pdcch_processor</a></li><li class="navelem"><a class="el" href="../../d8/dca/structsrsran_1_1pdcch__processor_1_1coreset__description.html">coreset_description</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="../../d4/dc2/structsrsran_1_1pdcch__processor_1_1coreset__description-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">srsran::pdcch_processor::coreset_description Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Describes CORESET parameters.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d8/d7e/pdcch__processor_8h_source.html">pdcch_processor.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for srsran::pdcch_processor::coreset_description:</div>
<div class="dyncontent">
<div class="center"><img src="../../d0/d07/structsrsran_1_1pdcch__processor_1_1coreset__description__coll__graph.png" border="0" usemap="#asrsran_1_1pdcch__processor_1_1coreset__description_coll__map" alt="Collaboration graph"/></div>
<map name="asrsran_1_1pdcch__processor_1_1coreset__description_coll__map" id="asrsran_1_1pdcch__processor_1_1coreset__description_coll__map">
<area shape="rect" title="Describes CORESET parameters." alt="" coords="131,903,302,983"/>
<area shape="rect" href="../../d0/d1d/classunsigned.html" title=" " alt="" coords="5,552,79,617"/>
<area shape="poly" title=" " alt="" coords="38,618,32,672,31,740,35,776,43,812,55,846,73,877,93,897,118,913,115,917,90,901,69,880,50,848,37,813,29,777,25,740,26,671,33,617"/>
<area shape="rect" href="../../d4/dae/classsrsran_1_1bounded__bitset.html" title=" " alt="" coords="103,417,330,752"/>
<area shape="poly" title=" " alt="" coords="219,752,219,886,214,886,214,752"/>
<area shape="rect" href="../../d4/dae/classsrsran_1_1bounded__bitset.html" title="Represents a dynamically&#45;sized bitset with an upper bound capacity of N bits." alt="" coords="121,5,312,325"/>
<area shape="poly" title=" " alt="" coords="219,339,219,417,214,417,214,339"/>
<area shape="rect" title=" " alt="" coords="354,552,538,617"/>
<area shape="poly" title=" " alt="" coords="450,618,447,673,437,742,428,779,415,815,397,849,375,880,349,903,319,919,316,915,346,899,371,877,393,847,410,813,423,777,432,741,442,672,444,617"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a94d2af3c4ca105077943fb6d4aa8381a" id="r_a94d2af3c4ca105077943fb6d4aa8381a"><td class="memItemLeft" align="right" valign="top"><a id="a94d2af3c4ca105077943fb6d4aa8381a" name="a94d2af3c4ca105077943fb6d4aa8381a"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>bwp_size_rb</b></td></tr>
<tr class="memdesc:a94d2af3c4ca105077943fb6d4aa8381a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of contiguous PRBs allocated to the BWP {1, ..., 275}. <br /></td></tr>
<tr class="separator:a94d2af3c4ca105077943fb6d4aa8381a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cbd96c94e2c291acfc8ae6170c5f31" id="r_a59cbd96c94e2c291acfc8ae6170c5f31"><td class="memItemLeft" align="right" valign="top"><a id="a59cbd96c94e2c291acfc8ae6170c5f31" name="a59cbd96c94e2c291acfc8ae6170c5f31"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>bwp_start_rb</b></td></tr>
<tr class="memdesc:a59cbd96c94e2c291acfc8ae6170c5f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">BWP start RB index from Point A {0, ..., 274}. <br /></td></tr>
<tr class="separator:a59cbd96c94e2c291acfc8ae6170c5f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a61152e3e0d305128c294e6bb06a43" id="r_ac1a61152e3e0d305128c294e6bb06a43"><td class="memItemLeft" align="right" valign="top"><a id="ac1a61152e3e0d305128c294e6bb06a43" name="ac1a61152e3e0d305128c294e6bb06a43"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>start_symbol_index</b></td></tr>
<tr class="memdesc:ac1a61152e3e0d305128c294e6bb06a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starting OFDM symbol for the CORESET. <br /></td></tr>
<tr class="separator:ac1a61152e3e0d305128c294e6bb06a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7c1845f2653339071f36f18b804c58" id="r_a7a7c1845f2653339071f36f18b804c58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a7c1845f2653339071f36f18b804c58">duration</a></td></tr>
<tr class="separator:a7a7c1845f2653339071f36f18b804c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39aa11673e11a665fbb5eedc24c525a2" id="r_a39aa11673e11a665fbb5eedc24c525a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/def/namespacesrsran.html#aacfdd174d7a6769971830627ec8a418f">freq_resource_bitmap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39aa11673e11a665fbb5eedc24c525a2">frequency_resources</a></td></tr>
<tr class="memdesc:a39aa11673e11a665fbb5eedc24c525a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency domain resources.  <br /></td></tr>
<tr class="separator:a39aa11673e11a665fbb5eedc24c525a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5b3ec9fc7bc23b9e62d5d8795a85fa" id="r_afe5b3ec9fc7bc23b9e62d5d8795a85fa"><td class="memItemLeft" align="right" valign="top"><a id="afe5b3ec9fc7bc23b9e62d5d8795a85fa" name="afe5b3ec9fc7bc23b9e62d5d8795a85fa"></a>
<a class="el" href="../../d9/d64/classsrsran_1_1pdcch__processor.html#aef755c37fa33b634f70a9782933d7c58">cce_to_reg_mapping_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cce_to_reg_mapping</b></td></tr>
<tr class="memdesc:afe5b3ec9fc7bc23b9e62d5d8795a85fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCE-to-REG mapping. <br /></td></tr>
<tr class="separator:afe5b3ec9fc7bc23b9e62d5d8795a85fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8abb79c657a0a32771133bf8a5f73fa1" id="r_a8abb79c657a0a32771133bf8a5f73fa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8abb79c657a0a32771133bf8a5f73fa1">reg_bundle_size</a></td></tr>
<tr class="memdesc:a8abb79c657a0a32771133bf8a5f73fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of REGs in a bundle. Corresponds to parameter <picture><source srcset="../../form_44_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$L$" src="../../form_44.png"/></picture> in TS38.211 7.3.2.2.  <br /></td></tr>
<tr class="separator:a8abb79c657a0a32771133bf8a5f73fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d51842bae5155a45b7cb00789033983" id="r_a2d51842bae5155a45b7cb00789033983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d51842bae5155a45b7cb00789033983">interleaver_size</a></td></tr>
<tr class="memdesc:a2d51842bae5155a45b7cb00789033983"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CCE-to-REG interleaver size. Corresponds to parameter <picture><source srcset="../../form_45_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$R$" src="../../form_45.png"/></picture> in TS38.211 7.3.2.2.  <br /></td></tr>
<tr class="separator:a2d51842bae5155a45b7cb00789033983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f9088877f2b35d4273479f9e6e891f" id="r_a97f9088877f2b35d4273479f9e6e891f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97f9088877f2b35d4273479f9e6e891f">shift_index</a></td></tr>
<tr class="memdesc:a97f9088877f2b35d4273479f9e6e891f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift index <picture><source srcset="../../form_46_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$n_{shift}$" src="../../form_46.png"/></picture> in TS38.211 Section 7.3.2.2.  <br /></td></tr>
<tr class="separator:a97f9088877f2b35d4273479f9e6e891f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Describes CORESET parameters. </p>
<p>Provides the Control Resource Set (CORESET, TS38.331 <code>ControlResourceSet</code> for more information) related parameters common for up to <code>MAX_NOF_DCI</code> Downlink Control Information (DCI) transmissions.</p>
<p>For <code>controlResourceSetZero</code> (CORESET 0, TS38.213 Section 13 for more information) there are some exceptions:</p><ul>
<li><code>cce_to_reg_mapping_type</code> shall be set to <code>CORESET0</code>.</li>
<li><code>bwp_start_rb</code> and <code>bwp_size_rb</code> indicate the CORESET start point and contiguous resource blocks.</li>
<li><code>shift_index</code> shall be equal to the physical cell identifier {0...1007}.</li>
<li><code>cce_to_reg_mapping_type</code>, <code>frequency_resources</code>, <code>reg_bundle_size</code>, <code>interleaver_size</code> are ignored. </li>
</ul>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a7a7c1845f2653339071f36f18b804c58" name="a7a7c1845f2653339071f36f18b804c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7c1845f2653339071f36f18b804c58">&#9670;&#160;</a></span>duration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::pdcch_processor::coreset_description::duration</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Contiguous time duration of the CORESET in number of symbols {1,2,3}. Corresponds to L1 parameter <picture><source srcset="../../form_42_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$N^{CORESET}_{symb}$" src="../../form_42.png"/></picture> as per RS 38.211 Section 7.3.2.2. </p>

</div>
</div>
<a id="a39aa11673e11a665fbb5eedc24c525a2" name="a39aa11673e11a665fbb5eedc24c525a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39aa11673e11a665fbb5eedc24c525a2">&#9670;&#160;</a></span>frequency_resources</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/def/namespacesrsran.html#aacfdd174d7a6769971830627ec8a418f">freq_resource_bitmap</a> srsran::pdcch_processor::coreset_description::frequency_resources</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency domain resources. </p>
<p>This is a bitmap defining non-overlapping groups of 6 PRBs in ascending order. Defined as <picture><source srcset="../../form_43_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$N_{CORESET}^RB$" src="../../form_43.png"/></picture> as per TS38.211 Section 7.3.2.2. </p>

</div>
</div>
<a id="a2d51842bae5155a45b7cb00789033983" name="a2d51842bae5155a45b7cb00789033983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d51842bae5155a45b7cb00789033983">&#9670;&#160;</a></span>interleaver_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::pdcch_processor::coreset_description::interleaver_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The CCE-to-REG interleaver size. Corresponds to parameter <picture><source srcset="../../form_45_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$R$" src="../../form_45.png"/></picture> in TS38.211 7.3.2.2. </p>
<p>Ignored for <code>cce_to_reg_mapping_type</code> set to <code>INTERLEAVED</code> or <code>CORESET0</code>. It must be {2,3,6}. </p>

</div>
</div>
<a id="a8abb79c657a0a32771133bf8a5f73fa1" name="a8abb79c657a0a32771133bf8a5f73fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8abb79c657a0a32771133bf8a5f73fa1">&#9670;&#160;</a></span>reg_bundle_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::pdcch_processor::coreset_description::reg_bundle_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of REGs in a bundle. Corresponds to parameter <picture><source srcset="../../form_44_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$L$" src="../../form_44.png"/></picture> in TS38.211 7.3.2.2. </p>
<p>Ignored for <code>cce_to_reg_mapping_type</code> set to <code>INTERLEAVED</code> or <code>CORESET0</code>. It must be:</p><ul>
<li>{2,6} for duration of 1 or 2 symbols, and</li>
<li>{3,6} for duration of 3 symbols. </li>
</ul>

</div>
</div>
<a id="a97f9088877f2b35d4273479f9e6e891f" name="a97f9088877f2b35d4273479f9e6e891f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f9088877f2b35d4273479f9e6e891f">&#9670;&#160;</a></span>shift_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::pdcch_processor::coreset_description::shift_index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift index <picture><source srcset="../../form_46_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$n_{shift}$" src="../../form_46.png"/></picture> in TS38.211 Section 7.3.2.2. </p>
<p>The value is:</p><ul>
<li>set to the physical cell identifier for a transmission in CORESET0,</li>
<li>ignored for non-interleaved mapping, and</li>
<li>set to {0,275} for non-interleaved CCE-to-REG mapping. </li>
</ul>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/srsran/phy/upper/channel_processors/<a class="el" href="../../d8/d7e/pdcch__processor_8h_source.html">pdcch_processor.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
