#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Dec 13 18:15:40 2019
# Process ID: 6452
# Current directory: /home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1
# Command line: vivado -log soc_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_wrapper.tcl -notrace
# Log file: /home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/soc_wrapper.vdi
# Journal file: /home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rouholla/myData/apps_install_path/xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1584.023 ; gain = 53.562 ; free physical = 12909 ; free virtual = 14776
Command: link_design -top soc_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.dcp' for cell 'soc_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_0/soc_proc_sys_reset_0_0.dcp' for cell 'soc_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_1/soc_proc_sys_reset_0_1.dcp' for cell 'soc_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_2/soc_proc_sys_reset_0_2.dcp' for cell 'soc_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_3/soc_proc_sys_reset_0_3.dcp' for cell 'soc_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_4/soc_proc_sys_reset_0_4.dcp' for cell 'soc_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_zynq_ultra_ps_e_0_0/soc_zynq_ultra_ps_e_0_0.dcp' for cell 'soc_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2401.797 ; gain = 0.000 ; free physical = 12277 ; free virtual = 14148
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. soc_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'soc_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_zynq_ultra_ps_e_0_0/soc_zynq_ultra_ps_e_0_0.xdc] for cell 'soc_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_zynq_ultra_ps_e_0_0/soc_zynq_ultra_ps_e_0_0.xdc] for cell 'soc_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0_board.xdc] for cell 'soc_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0_board.xdc] for cell 'soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.xdc] for cell 'soc_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.777 ; gain = 329.781 ; free physical = 11434 ; free virtual = 13309
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.xdc] for cell 'soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_0/soc_proc_sys_reset_0_0_board.xdc] for cell 'soc_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_0/soc_proc_sys_reset_0_0_board.xdc] for cell 'soc_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_0/soc_proc_sys_reset_0_0.xdc] for cell 'soc_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_0/soc_proc_sys_reset_0_0.xdc] for cell 'soc_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_1/soc_proc_sys_reset_0_1_board.xdc] for cell 'soc_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_1/soc_proc_sys_reset_0_1_board.xdc] for cell 'soc_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_1/soc_proc_sys_reset_0_1.xdc] for cell 'soc_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_1/soc_proc_sys_reset_0_1.xdc] for cell 'soc_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_2/soc_proc_sys_reset_0_2_board.xdc] for cell 'soc_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_2/soc_proc_sys_reset_0_2_board.xdc] for cell 'soc_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_2/soc_proc_sys_reset_0_2.xdc] for cell 'soc_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_2/soc_proc_sys_reset_0_2.xdc] for cell 'soc_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_3/soc_proc_sys_reset_0_3_board.xdc] for cell 'soc_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_3/soc_proc_sys_reset_0_3_board.xdc] for cell 'soc_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_3/soc_proc_sys_reset_0_3.xdc] for cell 'soc_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_3/soc_proc_sys_reset_0_3.xdc] for cell 'soc_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_4/soc_proc_sys_reset_0_4_board.xdc] for cell 'soc_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_4/soc_proc_sys_reset_0_4_board.xdc] for cell 'soc_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_4/soc_proc_sys_reset_0_4.xdc] for cell 'soc_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.srcs/sources_1/bd/soc/ip/soc_proc_sys_reset_0_4/soc_proc_sys_reset_0_4.xdc] for cell 'soc_i/proc_sys_reset_4/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.840 ; gain = 0.000 ; free physical = 11424 ; free virtual = 13306
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 3256.840 ; gain = 1672.816 ; free physical = 11424 ; free virtual = 13306
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3256.840 ; gain = 0.000 ; free physical = 11417 ; free virtual = 13300

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ef871038

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3256.840 ; gain = 0.000 ; free physical = 11415 ; free virtual = 13299

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 31 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 161475fd1

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3328.293 ; gain = 0.000 ; free physical = 11271 ; free virtual = 13155
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 285 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 116e29138

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3328.293 ; gain = 0.000 ; free physical = 11271 ; free virtual = 13155
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c558dc18

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3328.293 ; gain = 0.000 ; free physical = 11271 ; free virtual = 13155
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 354 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: c558dc18

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3328.293 ; gain = 0.000 ; free physical = 11271 ; free virtual = 13155
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c558dc18

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3328.293 ; gain = 0.000 ; free physical = 11271 ; free virtual = 13155
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c558dc18

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3328.293 ; gain = 0.000 ; free physical = 11271 ; free virtual = 13155
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |             285  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |             354  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3328.293 ; gain = 0.000 ; free physical = 11271 ; free virtual = 13155
Ending Logic Optimization Task | Checksum: 07a27622

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3328.293 ; gain = 0.000 ; free physical = 11271 ; free virtual = 13155

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 07a27622

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3335.230 ; gain = 6.938 ; free physical = 11270 ; free virtual = 13154

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 07a27622

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.230 ; gain = 0.000 ; free physical = 11270 ; free virtual = 13154

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.230 ; gain = 0.000 ; free physical = 11270 ; free virtual = 13154
Ending Netlist Obfuscation Task | Checksum: 07a27622

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.230 ; gain = 0.000 ; free physical = 11270 ; free virtual = 13154
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3335.230 ; gain = 78.391 ; free physical = 11270 ; free virtual = 13154
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3335.230 ; gain = 0.000 ; free physical = 11268 ; free virtual = 13152
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/soc_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_wrapper_drc_opted.rpt -pb soc_wrapper_drc_opted.pb -rpx soc_wrapper_drc_opted.rpx
Command: report_drc -file soc_wrapper_drc_opted.rpt -pb soc_wrapper_drc_opted.pb -rpx soc_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/soc_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3394.699 ; gain = 0.000 ; free physical = 11249 ; free virtual = 13138
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3394.699 ; gain = 0.000 ; free physical = 11249 ; free virtual = 13138
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3394.699 ; gain = 0.000 ; free physical = 11249 ; free virtual = 13138

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a35c62d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 4342.816 ; gain = 948.117 ; free physical = 10612 ; free virtual = 12636

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197b350de

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4342.816 ; gain = 948.117 ; free physical = 10613 ; free virtual = 12639

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197b350de

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4342.816 ; gain = 948.117 ; free physical = 10613 ; free virtual = 12640
Phase 1 Placer Initialization | Checksum: 197b350de

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4342.816 ; gain = 948.117 ; free physical = 10613 ; free virtual = 12640

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10613 ; free virtual = 12640
Phase 2 Final Placement Cleanup | Checksum: 197b350de

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 4342.816 ; gain = 948.117 ; free physical = 10613 ; free virtual = 12640
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 9a35c62d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 4342.816 ; gain = 948.117 ; free physical = 10613 ; free virtual = 12640
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 4342.816 ; gain = 961.992 ; free physical = 10616 ; free virtual = 12643
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10616 ; free virtual = 12643
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10608 ; free virtual = 12639
INFO: [Common 17-1381] The checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/soc_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10596 ; free virtual = 12625
INFO: [runtcl-4] Executing : report_utilization -file soc_wrapper_utilization_placed.rpt -pb soc_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10606 ; free virtual = 12635
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10606 ; free virtual = 12634
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10596 ; free virtual = 12629
INFO: [Common 17-1381] The checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/soc_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9a35c62d ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e5e0c497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10431 ; free virtual = 12478
Post Restoration Checksum: NetGraph: ceaee1d9 NumContArr: 1731e2be Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e5e0c497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10430 ; free virtual = 12477

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e5e0c497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10408 ; free virtual = 12456

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e5e0c497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10408 ; free virtual = 12456

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: e5e0c497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10405 ; free virtual = 12453

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: e5e0c497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10405 ; free virtual = 12453
Phase 2 Router Initialization | Checksum: e5e0c497

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10405 ; free virtual = 12453

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10400 ; free virtual = 12448

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12447

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12447
Phase 4 Rip-up And Reroute | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12447

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10401 ; free virtual = 12449

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10401 ; free virtual = 12449
Phase 5 Delay and Skew Optimization | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10401 ; free virtual = 12449

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10401 ; free virtual = 12449
Phase 6.1 Hold Fix Iter | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10401 ; free virtual = 12449
Phase 6 Post Hold Fix | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10401 ; free virtual = 12449

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00266205 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10401 ; free virtual = 12449

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12447

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10399 ; free virtual = 12447

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1114d136b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10400 ; free virtual = 12448
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10424 ; free virtual = 12472

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10424 ; free virtual = 12472
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10424 ; free virtual = 12472
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4342.816 ; gain = 0.000 ; free physical = 10418 ; free virtual = 12471
INFO: [Common 17-1381] The checkpoint '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/soc_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_wrapper_drc_routed.rpt -pb soc_wrapper_drc_routed.pb -rpx soc_wrapper_drc_routed.rpx
Command: report_drc -file soc_wrapper_drc_routed.rpt -pb soc_wrapper_drc_routed.pb -rpx soc_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/soc_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_wrapper_methodology_drc_routed.rpt -pb soc_wrapper_methodology_drc_routed.pb -rpx soc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_wrapper_methodology_drc_routed.rpt -pb soc_wrapper_methodology_drc_routed.pb -rpx soc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/soc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_wrapper_power_routed.rpt -pb soc_wrapper_power_summary_routed.pb -rpx soc_wrapper_power_routed.rpx
Command: report_power -file soc_wrapper_power_routed.rpt -pb soc_wrapper_power_summary_routed.pb -rpx soc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_wrapper_route_status.rpt -pb soc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_wrapper_bus_skew_routed.rpt -pb soc_wrapper_bus_skew_routed.pb -rpx soc_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/rouholla/myData/zynq_projects/Vitis_Projects/ultra96_platform/ultra96_platform.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Dec 13 18:18:38 2019. For additional details about this file, please refer to the WebTalk help file at /home/rouholla/myData/apps_install_path/xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 4362.840 ; gain = 0.000 ; free physical = 10362 ; free virtual = 12445
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 18:18:38 2019...
