{"version":3,"sources":["../../src/cpu/rl.ts"],"names":["createRlR","opCode","register","InstructionDefinition","rotateLeftThroughCarry","createRlMHl"],"mappings":";;;;;;;AAAA;;AAGO,IAAMA,SAAS,GAAG,SAAZA,SAAY,CACvBC,MADuB,EAEvBC,QAFuB;AAAA,SAIvB,IAAIC,mCAAJ,CAA0BF,MAA1B,eAAwCC,QAAxC,GAAoDE,sBAApD,CACEF,QADF,CAJuB;AAAA,CAAlB;;;;AAQA,IAAMG,WAAW,GAAG,SAAdA,WAAc,CAACJ,MAAD;AAAA,SACzB,IAAIE,mCAAJ,CAA0BF,MAA1B,EAAkC,SAAlC,CADyB;AAAA,CAApB","sourcesContent":["import { Instruction, InstructionDefinition, OpCode } from \"./instructions\";\nimport { ByteRegister } from \"./registers\";\n\nexport const createRlR = (\n  opCode: OpCode,\n  register: ByteRegister\n): Instruction =>\n  new InstructionDefinition(opCode, `RL ${register}`).rotateLeftThroughCarry(\n    register\n  );\n\nexport const createRlMHl = (opCode: OpCode): Instruction =>\n  new InstructionDefinition(opCode, \"RL (hl)\");\n"],"file":"rl.js"}