 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 21:32:35 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU_U0/ALU_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_U0/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg_8_/CK (SDFFRQX2M)                    0.00       0.00 r
  ALU_U0/ALU_OUT_reg_8_/Q (SDFFRQX2M)                     0.35       0.35 r
  ALU_U0/ALU_OUT_reg_9_/SI (SDFFRQX2M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/ALU_OUT_reg_9_/CK (SDFFRQX2M)                    0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/Counter_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/Counter_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/Counter_reg_2_/CK (SDFFRX1M)
                                                          0.00       0.00 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/Counter_reg_2_/QN (SDFFRX1M)
                                                          0.30       0.30 r
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/Counter_reg_3_/SI (SDFFRQX2M)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser/Counter_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


1
