{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@88:98@HdlIdDef", "\nreg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\nreg [(DATA_WIDTH-1):0] sdo_mem[0:2**SDO_MEM_ADDRESS_WIDTH-1];\n\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@86:96", "  output [(NUM_OF_SDI * DATA_WIDTH-1):0] offload_sdi_data\n);\n\nreg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@138:148", "\n  reg         [31:0]                    up_rdata = 32'b0;\n  reg                                   up_rack = 0;\n  reg                                   up_wack = 1'b0;\n  reg         [15:0]                    cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\n  reg         [ 7:0]                    sdo_mem[0:2];\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       ctrl_cmd_wr_addr = 'b0;\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       spi_cmd_rd_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       ctrl_sdo_wr_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       spi_sdo_rd_addr = 'b0;\n  reg                                   spi_active = 1'b0;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@141:151", "  reg                                   up_wack = 1'b0;\n  reg         [15:0]                    cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\n  reg         [ 7:0]                    sdo_mem[0:2];\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       ctrl_cmd_wr_addr = 'b0;\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       spi_cmd_rd_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       ctrl_sdo_wr_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       spi_sdo_rd_addr = 'b0;\n  reg                                   spi_active = 1'b0;\n\n  assign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@92:102", "reg [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\nreg [(DATA_WIDTH-1):0] sdo_mem[0:2**SDO_MEM_ADDRESS_WIDTH-1];\n\nwire [15:0] cmd_int_s;\nwire [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@140:150", "  reg                                   up_rack = 0;\n  reg                                   up_wack = 1'b0;\n  reg         [15:0]                    cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\n  reg         [ 7:0]                    sdo_mem[0:2];\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       ctrl_cmd_wr_addr = 'b0;\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       spi_cmd_rd_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       ctrl_sdo_wr_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       spi_sdo_rd_addr = 'b0;\n  reg                                   spi_active = 1'b0;\n\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@91:101", "reg [CMD_MEM_ADDRESS_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\nreg [(DATA_WIDTH-1):0] sdo_mem[0:2**SDO_MEM_ADDRESS_WIDTH-1];\n\nwire [15:0] cmd_int_s;\nwire [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr_next;\nwire spi_enable;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@136:146", "\n  // registers\n\n  reg         [31:0]                    up_rdata = 32'b0;\n  reg                                   up_rack = 0;\n  reg                                   up_wack = 1'b0;\n  reg         [15:0]                    cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\n  reg         [ 7:0]                    sdo_mem[0:2];\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       ctrl_cmd_wr_addr = 'b0;\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       spi_cmd_rd_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       ctrl_sdo_wr_addr = 'b0;\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@89:99", "reg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\nreg [(DATA_WIDTH-1):0] sdo_mem[0:2**SDO_MEM_ADDRESS_WIDTH-1];\n\nwire [15:0] cmd_int_s;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@139:149", "  reg         [31:0]                    up_rdata = 32'b0;\n  reg                                   up_rack = 0;\n  reg                                   up_wack = 1'b0;\n  reg         [15:0]                    cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\n  reg         [ 7:0]                    sdo_mem[0:2];\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       ctrl_cmd_wr_addr = 'b0;\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       spi_cmd_rd_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       ctrl_sdo_wr_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       spi_sdo_rd_addr = 'b0;\n  reg                                   spi_active = 1'b0;\n\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@84:94", "  output offload_sdi_valid,\n  input offload_sdi_ready,\n  output [(NUM_OF_SDI * DATA_WIDTH-1):0] offload_sdi_data\n);\n\nreg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@87:97", ");\n\nreg spi_active = 1'b0;\n\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] ctrl_cmd_wr_addr = 'h00;\nreg [CMD_MEM_ADDRESS_WIDTH-1:0] spi_cmd_rd_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\nreg [SDO_MEM_ADDRESS_WIDTH-1:0] spi_sdo_rd_addr = 'h00;\n\nreg [15:0] cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\nreg [(DATA_WIDTH-1):0] sdo_mem[0:2**SDO_MEM_ADDRESS_WIDTH-1];\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@142:152", "  reg         [15:0]                    cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\n  reg         [ 7:0]                    sdo_mem[0:2];\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       ctrl_cmd_wr_addr = 'b0;\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       spi_cmd_rd_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       ctrl_sdo_wr_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       spi_sdo_rd_addr = 'b0;\n  reg                                   spi_active = 1'b0;\n\n  assign up_rstn = s_axi_aresetn;\n\n  // the dma interface runs on SPI_CLK\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@143:153", "  reg         [ 7:0]                    sdo_mem[0:2];\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       ctrl_cmd_wr_addr = 'b0;\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       spi_cmd_rd_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       ctrl_sdo_wr_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       spi_sdo_rd_addr = 'b0;\n  reg                                   spi_active = 1'b0;\n\n  assign up_rstn = s_axi_aresetn;\n\n  // the dma interface runs on SPI_CLK\n\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@137:147", "  // registers\n\n  reg         [31:0]                    up_rdata = 32'b0;\n  reg                                   up_rack = 0;\n  reg                                   up_wack = 1'b0;\n  reg         [15:0]                    cmd_mem[0:2**CMD_MEM_ADDRESS_WIDTH-1];\n  reg         [ 7:0]                    sdo_mem[0:2];\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       ctrl_cmd_wr_addr = 'b0;\n  reg [CMD_MEM_ADDRESS_WIDTH-1:0]       spi_cmd_rd_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       ctrl_sdo_wr_addr = 'b0;\n  reg [SDO_MEM_ADDRESS_WIDTH-1:0]       spi_sdo_rd_addr = 'b0;\n"]], "Diff Content": {"Delete": [[93, "reg [SDO_MEM_ADDRESS_WIDTH-1:0] ctrl_sdo_wr_addr = 'h00;\n"]], "Add": []}}