<?xml version="1.0"?>
<ChipScope Version="1" Minor="3">
	<Core Id="U_ila_pro_0" Type="chipscope_ila_v1">
		<CoreStatus isImpl="1" isFromHDL="1"/>
		<CoreParams Id="DebugCoreParams">
			<Option Id="EnableStorageQualification">1</Option>
			<Option Id="MaxSequenceLevels">1</Option>
			<Option Id="SampleDataDepth">1024</Option>
			<Option Id="SampleOn">0</Option>
			<Option Id="UseRpms">0</Option>
		</CoreParams>
		<Port Type="CLK" Index="0" Width="1">
			<PortParams Id="DebugPortParams">
			</PortParams>
		</Port>
		<Port Type="DATA" Index="0" Width="24">
			<PortParams Id="DebugPortParams">
			</PortParams>
		</Port>
		<Port Type="TRIG" Index="0" Width="1">
			<PortParams Id="DebugPortParams">
				<Option Id="CounterWidth">0</Option>
				<Option Id="ExcludeFromDataStorage">0</Option>
				<Option Id="MatchType">1</Option>
				<Option Id="MatchUnits">1</Option>
			</PortParams>
		</Port>
		<Port Type="TRIG" Index="1" Width="1">
			<PortParams Id="DebugPortParams">
				<Option Id="CounterWidth">0</Option>
				<Option Id="ExcludeFromDataStorage">0</Option>
				<Option Id="MatchType">1</Option>
				<Option Id="MatchUnits">1</Option>
			</PortParams>
		</Port>
		<Port Type="TRIG" Index="2" Width="1">
			<PortParams Id="DebugPortParams">
				<Option Id="CounterWidth">0</Option>
				<Option Id="ExcludeFromDataStorage">0</Option>
				<Option Id="MatchType">1</Option>
				<Option Id="MatchUnits">1</Option>
			</PortParams>
		</Port>
		<Port Type="TRIG" Index="3" Width="8">
			<PortParams Id="DebugPortParams">
				<Option Id="CounterWidth">0</Option>
				<Option Id="ExcludeFromDataStorage">0</Option>
				<Option Id="MatchType">1</Option>
				<Option Id="MatchUnits">1</Option>
			</PortParams>
		</Port>
		<Port Type="TRIG" Index="4" Width="8">
			<PortParams Id="DebugPortParams">
				<Option Id="CounterWidth">0</Option>
				<Option Id="ExcludeFromDataStorage">0</Option>
				<Option Id="MatchType">1</Option>
				<Option Id="MatchUnits">1</Option>
			</PortParams>
		</Port>
	</Core>
	<Core Id="U_icon_pro" Type="chipscope_icon_v1">
		<CoreStatus isImpl="1" isFromHDL="0"/>
		<CoreParams Id="DebugCoreParams">
			<Option Id="UserScanChain">0</Option>
		</CoreParams>
	</Core>
	<UnassignedNets>
		<UNet Net="laser_cntrl/cnt_read_b[0]"/>
		<UNet Net="laser_cntrl/cnt_read_b[1]"/>
		<UNet Net="laser_cntrl/cnt_read_b[2]"/>
		<UNet Net="laser_cntrl/Rx_Byte[0]"/>
		<UNet Net="laser_cntrl/cnt_send_b[0]"/>
		<UNet Net="laser_cntrl/Rx_Byte[1]"/>
		<UNet Net="laser_cntrl/cnt_send_b[1]"/>
		<UNet Net="laser_cntrl/Rx_Byte[2]"/>
		<UNet Net="laser_cntrl/cnt_send_b[2]"/>
		<UNet Net="laser_cntrl/Rx_Byte[3]"/>
		<UNet Net="laser_cntrl/Rx_Byte[4]"/>
		<UNet Net="laser_cntrl/Rx_Byte[5]"/>
		<UNet Net="laser_cntrl/Rx_Byte[6]"/>
		<UNet Net="laser_cntrl/Rx_Byte[7]"/>
		<UNet Net="laser_cntrl/cnt_words[0]"/>
		<UNet Net="laser_cntrl/cnt_words[1]"/>
		<UNet Net="laser_cntrl/cnt_words[2]"/>
		<UNet Net="laser_cntrl/cnt_words[3]"/>
		<UNet Net="laser_cntrl/cnt_words[4]"/>
		<UNet Net="laser_cntrl/uart_cntrl_st[0]"/>
		<UNet Net="laser_cntrl/uart_cntrl_st[1]"/>
		<UNet Net="laser_cntrl/uart_cntrl_st[2]"/>
		<UNet Net="laser_cntrl/uart_rx/r_SM_Main[2]"/>
		<UNet Net="laser_cntrl/uart_rx/r_SM_Main[1]"/>
		<UNet Net="laser_cntrl/uart_rx/r_SM_Main[0]"/>
		<UNet Net="laser_cntrl/uart_rx/r_Clock_Count[7]"/>
		<UNet Net="laser_cntrl/uart_rx/r_Clock_Count[6]"/>
		<UNet Net="laser_cntrl/uart_rx/r_Clock_Count[5]"/>
		<UNet Net="laser_cntrl/uart_rx/r_Clock_Count[4]"/>
		<UNet Net="laser_cntrl/uart_rx/r_Clock_Count[3]"/>
		<UNet Net="laser_cntrl/uart_rx/r_Clock_Count[2]"/>
		<UNet Net="laser_cntrl/uart_rx/r_Clock_Count[1]"/>
		<UNet Net="laser_cntrl/uart_rx/r_Clock_Count[0]"/>
		<UNet Net="laser_cntrl/uart_rx/o_Rx_Byte_reg[7]"/>
		<UNet Net="laser_cntrl/uart_rx/o_Rx_Byte_reg[6]"/>
		<UNet Net="laser_cntrl/uart_rx/o_Rx_Byte_reg[5]"/>
		<UNet Net="laser_cntrl/uart_rx/o_Rx_Byte_reg[4]"/>
		<UNet Net="laser_cntrl/uart_rx/o_Rx_Byte_reg[3]"/>
		<UNet Net="laser_cntrl/uart_rx/o_Rx_Byte_reg[2]"/>
		<UNet Net="laser_cntrl/uart_rx/o_Rx_Byte_reg[1]"/>
		<UNet Net="laser_cntrl/uart_rx/o_Rx_Byte_reg[0]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Tx_Data[7]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Tx_Data[6]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Tx_Data[5]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Tx_Data[4]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Tx_Data[3]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Tx_Data[2]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Tx_Data[1]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Tx_Data[0]"/>
		<UNet Net="laser_cntrl/uart_tx/r_SM_Main[2]"/>
		<UNet Net="laser_cntrl/uart_tx/r_SM_Main[1]"/>
		<UNet Net="laser_cntrl/uart_tx/r_SM_Main[0]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Clock_Count[7]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Clock_Count[6]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Clock_Count[5]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Clock_Count[4]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Clock_Count[3]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Clock_Count[2]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Clock_Count[1]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Clock_Count[0]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Bit_Index[2]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Bit_Index[1]"/>
		<UNet Net="laser_cntrl/uart_tx/r_Bit_Index[0]"/>
		<UNet Net="uart_control/Rx_Byte[7]"/>
		<UNet Net="uart_control/Rx_Byte[6]"/>
		<UNet Net="uart_control/Rx_Byte[5]"/>
		<UNet Net="uart_control/Rx_Byte[4]"/>
		<UNet Net="uart_control/Rx_Byte[3]"/>
		<UNet Net="uart_control/Rx_Byte[2]"/>
		<UNet Net="uart_control/Rx_Byte[1]"/>
		<UNet Net="uart_control/Rx_Byte[0]"/>
		<UNet Net="uart_control/uart_tx/r_Tx_Data[7]"/>
		<UNet Net="uart_control/uart_tx/r_Tx_Data[6]"/>
		<UNet Net="uart_control/uart_tx/r_Tx_Data[5]"/>
		<UNet Net="uart_control/uart_tx/r_Tx_Data[4]"/>
		<UNet Net="uart_control/uart_tx/r_Tx_Data[3]"/>
		<UNet Net="uart_control/uart_tx/r_Tx_Data[2]"/>
		<UNet Net="uart_control/uart_tx/r_Tx_Data[1]"/>
		<UNet Net="uart_control/uart_tx/r_Tx_Data[0]"/>
		<UNet Net="uart_control/uart_tx/r_SM_Main[2]"/>
		<UNet Net="uart_control/uart_tx/r_SM_Main[1]"/>
		<UNet Net="uart_control/uart_tx/r_SM_Main[0]"/>
		<UNet Net="uart_control/uart_tx/r_Clock_Count[7]"/>
		<UNet Net="uart_control/uart_tx/r_Clock_Count[6]"/>
		<UNet Net="uart_control/uart_tx/r_Clock_Count[5]"/>
		<UNet Net="uart_control/uart_tx/r_Clock_Count[4]"/>
		<UNet Net="uart_control/uart_tx/r_Clock_Count[3]"/>
		<UNet Net="uart_control/uart_tx/r_Clock_Count[2]"/>
		<UNet Net="uart_control/uart_tx/r_Clock_Count[1]"/>
		<UNet Net="uart_control/uart_tx/r_Clock_Count[0]"/>
		<UNet Net="uart_control/uart_tx/r_Bit_Index[2]"/>
		<UNet Net="uart_control/uart_tx/r_Bit_Index[1]"/>
		<UNet Net="uart_control/uart_tx/r_Bit_Index[0]"/>
		<UNet Net="uart_control/uart_rx/r_SM_Main[2]"/>
		<UNet Net="uart_control/uart_rx/r_SM_Main[1]"/>
		<UNet Net="uart_control/uart_rx/r_SM_Main[0]"/>
		<UNet Net="uart_control/uart_rx/r_Clock_Count[7]"/>
		<UNet Net="uart_control/uart_rx/r_Clock_Count[6]"/>
		<UNet Net="uart_control/uart_rx/r_Clock_Count[5]"/>
		<UNet Net="uart_control/uart_rx/r_Clock_Count[4]"/>
		<UNet Net="uart_control/uart_rx/r_Clock_Count[3]"/>
		<UNet Net="uart_control/uart_rx/r_Clock_Count[2]"/>
		<UNet Net="uart_control/uart_rx/r_Clock_Count[1]"/>
		<UNet Net="uart_control/uart_rx/r_Clock_Count[0]"/>
		<UNet Net="uart_control/uart_rx/o_Rx_Byte_reg[7]"/>
		<UNet Net="uart_control/uart_rx/o_Rx_Byte_reg[6]"/>
		<UNet Net="uart_control/uart_rx/o_Rx_Byte_reg[5]"/>
		<UNet Net="uart_control/uart_rx/o_Rx_Byte_reg[4]"/>
		<UNet Net="uart_control/uart_rx/o_Rx_Byte_reg[3]"/>
		<UNet Net="uart_control/uart_rx/o_Rx_Byte_reg[2]"/>
		<UNet Net="uart_control/uart_rx/o_Rx_Byte_reg[1]"/>
		<UNet Net="uart_control/uart_rx/o_Rx_Byte_reg[0]"/>
	</UnassignedNets>
</ChipScope>

