Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 25 07:12:20 2018
| Host         : travis-job-2635822c-acb4-4e64-93a6-dfe173d21803 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.482        0.000                      0                14194        0.025        0.000                      0                14190        0.264        0.000                       0                  5026  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk           {0.000 20.000}       40.000          25.000          
eth_tx_clk           {0.000 20.000}       40.000          25.000          
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.981        0.000                      0                   13        0.253        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                32.118        0.000                      0                  443        0.071        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                29.740        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                    0.482        0.000                      0                13511        0.025        0.000                      0                13511        3.750        0.000                       0                  4671  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.635        0.000                      0                    1                                                                        
                eth_rx_clk            2.443        0.000                      0                    1                                                                        
                eth_tx_clk            2.443        0.000                      0                    1                                                                        
                sys_clk               2.358        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.773ns (39.177%)  route 1.200ns (60.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.200     7.880    soc_reset_counter[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.295     8.175 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.175    soc_ic_reset_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X63Y25         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)        0.029    11.156    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.513%)  route 1.116ns (63.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.927     7.646    soc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.960    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.513%)  route 1.116ns (63.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.927     7.646    soc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.960    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.513%)  route 1.116ns (63.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.927     7.646    soc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.960    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.513%)  route 1.116ns (63.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.927     7.646    soc_reset_counter[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.770 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.960    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.478ns (40.973%)  route 0.689ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     6.686 r  FDPE_3/Q
                         net (fo=5, routed)           0.689     7.374    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.478ns (40.973%)  route 0.689ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     6.686 r  FDPE_3/Q
                         net (fo=5, routed)           0.689     7.374    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.478ns (40.973%)  route 0.689ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     6.686 r  FDPE_3/Q
                         net (fo=5, routed)           0.689     7.374    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.478ns (40.973%)  route 0.689ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.626     6.208    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     6.686 r  FDPE_3/Q
                         net (fo=5, routed)           0.689     7.374    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDSE (Setup_fdse_C_S)       -0.695    10.432    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.807ns (53.385%)  route 0.705ns (46.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.705     7.384    soc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.329     7.713 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.713    soc_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)        0.118    11.267    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  3.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.148     2.170    soc_reset_counter[2]
    SLICE_X63Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.215 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.215    soc_ic_reset_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X63Y25         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.091     1.961    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.220    soc_reset_counter[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.043     2.263 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    soc_reset_counter[1]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.220    soc_reset_counter[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.263 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.263    soc_reset_counter[3]_i_2_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.220    soc_reset_counter[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     2.265 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.265    soc_reset_counter[2]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.121     1.978    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.198     2.220    soc_reset_counter[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.265    soc_reset_counter0[0]
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_D)         0.120     1.977    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.034%)  route 0.252ns (62.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.148     2.008 r  FDPE_3/Q
                         net (fo=5, routed)           0.252     2.260    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.034%)  route 0.252ns (62.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.148     2.008 r  FDPE_3/Q
                         net (fo=5, routed)           0.252     2.260    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.034%)  route 0.252ns (62.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.148     2.008 r  FDPE_3/Q
                         net (fo=5, routed)           0.252     2.260    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.034%)  route 0.252ns (62.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.148     2.008 r  FDPE_3/Q
                         net (fo=5, routed)           0.252     2.260    clk200_rst
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.870    
    SLICE_X64Y25         FDSE (Hold_fdse_C_S)        -0.044     1.826    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    soc_reset_counter[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    soc_reset_counter[3]_i_1_n_0
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y28     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y25     soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y28     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y25     soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.118ns  (required time - arrival time)
  Source:                 soc_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.492ns (19.397%)  route 6.200ns (80.603%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X30Y42         FDSE                                         r  soc_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDSE (Prop_fdse_C_Q)         0.518     2.084 r  soc_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=17, routed)          1.481     3.566    soc_crc32_checker_crc_reg_reg_n_0_[27]
    SLICE_X29Y44         LUT4 (Prop_lut4_I2_O)        0.152     3.718 r  soc_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=6, routed)           1.146     4.864    soc_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.326     5.190 r  soc_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.667     5.857    soc_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.981 r  soc_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.779     6.760    soc_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.884 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.403     7.287    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.404     7.815    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.319     9.258    soc_crc32_checker_source_source_payload_error
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.458    
                         clock uncertainty           -0.035    41.423    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)       -0.047    41.376    soc_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.376    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 32.118    

Slack (MET) :             32.241ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 1.214ns (16.227%)  route 6.267ns (83.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.097     8.014    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.138 r  soc_rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          0.911     9.049    soc_rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[11]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y48         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 32.241    

Slack (MET) :             32.241ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 1.214ns (16.227%)  route 6.267ns (83.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.097     8.014    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.138 r  soc_rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          0.911     9.049    soc_rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[13]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y48         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[13]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 32.241    

Slack (MET) :             32.241ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 1.214ns (16.227%)  route 6.267ns (83.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.097     8.014    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.138 r  soc_rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          0.911     9.049    soc_rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[15]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y48         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[15]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 32.241    

Slack (MET) :             32.241ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 1.214ns (16.227%)  route 6.267ns (83.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.097     8.014    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.138 r  soc_rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          0.911     9.049    soc_rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[17]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y48         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[17]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 32.241    

Slack (MET) :             32.241ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 1.214ns (16.227%)  route 6.267ns (83.773%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.097     8.014    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.138 r  soc_rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          0.911     9.049    soc_rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y48         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y48         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 32.241    

Slack (MET) :             32.312ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.214ns (16.381%)  route 6.197ns (83.619%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.298     8.215    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.639     8.978    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y47         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[21]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[21]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 32.312    

Slack (MET) :             32.312ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.214ns (16.381%)  route 6.197ns (83.619%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.298     8.215    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.639     8.978    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y47         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[22]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[22]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 32.312    

Slack (MET) :             32.312ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.214ns (16.381%)  route 6.197ns (83.619%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.298     8.215    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.639     8.978    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y47         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[23]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[23]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 32.312    

Slack (MET) :             32.312ns  (required time - arrival time)
  Source:                 soc_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.214ns (16.381%)  route 6.197ns (83.619%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y44         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           1.384     3.370    soc_rx_cdc_graycounter0_q[2]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.299     3.669 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.850     4.519    storage_12_reg_i_8_n_0
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.643 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.023     5.666    soc_rx_cdc_asyncfifo_writable
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124     5.790 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.003     6.793    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.298     8.215    p_400_in
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.339 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.639     8.978    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X40Y47         FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[25]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[25]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 32.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y46         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.944%)  route 0.274ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.274     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y46         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y46         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.175%)  route 0.284ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y45         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y45         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.908    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.175%)  route 0.284ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X33Y45         FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.284     0.990    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X34Y45         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y45         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.908    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X12Y48  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X12Y48  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y44  soc_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X33Y44  soc_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y42  soc_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y43  soc_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X29Y44  soc_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y43  soc_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y45  soc_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y46  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.740ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.672ns  (logic 1.586ns (16.398%)  route 8.086ns (83.602%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.494     9.423    soc_tx_converter_converter_mux0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.547 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.498    10.046    storage_11_reg_i_46_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I1_O)        0.124    10.170 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.066    11.235    soc_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.093    41.577    
                         clock uncertainty           -0.035    41.542    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.976    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                 29.740    

Slack (MET) :             29.851ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 1.586ns (16.588%)  route 7.975ns (83.412%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.990     8.919    soc_tx_converter_converter_mux0
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.043 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.002    10.045    soc_tx_converter_converter_mux__0
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124    10.169 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.955    11.124    soc_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.093    41.577    
                         clock uncertainty           -0.035    41.542    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.976    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 29.851    

Slack (MET) :             29.908ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 1.612ns (16.468%)  route 8.177ns (83.532%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.494     9.423    soc_tx_converter_converter_mux0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.547 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.979    10.526    storage_11_reg_i_46_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.150    10.676 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.676    11.352    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X12Y35         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X12Y35         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.232    41.260    soc_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 29.908    

Slack (MET) :             29.994ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 1.586ns (16.840%)  route 7.832ns (83.160%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.990     8.919    soc_tx_converter_converter_mux0
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.043 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.812     9.855    soc_tx_converter_converter_mux__0
    SLICE_X8Y33          LUT2 (Prop_lut2_I1_O)        0.124     9.979 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.002    10.982    soc_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.093    41.577    
                         clock uncertainty           -0.035    41.542    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.976    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                 29.994    

Slack (MET) :             30.009ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 1.586ns (16.867%)  route 7.817ns (83.133%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.990     8.919    soc_tx_converter_converter_mux0
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.043 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.001    10.044    soc_tx_converter_converter_mux__0
    SLICE_X8Y33          LUT3 (Prop_lut3_I1_O)        0.124    10.168 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.798    10.967    soc_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.093    41.577    
                         clock uncertainty           -0.035    41.542    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.976    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                 30.009    

Slack (MET) :             30.184ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 1.612ns (16.950%)  route 7.899ns (83.050%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.494     9.423    soc_tx_converter_converter_mux0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.547 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.979    10.526    storage_11_reg_i_46_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I1_O)        0.150    10.676 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.398    11.074    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X12Y35         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X12Y35         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.234    41.258    soc_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                 30.184    

Slack (MET) :             30.340ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 1.586ns (17.483%)  route 7.486ns (82.517%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.990     8.919    soc_tx_converter_converter_mux0
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.043 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.602     9.645    soc_tx_converter_converter_mux__0
    SLICE_X9Y34          LUT5 (Prop_lut5_I2_O)        0.124     9.769 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.866    10.635    soc_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.093    41.577    
                         clock uncertainty           -0.035    41.542    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.976    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 30.340    

Slack (MET) :             30.483ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 1.586ns (16.840%)  route 7.832ns (83.160%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.494     9.423    soc_tx_converter_converter_mux0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.547 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.979    10.526    storage_11_reg_i_46_n_0
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124    10.650 r  soc_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.331    10.981    soc_tx_cdc_graycounter1_q_next[5]
    SLICE_X12Y35         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X12Y35         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.028    41.464    soc_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                 30.483    

Slack (MET) :             30.501ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 1.586ns (17.797%)  route 7.326ns (82.203%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.990     8.919    soc_tx_converter_converter_mux0
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.124     9.043 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.320     9.363    soc_tx_converter_converter_mux__0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.487 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.988    10.475    soc_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.484    41.484    eth_tx_clk
    RAMB36_X0Y5          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.093    41.577    
                         clock uncertainty           -0.035    41.542    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.976    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 30.501    

Slack (MET) :             30.667ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 1.586ns (17.181%)  route 7.645ns (82.819%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     1.563    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.419     1.982 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.827     2.809    soc_tx_cdc_graycounter1_q[2]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.299     3.108 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.890     3.998    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.122 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.836     4.958    soc_tx_cdc_asyncfifo_readable
    SLICE_X10Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.082 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.662     5.744    soc_padding_inserter_source_valid
    SLICE_X11Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.868 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.842     6.711    soc_crc32_inserter_source_valid
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.971     7.805    soc_preamble_inserter_sink_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.929 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.494     9.423    soc_tx_converter_converter_mux0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.124     9.547 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.498    10.046    storage_11_reg_i_46_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I1_O)        0.124    10.170 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.625    10.794    soc_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X12Y35         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.448    41.448    eth_tx_clk
    SLICE_X12Y35         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.031    41.461    soc_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.461    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                 30.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.076     0.640    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.760    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X13Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.071     0.635    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.783    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X12Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.060     0.624    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X10Y33         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.782    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X10Y33         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X10Y33         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.060     0.623    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X10Y33         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.782    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X10Y33         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X10Y33         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.053     0.616    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.783    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X12Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X12Y34         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.053     0.617    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.123%)  route 0.152ns (44.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.569     0.569    eth_tx_clk
    SLICE_X9Y47          FDSE                                         r  soc_crc32_inserter_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDSE (Prop_fdse_C_Q)         0.141     0.710 r  soc_crc32_inserter_reg_reg[18]/Q
                         net (fo=2, routed)           0.152     0.862    p_33_in
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.046     0.908 r  soc_crc32_inserter_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     0.908    soc_crc32_inserter_next_reg[26]
    SLICE_X8Y47          FDSE                                         r  soc_crc32_inserter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     0.839    eth_tx_clk
    SLICE_X8Y47          FDSE                                         r  soc_crc32_inserter_reg_reg[26]/C
                         clock pessimism             -0.257     0.582    
    SLICE_X8Y47          FDSE (Hold_fdse_C_D)         0.131     0.713    soc_crc32_inserter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.894%)  route 0.125ns (40.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.568     0.568    eth_tx_clk
    SLICE_X9Y45          FDSE                                         r  soc_crc32_inserter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDSE (Prop_fdse_C_Q)         0.141     0.709 r  soc_crc32_inserter_reg_reg[24]/Q
                         net (fo=3, routed)           0.125     0.833    p_7_in
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.045     0.878 r  soc_crc32_inserter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.878    soc_crc32_inserter_next_reg[10]
    SLICE_X9Y47          FDSE                                         r  soc_crc32_inserter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.839     0.839    eth_tx_clk
    SLICE_X9Y47          FDSE                                         r  soc_crc32_inserter_reg_reg[10]/C
                         clock pessimism             -0.254     0.585    
    SLICE_X9Y47          FDSE (Hold_fdse_C_D)         0.092     0.677    soc_crc32_inserter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 soc_tx_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X8Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     0.727 r  soc_tx_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=10, routed)          0.116     0.843    soc_tx_cdc_graycounter1_q_binary_reg__0[0]
    SLICE_X9Y33          LUT5 (Prop_lut5_I3_O)        0.048     0.891 r  soc_tx_cdc_graycounter1_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.891    soc_tx_cdc_graycounter1_q_next[2]
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X9Y33          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.107     0.683    soc_tx_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X12Y47  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X12Y47  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y45  eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y46   eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y45  eth_tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y46  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y54  eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y46  soc_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y46  soc_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y45  eth_tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y46   eth_tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y45  eth_tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y46  eth_tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y46  soc_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y46  soc_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y43   soc_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X8Y45   soc_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44   soc_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X8Y46   soc_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y46   eth_tx_data_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y43   soc_crc32_inserter_reg_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X8Y45   soc_crc32_inserter_reg_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44   soc_crc32_inserter_reg_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X8Y46   soc_crc32_inserter_reg_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y43   soc_crc32_inserter_reg_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y45   soc_crc32_inserter_reg_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44   soc_crc32_inserter_reg_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y44   soc_crc32_inserter_reg_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y44   soc_crc32_inserter_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 2.910ns (30.760%)  route 6.550ns (69.240%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.875     9.931    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.118    10.049 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.643    10.692    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X48Y32         LUT6 (Prop_lut6_I1_O)        0.326    11.018 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    11.018    VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_1_n_0
    SLICE_X48Y32         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.446    11.446    VexRiscv/dataCache_1/clk100
    SLICE_X48Y32         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.031    11.500    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 2.910ns (31.329%)  route 6.379ns (68.671%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.875     9.931    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.118    10.049 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.471    10.520    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.326    10.846 r  VexRiscv/dataCache_1/victim_bufferReadCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.846    VexRiscv/dataCache_1/victim_bufferReadCounter[1]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X48Y31         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.031    11.498    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 2.910ns (31.344%)  route 6.374ns (68.656%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.875     9.931    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.118    10.049 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.467    10.516    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X48Y31         LUT2 (Prop_lut2_I0_O)        0.326    10.842 r  VexRiscv/dataCache_1/victim_bufferReadCounter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.842    VexRiscv/dataCache_1/victim_bufferReadCounter[0]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X48Y31         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[0]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.032    11.499    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 2.939ns (31.543%)  route 6.379ns (68.457%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.875     9.931    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.118    10.049 r  VexRiscv/dataCache_1/victim_bufferReadCounter[3]_i_2/O
                         net (fo=4, routed)           0.471    10.520    VexRiscv/dataCache_1/victim_bufferReadCounter0
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.355    10.875 r  VexRiscv/dataCache_1/victim_bufferReadCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    10.875    VexRiscv/dataCache_1/victim_bufferReadCounter[2]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X48Y31         FDRE                                         r  VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.075    11.542    VexRiscv/dataCache_1/victim_bufferReadCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.590ns (28.776%)  route 6.410ns (71.224%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.734     9.789    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.913 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.644    10.558    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[24]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.298    VexRiscv/dataCache_1/_zz_44_reg[24]
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.590ns (28.776%)  route 6.410ns (71.224%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.734     9.789    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.913 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.644    10.558    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[25]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.298    VexRiscv/dataCache_1/_zz_44_reg[25]
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.590ns (28.776%)  route 6.410ns (71.224%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.734     9.789    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.913 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.644    10.558    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[26]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.298    VexRiscv/dataCache_1/_zz_44_reg[26]
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.590ns (28.776%)  route 6.410ns (71.224%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.734     9.789    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.913 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.644    10.558    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[27]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.298    VexRiscv/dataCache_1/_zz_44_reg[27]
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.590ns (28.776%)  route 6.410ns (71.224%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.734     9.789    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.913 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.644    10.558    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[28]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.298    VexRiscv/dataCache_1/_zz_44_reg[28]
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1/_zz_44_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.590ns (28.776%)  route 6.410ns (71.224%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        1.557     1.557    VexRiscv/dataCache_1/clk100
    SLICE_X43Y31         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.456     2.013 f  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[1]/Q
                         net (fo=25, routed)          0.840     2.854    VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg_n_0_[1]
    SLICE_X43Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.006 f  VexRiscv/dataCache_1/way_tags_reg_i_25/O
                         net (fo=4, routed)           0.484     3.490    VexRiscv/dataCache_1/way_tags_reg_i_25_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.326     3.816 r  VexRiscv/dataCache_1/_zz_208_i_2/O
                         net (fo=83, routed)          0.260     4.076    VexRiscv/dataCache_1/_zz_208_i_2_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  VexRiscv/dataCache_1/mem_grain0_1_reg_i_19/O
                         net (fo=37, routed)          0.538     4.738    VexRiscv/dataCache_1/mem_grain0_1_reg_i_19_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.124     4.862 r  VexRiscv/dataCache_1/tag_mem_reg_i_20/O
                         net (fo=3, routed)           0.969     5.831    VexRiscv/dataCache_1/soc_netsoc_tag_port_dat_w[3]
    SLICE_X48Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.955 r  VexRiscv/dataCache_1/tag_mem_reg_i_37/O
                         net (fo=1, routed)           0.000     5.955    VexRiscv/dataCache_1/tag_mem_reg_i_37_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.505 r  VexRiscv/dataCache_1/tag_mem_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.505    VexRiscv/dataCache_1/tag_mem_reg_i_30_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.619 r  VexRiscv/dataCache_1/tag_mem_reg_i_29/CO[3]
                         net (fo=6, routed)           0.738     7.357    VexRiscv/dataCache_1/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X46Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.481 f  VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.309     7.790    VexRiscv/dataCache_1/vns_netsoc_count[0]_i_4_n_0
    SLICE_X47Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  VexRiscv/dataCache_1/_zz_202[2]_i_2/O
                         net (fo=5, routed)           0.437     8.351    VexRiscv/dataCache_1/_zz_2020
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.475 r  VexRiscv/dataCache_1/_zz_35[31]_i_2/O
                         net (fo=4, routed)           0.457     8.932    VexRiscv/dataCache_1/dBus_cmd_ready
    SLICE_X47Y33         LUT4 (Prop_lut4_I2_O)        0.124     9.056 r  VexRiscv/dataCache_1/_zz_35[31]_i_1/O
                         net (fo=36, routed)          0.734     9.789    VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.913 r  VexRiscv/dataCache_1/_zz_44[31]_i_1/O
                         net (fo=32, routed)          0.644    10.558    VexRiscv/dataCache_1/victim_bufferReadStream_ready
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4674, routed)        1.444    11.444    VexRiscv/dataCache_1/clk100
    SLICE_X52Y30         FDRE                                         r  VexRiscv/dataCache_1/_zz_44_reg[29]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X52Y30         FDRE (Setup_fdre_C_CE)      -0.169    11.298    VexRiscv/dataCache_1/_zz_44_reg[29]
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mbadaddr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.683%)  route 0.224ns (61.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.552     0.552    VexRiscv/clk100
    SLICE_X39Y25         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]/Q
                         net (fo=1, routed)           0.224     0.916    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[30]
    SLICE_X35Y29         FDRE                                         r  VexRiscv/CsrPlugin_mbadaddr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.822     0.822    VexRiscv/clk100
    SLICE_X35Y29         FDRE                                         r  VexRiscv/CsrPlugin_mbadaddr_reg[30]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.075     0.892    VexRiscv/CsrPlugin_mbadaddr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 soc_netsoc_timer0_load_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_timer0_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.816%)  route 0.211ns (53.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.563     0.563    sys_clk
    SLICE_X48Y50         FDRE                                         r  soc_netsoc_timer0_load_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_netsoc_timer0_load_storage_full_reg[9]/Q
                         net (fo=2, routed)           0.211     0.915    soc_netsoc_timer0_load_storage[9]
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.960 r  soc_netsoc_timer0_value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.960    soc_netsoc_timer0_value[9]_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  soc_netsoc_timer0_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.840     0.840    sys_clk
    SLICE_X51Y48         FDRE                                         r  soc_netsoc_timer0_value_reg[9]/C
                         clock pessimism              0.000     0.840    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.092     0.932    soc_netsoc_timer0_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.559     0.559    sys_clk
    SLICE_X43Y56         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.917    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.559     0.559    sys_clk
    SLICE_X43Y56         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.917    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.559     0.559    sys_clk
    SLICE_X43Y56         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.917    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.559     0.559    sys_clk
    SLICE_X43Y56         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.917    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.559     0.559    sys_clk
    SLICE_X43Y56         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.917    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.559     0.559    sys_clk
    SLICE_X43Y56         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.917    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y56         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.882    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.559     0.559    sys_clk
    SLICE_X43Y56         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.917    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y56         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y56         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.882    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.559     0.559    sys_clk
    SLICE_X43Y56         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.917    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y56         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4674, routed)        0.829     0.829    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y56         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y56         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.882    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  VexRiscv/dataCache_1/way_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12  VexRiscv/dataCache_1/way_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  storage_13_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_13_reg_0_1_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  storage_13_reg_0_1_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.635ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y28         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     3.860    clk200_clk
    SLICE_X64Y28         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.860    
                         clock uncertainty           -0.125     3.736    
    SLICE_X64Y28         FDPE (Setup_fdpe_C_D)       -0.035     3.701    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.701    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.635    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.443ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X12Y48         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.569     2.569    eth_rx_clk
    SLICE_X12Y48         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.569    
                         clock uncertainty           -0.025     2.544    
    SLICE_X12Y48         FDPE (Setup_fdpe_C_D)       -0.035     2.509    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.509    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.443    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.443ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X12Y47         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.569     2.569    eth_tx_clk
    SLICE_X12Y47         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.569    
                         clock uncertainty           -0.025     2.544    
    SLICE_X12Y47         FDPE (Setup_fdpe_C_D)       -0.035     2.509    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.509    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.443    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.358ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y30         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4674, routed)        0.589     2.589    sys_clk
    SLICE_X64Y30         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.589    
                         clock uncertainty           -0.129     2.459    
    SLICE_X64Y30         FDPE (Setup_fdpe_C_D)       -0.035     2.424    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.424    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.358    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100     | cpu_reset        | FDPE           | -        |     0.132 (r) | FAST    |     2.086 (r) | SLOW    | soc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.057 (r) | SLOW    |    -0.192 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.272 (r) | SLOW    |    -0.274 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.059 (r) | SLOW    |    -0.206 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.224 (r) | SLOW    |    -0.257 (r) | FAST    |                |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.309 (r) | SLOW    |    -0.416 (r) | FAST    |                |
sys_clk    | cpu_reset        | FDPE           | -        |     3.218 (r) | SLOW    |    -0.613 (r) | FAST    |                |
sys_clk    | eth_mdio         | FDRE           | -        |     2.397 (r) | SLOW    |    -0.310 (r) | FAST    |                |
sys_clk    | serial_rx        | FDRE           | -        |     3.519 (r) | SLOW    |    -0.875 (r) | FAST    |                |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.824 (r) | SLOW    |    -0.181 (r) | FAST    |                |
sys_clk    | user_btn0        | FDRE           | -        |     6.569 (r) | SLOW    |    -1.678 (r) | FAST    |                |
sys_clk    | user_btn1        | FDRE           | -        |     5.856 (r) | SLOW    |    -1.481 (r) | FAST    |                |
sys_clk    | user_btn2        | FDRE           | -        |     5.662 (r) | SLOW    |    -1.415 (r) | FAST    |                |
sys_clk    | user_btn3        | FDRE           | -        |     5.893 (r) | SLOW    |    -1.420 (r) | FAST    |                |
sys_clk    | user_sw0         | FDRE           | -        |     5.138 (r) | SLOW    |    -1.528 (r) | FAST    |                |
sys_clk    | user_sw1         | FDRE           | -        |     4.877 (r) | SLOW    |    -1.374 (r) | FAST    |                |
sys_clk    | user_sw2         | FDRE           | -        |     4.244 (r) | SLOW    |    -1.150 (r) | FAST    |                |
sys_clk    | user_sw3         | FDRE           | -        |     4.573 (r) | SLOW    |    -1.260 (r) | FAST    |                |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.373 (r) | SLOW    |      2.768 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      7.956 (r) | SLOW    |      2.595 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.209 (r) | SLOW    |      2.696 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.198 (r) | SLOW    |      2.685 (r) | FAST    |                   |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      7.964 (r) | SLOW    |      2.588 (r) | FAST    |                   |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.677 (r) | SLOW    |      2.023 (r) | FAST    |                   |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      8.279 (r) | SLOW    |      2.293 (r) | FAST    |                   |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.291 (r) | SLOW    |      2.305 (r) | FAST    |                   |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.377 (r) | SLOW    |      1.894 (r) | FAST    |                   |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.976 (r) | SLOW    |      2.156 (r) | FAST    |                   |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.431 (r) | SLOW    |      2.377 (r) | FAST    |                   |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.527 (r) | SLOW    |      1.961 (r) | FAST    |                   |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.826 (r) | SLOW    |      2.091 (r) | FAST    |                   |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.493 (r) | SLOW    |      1.566 (r) | FAST    |                   |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.806 (r) | SLOW    |      1.670 (r) | FAST    |                   |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.934 (r) | SLOW    |      1.763 (r) | FAST    |                   |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.343 (r) | SLOW    |      1.498 (r) | FAST    |                   |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.083 (r) | SLOW    |      1.815 (r) | FAST    |                   |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.653 (r) | SLOW    |      1.618 (r) | FAST    |                   |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.784 (r) | SLOW    |      1.697 (r) | FAST    |                   |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.793 (r) | SLOW    |      1.672 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      8.138 (r) | SLOW    |      2.218 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.633 (r) | SLOW    |      1.588 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      8.139 (r) | SLOW    |      2.225 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.634 (r) | SLOW    |      1.584 (r) | FAST    |                   |
sys_clk    | eth_mdc          | FDRE           | -     |      9.929 (r) | SLOW    |      3.298 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDSE           | -     |      9.566 (r) | SLOW    |      2.989 (r) | FAST    |                   |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.011 (r) | SLOW    |      2.808 (r) | FAST    |                   |
sys_clk    | serial_tx        | FDSE           | -     |      9.879 (r) | SLOW    |      3.282 (r) | FAST    |                   |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.224 (r) | SLOW    |      2.982 (r) | FAST    |                   |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.794 (r) | SLOW    |      2.909 (r) | FAST    |                   |
sys_clk    | user_led0        | FDRE           | -     |      8.119 (r) | SLOW    |      2.545 (r) | FAST    |                   |
sys_clk    | user_led1        | FDRE           | -     |      7.955 (r) | SLOW    |      2.481 (r) | FAST    |                   |
sys_clk    | user_led2        | FDRE           | -     |     10.074 (r) | SLOW    |      3.459 (r) | FAST    |                   |
sys_clk    | user_led3        | FDRE           | -     |      9.672 (r) | SLOW    |      3.260 (r) | FAST    |                   |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.019 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.882 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.051 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.260 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.192 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.974 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.627 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.518 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.080 ns
Ideal Clock Offset to Actual Clock: -1.232 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.057 (r) | SLOW    | -0.192 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.272 (r) | SLOW    | -0.274 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.059 (r) | SLOW    | -0.206 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.224 (r) | SLOW    | -0.257 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.272 (r) | SLOW    | -0.192 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.088 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.677 (r) | SLOW    |   2.023 (r) | FAST    |    1.334 |
ddram_dq[1]        |   8.279 (r) | SLOW    |   2.293 (r) | FAST    |    1.936 |
ddram_dq[2]        |   8.291 (r) | SLOW    |   2.305 (r) | FAST    |    1.948 |
ddram_dq[3]        |   7.377 (r) | SLOW    |   1.894 (r) | FAST    |    1.034 |
ddram_dq[4]        |   7.976 (r) | SLOW    |   2.156 (r) | FAST    |    1.633 |
ddram_dq[5]        |   8.431 (r) | SLOW    |   2.377 (r) | FAST    |    2.088 |
ddram_dq[6]        |   7.527 (r) | SLOW    |   1.961 (r) | FAST    |    1.184 |
ddram_dq[7]        |   7.826 (r) | SLOW    |   2.091 (r) | FAST    |    1.483 |
ddram_dq[8]        |   6.493 (r) | SLOW    |   1.566 (r) | FAST    |    0.150 |
ddram_dq[9]        |   6.806 (r) | SLOW    |   1.670 (r) | FAST    |    0.463 |
ddram_dq[10]       |   6.934 (r) | SLOW    |   1.763 (r) | FAST    |    0.591 |
ddram_dq[11]       |   6.343 (r) | SLOW    |   1.498 (r) | FAST    |    0.000 |
ddram_dq[12]       |   7.083 (r) | SLOW    |   1.815 (r) | FAST    |    0.741 |
ddram_dq[13]       |   6.653 (r) | SLOW    |   1.618 (r) | FAST    |    0.310 |
ddram_dq[14]       |   6.784 (r) | SLOW    |   1.697 (r) | FAST    |    0.441 |
ddram_dq[15]       |   6.793 (r) | SLOW    |   1.672 (r) | FAST    |    0.450 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.431 (r) | SLOW    |   1.498 (r) | FAST    |    2.088 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.506 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.138 (r) | SLOW    |   2.218 (r) | FAST    |    1.505 |
ddram_dqs_n[1]     |   6.633 (r) | SLOW    |   1.588 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   8.139 (r) | SLOW    |   2.225 (r) | FAST    |    1.506 |
ddram_dqs_p[1]     |   6.634 (r) | SLOW    |   1.584 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.139 (r) | SLOW    |   1.584 (r) | FAST    |    1.506 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.417 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.373 (r) | SLOW    |   2.768 (r) | FAST    |    0.417 |
eth_tx_data[1]     |   7.956 (r) | SLOW    |   2.595 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.209 (r) | SLOW    |   2.696 (r) | FAST    |    0.253 |
eth_tx_data[3]     |   8.198 (r) | SLOW    |   2.685 (r) | FAST    |    0.242 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.373 (r) | SLOW    |   2.595 (r) | FAST    |    0.417 |
-------------------+-------------+---------+-------------+---------+----------+




