// Seed: 823589106
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    output tri id_3,
    output wand id_4,
    output wire id_5,
    input wor id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    input uwire id_11,
    output supply0 id_12,
    output tri id_13,
    input tri id_14,
    output supply1 id_15,
    output wire id_16,
    output wire id_17,
    output supply1 id_18
);
  wire id_20;
  assign id_3 = -1'h0;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd17,
    parameter id_7 = 32'd64
) (
    output tri1 id_0,
    input uwire id_1,
    output wor _id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri1 _id_7,
    input supply1 id_8,
    output supply0 id_9
);
  assign #id_11 id_9 = -1;
  logic [id_2 : id_7  &  -1 'h0] id_12;
  ;
  assign id_11 = id_5;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_9,
      id_9,
      id_0,
      id_6,
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_9,
      id_0,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
