# VeriBench
A comprehensive dataset compilation of common syntactical and functional errors in Verilog.
