
*** Running vivado
    with args -log DUT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DUT.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source DUT.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 473.230 ; gain = 180.031
Command: read_checkpoint -auto_incremental -incremental F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/utils_1/imports/synth_1/DUT.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/lession/TapVivado/RSIC_V/RSIC_V.srcs/utils_1/imports/synth_1/DUT.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DUT -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8356
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 924.445 ; gain = 439.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DUT' [F:/RISCV/DUT.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [F:/RISCV/Datapath.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
	Parameter num_Imem_registers bound to: 256 - type: integer 
	Parameter num_regFile_registers bound to: 32 - type: integer 
	Parameter num_Dmem_registers bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Mux2' [F:/RISCV/Mux2.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux2' (0#1) [F:/RISCV/Mux2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [F:/RISCV/ProgramCounter.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [F:/RISCV/ProgramCounter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Adder4' [F:/RISCV/Adder4.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder4' (0#1) [F:/RISCV/Adder4.sv:1]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [F:/RISCV/InstrcutionMemory.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
	Parameter num_registers bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [F:/RISCV/InstrcutionMemory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [F:/RISCV/RegisterFile.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
	Parameter num_registers bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [F:/RISCV/RegisterFile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [F:/RISCV/ImmGen.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [F:/RISCV/ImmGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [F:/RISCV/BranchControl.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (0#1) [F:/RISCV/BranchControl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'BranchComparasion' [F:/RISCV/BranchComparasion.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BranchComparasion' (0#1) [F:/RISCV/BranchComparasion.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALUcontrol' [F:/RISCV/ALUcontrol.sv:1]
WARNING: [Synth 8-153] case item 13'b010xxxxxxx000 will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b010xxxxxxx010 will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b010xxxxxxx011 will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b010xxxxxxx100 will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b010xxxxxxx110 will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b010xxxxxxx111 will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b011xxxxxxxxxx will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b100xxxxxxxxxx will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b101xxxxxxxxxx will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b110xxxxxxxxxx will never be executed [F:/RISCV/ALUcontrol.sv:9]
WARNING: [Synth 8-153] case item 13'b111xxxxxxxxxx will never be executed [F:/RISCV/ALUcontrol.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [F:/RISCV/ALUcontrol.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ALUcontrol' (0#1) [F:/RISCV/ALUcontrol.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/RISCV/ALU.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [F:/RISCV/ALU.sv:25]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [F:/RISCV/ALU.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [F:/RISCV/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [F:/RISCV/DataMemory.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
	Parameter num_registers bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [F:/RISCV/DataMemory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Mux3' [F:/RISCV/Mux3.sv:1]
	Parameter data_bus bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux3' (0#1) [F:/RISCV/Mux3.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [F:/RISCV/Datapath.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [F:/RISCV/ControlUnit.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/RISCV/ControlUnit.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [F:/RISCV/ControlUnit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DUT' (0#1) [F:/RISCV/DUT.sv:4]
WARNING: [Synth 8-87] always_comb on 'BrUn_reg' did not result in combinational logic [F:/RISCV/BranchControl.sv:15]
WARNING: [Synth 8-87] always_comb on 'Branch_sel_reg' did not result in combinational logic [F:/RISCV/BranchControl.sv:17]
WARNING: [Synth 8-87] always_comb on 'alu_control_out_reg' did not result in combinational logic [F:/RISCV/ALUcontrol.sv:12]
WARNING: [Synth 8-87] always_comb on 'alu_op_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:53]
WARNING: [Synth 8-87] always_comb on 'branch_op_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:54]
WARNING: [Synth 8-87] always_comb on 'mem_write_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:55]
WARNING: [Synth 8-87] always_comb on 'mem_read_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:56]
WARNING: [Synth 8-87] always_comb on 'reg_write_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:57]
WARNING: [Synth 8-87] always_comb on 'A_sel_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:58]
WARNING: [Synth 8-87] always_comb on 'B_sel_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:59]
WARNING: [Synth 8-87] always_comb on 'Imm_sel_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:60]
WARNING: [Synth 8-87] always_comb on 'WB_sel_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:61]
WARNING: [Synth 8-87] always_comb on 'PC_sel_reg' did not result in combinational logic [F:/RISCV/ControlUnit.sv:62]
WARNING: [Synth 8-7129] Port instruction[6] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_address[8] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1068.211 ; gain = 583.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.211 ; gain = 583.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.211 ; gain = 583.074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'BrUn_reg' [F:/RISCV/BranchControl.sv:15]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_sel_reg' [F:/RISCV/BranchControl.sv:17]
WARNING: [Synth 8-327] inferring latch for variable 'alu_control_out_reg' [F:/RISCV/ALUcontrol.sv:12]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [F:/RISCV/ControlUnit.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'branch_op_reg' [F:/RISCV/ControlUnit.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'mem_write_reg' [F:/RISCV/ControlUnit.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'mem_read_reg' [F:/RISCV/ControlUnit.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'reg_write_reg' [F:/RISCV/ControlUnit.sv:57]
WARNING: [Synth 8-327] inferring latch for variable 'Imm_sel_reg' [F:/RISCV/ControlUnit.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'A_sel_reg' [F:/RISCV/ControlUnit.sv:58]
WARNING: [Synth 8-327] inferring latch for variable 'B_sel_reg' [F:/RISCV/ControlUnit.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'WB_sel_reg' [F:/RISCV/ControlUnit.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'PC_sel_reg' [F:/RISCV/ControlUnit.sv:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1237.305 ; gain = 752.168
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 290   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 44    
	   7 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (datapath/branchControl/BrUn_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (datapath/branchControl/Branch_sel_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (datapath/aluControl/alu_control_out_reg[3]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (datapath/aluControl/alu_control_out_reg[2]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (datapath/aluControl/alu_control_out_reg[1]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (datapath/aluControl/alu_control_out_reg[0]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/alu_op_reg[2]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/alu_op_reg[1]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/alu_op_reg[0]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/branch_op_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/mem_write_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/mem_read_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/reg_write_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/Imm_sel_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/A_sel_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/B_sel_reg) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/WB_sel_reg[1]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/WB_sel_reg[0]) is unused and will be removed from module DUT.
WARNING: [Synth 8-3332] Sequential element (controlUnit/PC_sel_reg) is unused and will be removed from module DUT.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.504 ; gain = 770.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1342.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 40f345e9
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1342.891 ; gain = 864.695
INFO: [Common 17-1381] The checkpoint 'F:/lession/TapVivado/RSIC_V/RSIC_V.runs/synth_1/DUT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DUT_utilization_synth.rpt -pb DUT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  7 20:20:25 2024...
