xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_3.v,verilog,blk_mem_gen_v8_3_6,../../../ipstatic/simulation/blk_mem_gen_v8_3.v,
Sine_ROM.v,verilog,xil_defaultlib,../../../../Phase_Array_DSP_AUX.srcs/sources_1/ip/Sine_ROM/sim/Sine_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
