// Seed: 3391031638
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  id_4(
      id_1, 1, -1 - -1 == 1'b0
  );
  always begin : LABEL_0
    wait (1);
  end
  wire id_5;
  ;
  parameter id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output reg id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  logic id_7;
  always id_6 <= -1;
  wire [-1 : -1] id_8;
endmodule
