
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001c9a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000080  00800060  00001c9a  00001d2e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000002b9  008000e0  008000e0  00001dae  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  00001dae  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000005aa  00000000  00000000  00001dce  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001702  00000000  00000000  00002378  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000003ea  00000000  00000000  00003a7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001962  00000000  00000000  00003e64  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003e0  00000000  00000000  000057c8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005b4  00000000  00000000  00005ba8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000072a  00000000  00000000  0000615c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000138  00000000  00000000  00006886  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e9       	ldi	r30, 0x9A	; 154
      68:	fc e1       	ldi	r31, 0x1C	; 28
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 3e       	cpi	r26, 0xE0	; 224
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	13 e0       	ldi	r17, 0x03	; 3
      78:	a0 ee       	ldi	r26, 0xE0	; 224
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 39       	cpi	r26, 0x99	; 153
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 45 0b 	call	0x168a	; 0x168a <main>
      8a:	0c 94 4b 0e 	jmp	0x1c96	; 0x1c96 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <port_init>:


//PORT INITIALIZE
void port_init(void)
{
 PORTA = 0xFF;
      92:	8f ef       	ldi	r24, 0xFF	; 255
      94:	8b bb       	out	0x1b, r24	; 27
 DDRA  = 0x00;
      96:	1a ba       	out	0x1a, r1	; 26
 PORTB = 0xFF;  
      98:	88 bb       	out	0x18, r24	; 24
 DDRB  = 0x00;
      9a:	17 ba       	out	0x17, r1	; 23
 PORTC = 0x00; //m103 output only
      9c:	15 ba       	out	0x15, r1	; 21
 DDRC  = 0xFF;
      9e:	84 bb       	out	0x14, r24	; 20
 PORTD = 0xFF;
      a0:	82 bb       	out	0x12, r24	; 18
 DDRD  = 0x00;
      a2:	11 ba       	out	0x11, r1	; 17
}
      a4:	08 95       	ret

000000a6 <pwm1_init>:

//PWM1 INITIALIZE
void pwm1_init(void)
{

 PWM1A_DIR=1;
      a6:	8c 9a       	sbi	0x11, 4	; 17
 PWM1B_DIR=1;
      a8:	8d 9a       	sbi	0x11, 5	; 17
 TCCR1B = 0x00; //stop
      aa:	1e bc       	out	0x2e, r1	; 46
 TCNT1H = 0x00; //setup
      ac:	1d bc       	out	0x2d, r1	; 45
 TCNT1L = 0x00;
      ae:	1c bc       	out	0x2c, r1	; 44
 OCR1AH = 0x00;
      b0:	1b bc       	out	0x2b, r1	; 43
 OCR1AL = 0x00;
      b2:	1a bc       	out	0x2a, r1	; 42
 OCR1BH = 0x00;
      b4:	19 bc       	out	0x29, r1	; 41
 OCR1BL = 0x00;
      b6:	18 bc       	out	0x28, r1	; 40
 ICR1H  = 0x01;// 0x03 For Max Limit 999
      b8:	81 e0       	ldi	r24, 0x01	; 1
      ba:	87 bd       	out	0x27, r24	; 39
 ICR1L  = 0x8F;// 0xE7 For Max Limit 999
      bc:	8f e8       	ldi	r24, 0x8F	; 143
      be:	86 bd       	out	0x26, r24	; 38
 TCCR1A = 0xA2;
      c0:	82 ea       	ldi	r24, 0xA2	; 162
      c2:	8f bd       	out	0x2f, r24	; 47
 TCCR1B = 0x19; //start Timer
      c4:	89 e1       	ldi	r24, 0x19	; 25
      c6:	8e bd       	out	0x2e, r24	; 46
}
      c8:	08 95       	ret

000000ca <adc_init>:

//ADC INITIALIZE
void adc_init(void)
{
 ADC_DIR=0X00;
      ca:	1a ba       	out	0x1a, r1	; 26
 ADCSRA=0X00;
      cc:	16 b8       	out	0x06, r1	; 6
 ADMUX=0X60;//0x40 for 10 bits
      ce:	80 e6       	ldi	r24, 0x60	; 96
      d0:	87 b9       	out	0x07, r24	; 7
 ADCSRA=0X87;
      d2:	87 e8       	ldi	r24, 0x87	; 135
      d4:	86 b9       	out	0x06, r24	; 6
 ACSR=0X80;
      d6:	80 e8       	ldi	r24, 0x80	; 128
      d8:	88 b9       	out	0x08, r24	; 8
}
      da:	08 95       	ret

000000dc <adc_start>:
//ADC START
unsigned char adc_start(unsigned char channel)
{
 unsigned char i;
 
     ADCH=0x00;
      dc:	15 b8       	out	0x05, r1	; 5

	 i=channel&0x07;
	 ADMUX=i|0x60;                //i|0x40 for 10 bits
      de:	87 70       	andi	r24, 0x07	; 7
      e0:	80 66       	ori	r24, 0x60	; 96
      e2:	87 b9       	out	0x07, r24	; 7
	 ADCSRA|=1<<ADSC;
      e4:	36 9a       	sbi	0x06, 6	; 6
	   
		 while(ADCSRA & (1<<ADSC));       // wait for conv. to complete
      e6:	36 99       	sbic	0x06, 6	; 6
      e8:	fe cf       	rjmp	.-4      	; 0xe6 <adc_start+0xa>
		    unsigned char temp=ADCH;      //unsigned int temp=ADC;   for 10 bits
      ea:	85 b1       	in	r24, 0x05	; 5
   
 return temp;
}
      ec:	08 95       	ret

000000ee <delay_sec>:

//DELAY FUNCTIONS
void delay_sec(int x)
{
      ee:	ac 01       	movw	r20, r24
      f0:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
      f2:	60 e9       	ldi	r22, 0x90	; 144
      f4:	71 e0       	ldi	r23, 0x01	; 1
      f6:	0c c0       	rjmp	.+24     	; 0x110 <delay_sec+0x22>
      f8:	fb 01       	movw	r30, r22
      fa:	31 97       	sbiw	r30, 0x01	; 1
      fc:	f1 f7       	brne	.-4      	; 0xfa <delay_sec+0xc>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
      fe:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     100:	d9 f7       	brne	.-10     	; 0xf8 <delay_sec+0xa>
 unsigned char i,j;
 for(i=0;i<x;i++)
  for(j=0;j<4;j++)
     102:	2f 5f       	subi	r18, 0xFF	; 255
     104:	24 30       	cpi	r18, 0x04	; 4
     106:	19 f0       	breq	.+6      	; 0x10e <delay_sec+0x20>
     108:	84 ec       	ldi	r24, 0xC4	; 196
     10a:	99 e0       	ldi	r25, 0x09	; 9
     10c:	f5 cf       	rjmp	.-22     	; 0xf8 <delay_sec+0xa>

//DELAY FUNCTIONS
void delay_sec(int x)
{
 unsigned char i,j;
 for(i=0;i<x;i++)
     10e:	3f 5f       	subi	r19, 0xFF	; 255
     110:	83 2f       	mov	r24, r19
     112:	90 e0       	ldi	r25, 0x00	; 0
     114:	84 17       	cp	r24, r20
     116:	95 07       	cpc	r25, r21
     118:	14 f4       	brge	.+4      	; 0x11e <delay_sec+0x30>
     11a:	20 e0       	ldi	r18, 0x00	; 0
     11c:	f5 cf       	rjmp	.-22     	; 0x108 <delay_sec+0x1a>
     11e:	08 95       	ret

00000120 <delay_millisec>:
  for(j=0;j<4;j++)
   _delay_ms(250);
}

void delay_millisec(int n)
{
     120:	af 92       	push	r10
     122:	bf 92       	push	r11
     124:	cf 92       	push	r12
     126:	df 92       	push	r13
     128:	ef 92       	push	r14
     12a:	ff 92       	push	r15
     12c:	0f 93       	push	r16
     12e:	1f 93       	push	r17
	_delay_ms(n);
     130:	aa 27       	eor	r26, r26
     132:	97 fd       	sbrc	r25, 7
     134:	a0 95       	com	r26
     136:	ba 2f       	mov	r27, r26
     138:	bc 01       	movw	r22, r24
     13a:	cd 01       	movw	r24, r26
     13c:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <__floatsisf>
     140:	5b 01       	movw	r10, r22
     142:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     144:	20 e0       	ldi	r18, 0x00	; 0
     146:	30 e0       	ldi	r19, 0x00	; 0
     148:	4a e7       	ldi	r20, 0x7A	; 122
     14a:	55 e4       	ldi	r21, 0x45	; 69
     14c:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__mulsf3>
     150:	7b 01       	movw	r14, r22
     152:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     154:	20 e0       	ldi	r18, 0x00	; 0
     156:	30 e0       	ldi	r19, 0x00	; 0
     158:	40 e8       	ldi	r20, 0x80	; 128
     15a:	5f e3       	ldi	r21, 0x3F	; 63
     15c:	0e 94 59 0c 	call	0x18b2	; 0x18b2 <__cmpsf2>
     160:	88 23       	and	r24, r24
     162:	1c f4       	brge	.+6      	; 0x16a <delay_millisec+0x4a>
     164:	61 e0       	ldi	r22, 0x01	; 1
     166:	70 e0       	ldi	r23, 0x00	; 0
     168:	24 c0       	rjmp	.+72     	; 0x1b2 <delay_millisec+0x92>
		__ticks = 1;
	else if (__tmp > 65535)
     16a:	c8 01       	movw	r24, r16
     16c:	b7 01       	movw	r22, r14
     16e:	20 e0       	ldi	r18, 0x00	; 0
     170:	3f ef       	ldi	r19, 0xFF	; 255
     172:	4f e7       	ldi	r20, 0x7F	; 127
     174:	57 e4       	ldi	r21, 0x47	; 71
     176:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <__gesf2>
     17a:	18 16       	cp	r1, r24
     17c:	b4 f4       	brge	.+44     	; 0x1aa <delay_millisec+0x8a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     17e:	c6 01       	movw	r24, r12
     180:	b5 01       	movw	r22, r10
     182:	20 e0       	ldi	r18, 0x00	; 0
     184:	30 e0       	ldi	r19, 0x00	; 0
     186:	40 e2       	ldi	r20, 0x20	; 32
     188:	51 e4       	ldi	r21, 0x41	; 65
     18a:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__mulsf3>
     18e:	0e 94 ca 0c 	call	0x1994	; 0x1994 <__fixunssfsi>
     192:	80 e9       	ldi	r24, 0x90	; 144
     194:	91 e0       	ldi	r25, 0x01	; 1
     196:	05 c0       	rjmp	.+10     	; 0x1a2 <delay_millisec+0x82>
     198:	fc 01       	movw	r30, r24
     19a:	31 97       	sbiw	r30, 0x01	; 1
     19c:	f1 f7       	brne	.-4      	; 0x19a <delay_millisec+0x7a>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     19e:	61 50       	subi	r22, 0x01	; 1
     1a0:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     1a2:	61 15       	cp	r22, r1
     1a4:	71 05       	cpc	r23, r1
     1a6:	c1 f7       	brne	.-16     	; 0x198 <delay_millisec+0x78>
     1a8:	07 c0       	rjmp	.+14     	; 0x1b8 <delay_millisec+0x98>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     1aa:	c8 01       	movw	r24, r16
     1ac:	b7 01       	movw	r22, r14
     1ae:	0e 94 ca 0c 	call	0x1994	; 0x1994 <__fixunssfsi>
     1b2:	cb 01       	movw	r24, r22
     1b4:	01 97       	sbiw	r24, 0x01	; 1
     1b6:	f1 f7       	brne	.-4      	; 0x1b4 <delay_millisec+0x94>
}
     1b8:	1f 91       	pop	r17
     1ba:	0f 91       	pop	r16
     1bc:	ff 90       	pop	r15
     1be:	ef 90       	pop	r14
     1c0:	df 90       	pop	r13
     1c2:	cf 90       	pop	r12
     1c4:	bf 90       	pop	r11
     1c6:	af 90       	pop	r10
     1c8:	08 95       	ret

000001ca <delay_microsec>:

void delay_microsec(int n)
{
     1ca:	af 92       	push	r10
     1cc:	bf 92       	push	r11
     1ce:	cf 92       	push	r12
     1d0:	df 92       	push	r13
     1d2:	ef 92       	push	r14
     1d4:	ff 92       	push	r15
     1d6:	0f 93       	push	r16
     1d8:	1f 93       	push	r17
	_delay_us(n);
     1da:	aa 27       	eor	r26, r26
     1dc:	97 fd       	sbrc	r25, 7
     1de:	a0 95       	com	r26
     1e0:	ba 2f       	mov	r27, r26
     1e2:	bc 01       	movw	r22, r24
     1e4:	cd 01       	movw	r24, r26
     1e6:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <__floatsisf>
     1ea:	5b 01       	movw	r10, r22
     1ec:	6c 01       	movw	r12, r24
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
     1ee:	2b ea       	ldi	r18, 0xAB	; 171
     1f0:	3a ea       	ldi	r19, 0xAA	; 170
     1f2:	4a ea       	ldi	r20, 0xAA	; 170
     1f4:	50 e4       	ldi	r21, 0x40	; 64
     1f6:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__mulsf3>
     1fa:	7b 01       	movw	r14, r22
     1fc:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     1fe:	20 e0       	ldi	r18, 0x00	; 0
     200:	30 e0       	ldi	r19, 0x00	; 0
     202:	40 e8       	ldi	r20, 0x80	; 128
     204:	5f e3       	ldi	r21, 0x3F	; 63
     206:	0e 94 59 0c 	call	0x18b2	; 0x18b2 <__cmpsf2>
     20a:	88 23       	and	r24, r24
     20c:	14 f4       	brge	.+4      	; 0x212 <delay_microsec+0x48>
     20e:	61 e0       	ldi	r22, 0x01	; 1
     210:	54 c0       	rjmp	.+168    	; 0x2ba <delay_microsec+0xf0>
		__ticks = 1;
	else if (__tmp > 255)
     212:	c8 01       	movw	r24, r16
     214:	b7 01       	movw	r22, r14
     216:	20 e0       	ldi	r18, 0x00	; 0
     218:	30 e0       	ldi	r19, 0x00	; 0
     21a:	4f e7       	ldi	r20, 0x7F	; 127
     21c:	53 e4       	ldi	r21, 0x43	; 67
     21e:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <__gesf2>
     222:	18 16       	cp	r1, r24
     224:	0c f0       	brlt	.+2      	; 0x228 <delay_microsec+0x5e>
     226:	45 c0       	rjmp	.+138    	; 0x2b2 <delay_microsec+0xe8>
	{
		_delay_ms(__us / 1000.0);
     228:	c6 01       	movw	r24, r12
     22a:	b5 01       	movw	r22, r10
     22c:	20 e0       	ldi	r18, 0x00	; 0
     22e:	30 e0       	ldi	r19, 0x00	; 0
     230:	4a e7       	ldi	r20, 0x7A	; 122
     232:	54 e4       	ldi	r21, 0x44	; 68
     234:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <__divsf3>
     238:	5b 01       	movw	r10, r22
     23a:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     23c:	20 e0       	ldi	r18, 0x00	; 0
     23e:	30 e0       	ldi	r19, 0x00	; 0
     240:	4a e7       	ldi	r20, 0x7A	; 122
     242:	55 e4       	ldi	r21, 0x45	; 69
     244:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__mulsf3>
     248:	7b 01       	movw	r14, r22
     24a:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     24c:	20 e0       	ldi	r18, 0x00	; 0
     24e:	30 e0       	ldi	r19, 0x00	; 0
     250:	40 e8       	ldi	r20, 0x80	; 128
     252:	5f e3       	ldi	r21, 0x3F	; 63
     254:	0e 94 59 0c 	call	0x18b2	; 0x18b2 <__cmpsf2>
     258:	88 23       	and	r24, r24
     25a:	1c f4       	brge	.+6      	; 0x262 <delay_microsec+0x98>
     25c:	61 e0       	ldi	r22, 0x01	; 1
     25e:	70 e0       	ldi	r23, 0x00	; 0
     260:	24 c0       	rjmp	.+72     	; 0x2aa <delay_microsec+0xe0>
		__ticks = 1;
	else if (__tmp > 65535)
     262:	c8 01       	movw	r24, r16
     264:	b7 01       	movw	r22, r14
     266:	20 e0       	ldi	r18, 0x00	; 0
     268:	3f ef       	ldi	r19, 0xFF	; 255
     26a:	4f e7       	ldi	r20, 0x7F	; 127
     26c:	57 e4       	ldi	r21, 0x47	; 71
     26e:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <__gesf2>
     272:	18 16       	cp	r1, r24
     274:	b4 f4       	brge	.+44     	; 0x2a2 <delay_microsec+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     276:	c6 01       	movw	r24, r12
     278:	b5 01       	movw	r22, r10
     27a:	20 e0       	ldi	r18, 0x00	; 0
     27c:	30 e0       	ldi	r19, 0x00	; 0
     27e:	40 e2       	ldi	r20, 0x20	; 32
     280:	51 e4       	ldi	r21, 0x41	; 65
     282:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__mulsf3>
     286:	0e 94 ca 0c 	call	0x1994	; 0x1994 <__fixunssfsi>
     28a:	80 e9       	ldi	r24, 0x90	; 144
     28c:	91 e0       	ldi	r25, 0x01	; 1
     28e:	05 c0       	rjmp	.+10     	; 0x29a <delay_microsec+0xd0>
     290:	fc 01       	movw	r30, r24
     292:	31 97       	sbiw	r30, 0x01	; 1
     294:	f1 f7       	brne	.-4      	; 0x292 <delay_microsec+0xc8>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     296:	61 50       	subi	r22, 0x01	; 1
     298:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     29a:	61 15       	cp	r22, r1
     29c:	71 05       	cpc	r23, r1
     29e:	c1 f7       	brne	.-16     	; 0x290 <delay_microsec+0xc6>
     2a0:	0e c0       	rjmp	.+28     	; 0x2be <delay_microsec+0xf4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     2a2:	c8 01       	movw	r24, r16
     2a4:	b7 01       	movw	r22, r14
     2a6:	0e 94 ca 0c 	call	0x1994	; 0x1994 <__fixunssfsi>
     2aa:	cb 01       	movw	r24, r22
     2ac:	01 97       	sbiw	r24, 0x01	; 1
     2ae:	f1 f7       	brne	.-4      	; 0x2ac <delay_microsec+0xe2>
     2b0:	06 c0       	rjmp	.+12     	; 0x2be <delay_microsec+0xf4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
     2b2:	c8 01       	movw	r24, r16
     2b4:	b7 01       	movw	r22, r14
     2b6:	0e 94 ca 0c 	call	0x1994	; 0x1994 <__fixunssfsi>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     2ba:	6a 95       	dec	r22
     2bc:	f1 f7       	brne	.-4      	; 0x2ba <delay_microsec+0xf0>
}
     2be:	1f 91       	pop	r17
     2c0:	0f 91       	pop	r16
     2c2:	ff 90       	pop	r15
     2c4:	ef 90       	pop	r14
     2c6:	df 90       	pop	r13
     2c8:	cf 90       	pop	r12
     2ca:	bf 90       	pop	r11
     2cc:	af 90       	pop	r10
     2ce:	08 95       	ret

000002d0 <check_sensors>:

//CHECK THE SENSOR VALUES
void check_sensors(void)
{
     2d0:	0f 93       	push	r16
     2d2:	1f 93       	push	r17
     2d4:	cf 93       	push	r28
     2d6:	df 93       	push	r29
sensorbyte=0;
     2d8:	10 92 e0 00 	sts	0x00E0, r1
     2dc:	c0 e0       	ldi	r28, 0x00	; 0
     2de:	d0 e0       	ldi	r29, 0x00	; 0
	 for(i=0;i<sensor_num;i++)
	 {
	 
	  temp[i]=adc_start(i);
	  if(temp[i]<threshold)
	  sensorbyte|=(1<<i);
     2e0:	01 e0       	ldi	r16, 0x01	; 1
     2e2:	10 e0       	ldi	r17, 0x00	; 0
unsigned char i,temp[sensor_num];

	 for(i=0;i<sensor_num;i++)
	 {
	 
	  temp[i]=adc_start(i);
     2e4:	8c 2f       	mov	r24, r28
     2e6:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
	  if(temp[i]<threshold)
     2ea:	86 34       	cpi	r24, 0x46	; 70
     2ec:	60 f4       	brcc	.+24     	; 0x306 <check_sensors+0x36>
	  sensorbyte|=(1<<i);
     2ee:	98 01       	movw	r18, r16
     2f0:	0c 2e       	mov	r0, r28
     2f2:	02 c0       	rjmp	.+4      	; 0x2f8 <check_sensors+0x28>
     2f4:	22 0f       	add	r18, r18
     2f6:	33 1f       	adc	r19, r19
     2f8:	0a 94       	dec	r0
     2fa:	e2 f7       	brpl	.-8      	; 0x2f4 <check_sensors+0x24>
     2fc:	80 91 e0 00 	lds	r24, 0x00E0
     300:	82 2b       	or	r24, r18
     302:	80 93 e0 00 	sts	0x00E0, r24
     306:	21 96       	adiw	r28, 0x01	; 1
{
sensorbyte=0;

unsigned char i,temp[sensor_num];

	 for(i=0;i<sensor_num;i++)
     308:	c4 30       	cpi	r28, 0x04	; 4
     30a:	d1 05       	cpc	r29, r1
     30c:	59 f7       	brne	.-42     	; 0x2e4 <check_sensors+0x14>
	  /*
	  if(temp[i]<threshold1[i])         // use for calibration
	  sensorbyte|=(1<<i);
	 */
	 } 
}
     30e:	df 91       	pop	r29
     310:	cf 91       	pop	r28
     312:	1f 91       	pop	r17
     314:	0f 91       	pop	r16
     316:	08 95       	ret

00000318 <calibrate_white>:
{
	unsigned char j,i,temp[sensor_num];

	for(j=0;j<sensor_num;j++) 
	 {
		  max[j]=adc_start(j);
     318:	80 e0       	ldi	r24, 0x00	; 0
     31a:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
     31e:	80 93 85 03 	sts	0x0385, r24
     322:	81 e0       	ldi	r24, 0x01	; 1
     324:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
     328:	80 93 86 03 	sts	0x0386, r24
     32c:	82 e0       	ldi	r24, 0x02	; 2
     32e:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
     332:	80 93 87 03 	sts	0x0387, r24
     336:	83 e0       	ldi	r24, 0x03	; 3
     338:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
     33c:	80 93 88 03 	sts	0x0388, r24
	}

		
}
     340:	08 95       	ret

00000342 <calibrate_black>:

	unsigned char j,i,temp[sensor_num];
	 
	 for(j=0;j<sensor_num;j++) 
	 {
		  min[j]=adc_start(j);
     342:	80 e0       	ldi	r24, 0x00	; 0
     344:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
     348:	80 93 8d 03 	sts	0x038D, r24
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
     352:	80 93 8e 03 	sts	0x038E, r24
     356:	82 e0       	ldi	r24, 0x02	; 2
     358:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
     35c:	80 93 8f 03 	sts	0x038F, r24
     360:	83 e0       	ldi	r24, 0x03	; 3
     362:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
     366:	80 93 90 03 	sts	0x0390, r24
 	}

		
}
     36a:	08 95       	ret

0000036c <flick>:
	 
}

//LED FLICKER FUNCTION
void flick (void)
{
     36c:	1f 93       	push	r17
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	c0 e0       	ldi	r28, 0x00	; 0
     374:	d0 e0       	ldi	r29, 0x00	; 0
unsigned int i=0;

	for(i=0;i<5;i++)
	{
		LED=0xff;
     376:	1f ef       	ldi	r17, 0xFF	; 255
     378:	15 bb       	out	0x15, r17	; 21
		delay_millisec(100);
     37a:	84 e6       	ldi	r24, 0x64	; 100
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	0e 94 90 00 	call	0x120	; 0x120 <delay_millisec>
		LED=0x00;
     382:	15 ba       	out	0x15, r1	; 21
		delay_millisec(100);
     384:	84 e6       	ldi	r24, 0x64	; 100
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	0e 94 90 00 	call	0x120	; 0x120 <delay_millisec>
//LED FLICKER FUNCTION
void flick (void)
{
unsigned int i=0;

	for(i=0;i<5;i++)
     38c:	21 96       	adiw	r28, 0x01	; 1
     38e:	c5 30       	cpi	r28, 0x05	; 5
     390:	d1 05       	cpc	r29, r1
     392:	91 f7       	brne	.-28     	; 0x378 <flick+0xc>
		delay_millisec(100);
		LED=0x00;
		delay_millisec(100);
	}

}
     394:	df 91       	pop	r29
     396:	cf 91       	pop	r28
     398:	1f 91       	pop	r17
     39a:	08 95       	ret

0000039c <set_pwm1a>:

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     39c:	9b bd       	out	0x2b, r25	; 43
     39e:	8a bd       	out	0x2a, r24	; 42
}
     3a0:	08 95       	ret

000003a2 <set_pwm1b>:

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     3a2:	99 bd       	out	0x29, r25	; 41
     3a4:	88 bd       	out	0x28, r24	; 40
}
     3a6:	08 95       	ret

000003a8 <lcd_busy_loop>:
}

void lcd_busy_loop(void)
{
	uint8_t busy,status=0x00,temp;
	LCD_DATA_DDR&=0xF0;
     3a8:	87 b3       	in	r24, 0x17	; 23
     3aa:	80 7f       	andi	r24, 0xF0	; 240
     3ac:	87 bb       	out	0x17, r24	; 23
	SET_RW();		//Read mode
     3ae:	c6 9a       	sbi	0x18, 6	; 24
	CLEAR_RS();		//Read status
     3b0:	c5 98       	cbi	0x18, 5	; 24
     3b2:	82 e0       	ldi	r24, 0x02	; 2
     3b4:	8a 95       	dec	r24
     3b6:	f1 f7       	brne	.-4      	; 0x3b4 <lcd_busy_loop+0xc>
	_delay_us(0.5);		//tAS
	do
	{

		SET_E();
     3b8:	22 e0       	ldi	r18, 0x02	; 2
     3ba:	35 e0       	ldi	r19, 0x05	; 5
     3bc:	c7 9a       	sbi	0x18, 7	; 24
     3be:	82 2f       	mov	r24, r18
     3c0:	8a 95       	dec	r24
     3c2:	f1 f7       	brne	.-4      	; 0x3c0 <lcd_busy_loop+0x18>
		_delay_us(0.5);
		status=LCD_DATA_PIN;
     3c4:	86 b3       	in	r24, 0x16	; 22
		status=status<<4;
     3c6:	82 95       	swap	r24
     3c8:	80 7f       	andi	r24, 0xF0	; 240
     3ca:	92 2f       	mov	r25, r18
     3cc:	9a 95       	dec	r25
     3ce:	f1 f7       	brne	.-4      	; 0x3cc <lcd_busy_loop+0x24>
		_delay_us(0.5);
		CLEAR_E();
     3d0:	c7 98       	cbi	0x18, 7	; 24
     3d2:	93 2f       	mov	r25, r19
     3d4:	9a 95       	dec	r25
     3d6:	f1 f7       	brne	.-4      	; 0x3d4 <lcd_busy_loop+0x2c>
		_delay_us(1);	//tEL
		SET_E();
     3d8:	c7 9a       	sbi	0x18, 7	; 24
     3da:	92 2f       	mov	r25, r18
     3dc:	9a 95       	dec	r25
     3de:	f1 f7       	brne	.-4      	; 0x3dc <lcd_busy_loop+0x34>
		_delay_us(0.5);
		temp=LCD_DATA_PIN;
     3e0:	96 b3       	in	r25, 0x16	; 22
     3e2:	92 2f       	mov	r25, r18
     3e4:	9a 95       	dec	r25
     3e6:	f1 f7       	brne	.-4      	; 0x3e4 <lcd_busy_loop+0x3c>
		temp&=0x0F;
		status=status|temp;
		busy=status & 0b10000000;
		_delay_us(0.5);
		CLEAR_E();
     3e8:	c7 98       	cbi	0x18, 7	; 24
     3ea:	93 2f       	mov	r25, r19
     3ec:	9a 95       	dec	r25
     3ee:	f1 f7       	brne	.-4      	; 0x3ec <lcd_busy_loop+0x44>
		_delay_us(1);	//tEL
	}while(busy);
     3f0:	87 fd       	sbrc	r24, 7
     3f2:	e4 cf       	rjmp	.-56     	; 0x3bc <lcd_busy_loop+0x14>
CLEAR_RW();		//write mode
     3f4:	c6 98       	cbi	0x18, 6	; 24
	//Change Port to output
	LCD_DATA_DDR|=0x0F;
     3f6:	87 b3       	in	r24, 0x17	; 23
     3f8:	8f 60       	ori	r24, 0x0F	; 15
     3fa:	87 bb       	out	0x17, r24	; 23

}
     3fc:	08 95       	ret

000003fe <lcd_byte>:
 #define DDR(x) _CONCAT(DDR,x)


//LCD FUNCTIONS
void lcd_byte(uint8_t c,uint8_t isdata)
{
     3fe:	28 2f       	mov	r18, r24
uint8_t hn,ln;			//Nibbles
uint8_t temp;
hn=c>>4;
ln=(c & 0x0F);
if(isdata==0)
     400:	66 23       	and	r22, r22
     402:	11 f4       	brne	.+4      	; 0x408 <lcd_byte+0xa>
	CLEAR_RS();
     404:	c5 98       	cbi	0x18, 5	; 24
     406:	01 c0       	rjmp	.+2      	; 0x40a <lcd_byte+0xc>
else
	SET_RS();
     408:	c5 9a       	sbi	0x18, 5	; 24
     40a:	82 e0       	ldi	r24, 0x02	; 2
     40c:	8a 95       	dec	r24
     40e:	f1 f7       	brne	.-4      	; 0x40c <lcd_byte+0xe>
_delay_us(0.500);		//tAS
SET_E();
     410:	c7 9a       	sbi	0x18, 7	; 24
temp=(LCD_DATA_PORT & 0XF0)|(hn);
     412:	88 b3       	in	r24, 0x18	; 24
     414:	92 2f       	mov	r25, r18
     416:	92 95       	swap	r25
     418:	9f 70       	andi	r25, 0x0F	; 15
     41a:	80 7f       	andi	r24, 0xF0	; 240
     41c:	98 2b       	or	r25, r24
LCD_DATA_PORT=temp;
     41e:	98 bb       	out	0x18, r25	; 24
     420:	95 e0       	ldi	r25, 0x05	; 5
     422:	89 2f       	mov	r24, r25
     424:	8a 95       	dec	r24
     426:	f1 f7       	brne	.-4      	; 0x424 <lcd_byte+0x26>
_delay_us(1);			//the
CLEAR_E();
     428:	c7 98       	cbi	0x18, 7	; 24
     42a:	89 2f       	mov	r24, r25
     42c:	8a 95       	dec	r24
     42e:	f1 f7       	brne	.-4      	; 0x42c <lcd_byte+0x2e>
_delay_us(1);
SET_E();
     430:	c7 9a       	sbi	0x18, 7	; 24
temp=(LCD_DATA_PORT & 0XF0)|(ln);
     432:	88 b3       	in	r24, 0x18	; 24
     434:	2f 70       	andi	r18, 0x0F	; 15
     436:	80 7f       	andi	r24, 0xF0	; 240
     438:	82 2b       	or	r24, r18
LCD_DATA_PORT=temp;
     43a:	88 bb       	out	0x18, r24	; 24
     43c:	89 2f       	mov	r24, r25
     43e:	8a 95       	dec	r24
     440:	f1 f7       	brne	.-4      	; 0x43e <lcd_byte+0x40>
_delay_us(1);			//tEH
CLEAR_E();
     442:	c7 98       	cbi	0x18, 7	; 24
     444:	9a 95       	dec	r25
     446:	f1 f7       	brne	.-4      	; 0x444 <lcd_byte+0x46>
_delay_us(1);			//tEL
lcd_busy_loop();
     448:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <lcd_busy_loop>
}
     44c:	08 95       	ret

0000044e <lcd_init>:
	LCD_DATA_DDR|=0x0F;

}

void lcd_init(uint8_t style)
{
     44e:	1f 93       	push	r17
     450:	18 2f       	mov	r17, r24
     452:	8c e2       	ldi	r24, 0x2C	; 44
     454:	91 e0       	ldi	r25, 0x01	; 1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     456:	20 e9       	ldi	r18, 0x90	; 144
     458:	31 e0       	ldi	r19, 0x01	; 1
     45a:	f9 01       	movw	r30, r18
     45c:	31 97       	sbiw	r30, 0x01	; 1
     45e:	f1 f7       	brne	.-4      	; 0x45c <lcd_init+0xe>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     460:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     462:	d9 f7       	brne	.-10     	; 0x45a <lcd_init+0xc>
	
_delay_ms(30);
	
	//Set IO Ports
	LCD_DATA_DDR|=(0x0F);
     464:	87 b3       	in	r24, 0x17	; 23
     466:	8f 60       	ori	r24, 0x0F	; 15
     468:	87 bb       	out	0x17, r24	; 23
	LCD_E_DDR|=(1<<LCD_E_POS);
     46a:	bf 9a       	sbi	0x17, 7	; 23
	LCD_RS_DDR|=(1<<LCD_RS_POS);
     46c:	bd 9a       	sbi	0x17, 5	; 23
	LCD_RW_DDR|=(1<<LCD_RW_POS);
     46e:	be 9a       	sbi	0x17, 6	; 23

	LCD_DATA_PORT&=0XF0;
     470:	88 b3       	in	r24, 0x18	; 24
     472:	80 7f       	andi	r24, 0xF0	; 240
     474:	88 bb       	out	0x18, r24	; 24
	CLEAR_E();
     476:	c7 98       	cbi	0x18, 7	; 24
	CLEAR_RW();
     478:	c6 98       	cbi	0x18, 6	; 24
	CLEAR_RS();
     47a:	c5 98       	cbi	0x18, 5	; 24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     47c:	81 e0       	ldi	r24, 0x01	; 1
     47e:	8a 95       	dec	r24
     480:	f1 f7       	brne	.-4      	; 0x47e <__stack+0x1f>
	_delay_us(0.3);	//tAS
	SET_E();
     482:	c7 9a       	sbi	0x18, 7	; 24
	LCD_DATA_PORT|=(0b00000010);
     484:	c1 9a       	sbi	0x18, 1	; 24
     486:	85 e0       	ldi	r24, 0x05	; 5
     488:	98 2f       	mov	r25, r24
     48a:	9a 95       	dec	r25
     48c:	f1 f7       	brne	.-4      	; 0x48a <__stack+0x2b>
	_delay_us(1);
	CLEAR_E();
     48e:	c7 98       	cbi	0x18, 7	; 24
     490:	8a 95       	dec	r24
     492:	f1 f7       	brne	.-4      	; 0x490 <__stack+0x31>
	_delay_us(1);
	lcd_busy_loop();                                    //[B] Forgot this delay
     494:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <lcd_busy_loop>
	lcd_cmd (0b00001100|style);	//Display On
     498:	81 2f       	mov	r24, r17
     49a:	8c 60       	ori	r24, 0x0C	; 12
     49c:	60 e0       	ldi	r22, 0x00	; 0
     49e:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
	lcd_cmd (0b00101000);			//function set 4-bit,2 line 5x7 dot format
     4a2:	88 e2       	ldi	r24, 0x28	; 40
     4a4:	60 e0       	ldi	r22, 0x00	; 0
     4a6:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
}
     4aa:	1f 91       	pop	r17
     4ac:	08 95       	ret

000004ae <lcd_write_string>:
void lcd_write_string(const char *msg)
{
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	ec 01       	movw	r28, r24
     4b4:	04 c0       	rjmp	.+8      	; 0x4be <lcd_write_string+0x10>
while(*msg!='\0')
 {
	lcd_data (*msg);
     4b6:	61 e0       	ldi	r22, 0x01	; 1
     4b8:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
	msg++;
     4bc:	21 96       	adiw	r28, 0x01	; 1
	lcd_cmd (0b00001100|style);	//Display On
	lcd_cmd (0b00101000);			//function set 4-bit,2 line 5x7 dot format
}
void lcd_write_string(const char *msg)
{
while(*msg!='\0')
     4be:	88 81       	ld	r24, Y
     4c0:	88 23       	and	r24, r24
     4c2:	c9 f7       	brne	.-14     	; 0x4b6 <lcd_write_string+0x8>
 {
	lcd_data (*msg);
	msg++;
 }
}
     4c4:	df 91       	pop	r29
     4c6:	cf 91       	pop	r28
     4c8:	08 95       	ret

000004ca <lcd_write_int>:

void lcd_write_int(int val,unsigned int field_length)
{
     4ca:	ef 92       	push	r14
     4cc:	ff 92       	push	r15
     4ce:	0f 93       	push	r16
     4d0:	1f 93       	push	r17
     4d2:	df 93       	push	r29
     4d4:	cf 93       	push	r28
     4d6:	00 d0       	rcall	.+0      	; 0x4d8 <lcd_write_int+0xe>
     4d8:	00 d0       	rcall	.+0      	; 0x4da <lcd_write_int+0x10>
     4da:	0f 92       	push	r0
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
     4e0:	9c 01       	movw	r18, r24
     4e2:	8b 01       	movw	r16, r22
	char str[5]={0,0,0,0,0};
     4e4:	fe 01       	movw	r30, r28
     4e6:	31 96       	adiw	r30, 0x01	; 1
     4e8:	85 e0       	ldi	r24, 0x05	; 5
     4ea:	df 01       	movw	r26, r30
     4ec:	1d 92       	st	X+, r1
     4ee:	8a 95       	dec	r24
     4f0:	e9 f7       	brne	.-6      	; 0x4ec <lcd_write_int+0x22>
     4f2:	fe 01       	movw	r30, r28
     4f4:	35 96       	adiw	r30, 0x05	; 5
     4f6:	0d c0       	rjmp	.+26     	; 0x512 <lcd_write_int+0x48>
	int i=4,j=0;
	while(val)
	{
	str[i]=val%10;
     4f8:	c9 01       	movw	r24, r18
     4fa:	6a e0       	ldi	r22, 0x0A	; 10
     4fc:	70 e0       	ldi	r23, 0x00	; 0
     4fe:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <__divmodhi4>
     502:	80 83       	st	Z, r24
	val=val/10;
     504:	c9 01       	movw	r24, r18
     506:	6a e0       	ldi	r22, 0x0A	; 10
     508:	70 e0       	ldi	r23, 0x00	; 0
     50a:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <__divmodhi4>
     50e:	9b 01       	movw	r18, r22
     510:	31 97       	sbiw	r30, 0x01	; 1

void lcd_write_int(int val,unsigned int field_length)
{
	char str[5]={0,0,0,0,0};
	int i=4,j=0;
	while(val)
     512:	21 15       	cp	r18, r1
     514:	31 05       	cpc	r19, r1
     516:	81 f7       	brne	.-32     	; 0x4f8 <lcd_write_int+0x2e>
	{
	str[i]=val%10;
	val=val/10;
	i--;
	}
	if(field_length==-1)
     518:	bf ef       	ldi	r27, 0xFF	; 255
     51a:	0f 3f       	cpi	r16, 0xFF	; 255
     51c:	1b 07       	cpc	r17, r27
     51e:	79 f4       	brne	.+30     	; 0x53e <lcd_write_int+0x74>
     520:	20 e0       	ldi	r18, 0x00	; 0
     522:	30 e0       	ldi	r19, 0x00	; 0
		while(str[j]==0) j++;
     524:	ae 01       	movw	r20, r28
     526:	4f 5f       	subi	r20, 0xFF	; 255
     528:	5f 4f       	sbci	r21, 0xFF	; 255
     52a:	02 c0       	rjmp	.+4      	; 0x530 <lcd_write_int+0x66>
     52c:	2f 5f       	subi	r18, 0xFF	; 255
     52e:	3f 4f       	sbci	r19, 0xFF	; 255
     530:	fa 01       	movw	r30, r20
     532:	e2 0f       	add	r30, r18
     534:	f3 1f       	adc	r31, r19
     536:	80 81       	ld	r24, Z
     538:	88 23       	and	r24, r24
     53a:	c1 f3       	breq	.-16     	; 0x52c <lcd_write_int+0x62>
     53c:	04 c0       	rjmp	.+8      	; 0x546 <lcd_write_int+0x7c>
	else
		j=5-field_length;
     53e:	25 e0       	ldi	r18, 0x05	; 5
     540:	30 e0       	ldi	r19, 0x00	; 0
     542:	20 1b       	sub	r18, r16
     544:	31 0b       	sbc	r19, r17
     546:	7e 01       	movw	r14, r28
     548:	08 94       	sec
     54a:	e1 1c       	adc	r14, r1
     54c:	f1 1c       	adc	r15, r1
     54e:	e2 0e       	add	r14, r18
     550:	f3 1e       	adc	r15, r19
     552:	89 01       	movw	r16, r18
     554:	09 c0       	rjmp	.+18     	; 0x568 <lcd_write_int+0x9e>

	if(val<0) lcd_data ('-');
	for(i=j;i<5;i++)
	{
	lcd_data (48+str[i]);
     556:	f7 01       	movw	r30, r14
     558:	81 91       	ld	r24, Z+
     55a:	7f 01       	movw	r14, r30
     55c:	80 5d       	subi	r24, 0xD0	; 208
     55e:	61 e0       	ldi	r22, 0x01	; 1
     560:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
		while(str[j]==0) j++;
	else
		j=5-field_length;

	if(val<0) lcd_data ('-');
	for(i=j;i<5;i++)
     564:	0f 5f       	subi	r16, 0xFF	; 255
     566:	1f 4f       	sbci	r17, 0xFF	; 255
     568:	05 30       	cpi	r16, 0x05	; 5
     56a:	11 05       	cpc	r17, r1
     56c:	a4 f3       	brlt	.-24     	; 0x556 <lcd_write_int+0x8c>
	{
	lcd_data (48+str[i]);
	}
}
     56e:	0f 90       	pop	r0
     570:	0f 90       	pop	r0
     572:	0f 90       	pop	r0
     574:	0f 90       	pop	r0
     576:	0f 90       	pop	r0
     578:	cf 91       	pop	r28
     57a:	df 91       	pop	r29
     57c:	1f 91       	pop	r17
     57e:	0f 91       	pop	r16
     580:	ff 90       	pop	r15
     582:	ef 90       	pop	r14
     584:	08 95       	ret

00000586 <lcd_goto_xy>:
void lcd_goto_xy(uint8_t x,uint8_t y)
{
 if(x<40)
     586:	88 32       	cpi	r24, 0x28	; 40
     588:	30 f4       	brcc	.+12     	; 0x596 <lcd_goto_xy+0x10>
 {
  if(y) x|=0b01000000;
     58a:	61 11       	cpse	r22, r1
     58c:	80 64       	ori	r24, 0x40	; 64
  x|=0b10000000;
  lcd_cmd (x);
     58e:	80 68       	ori	r24, 0x80	; 128
     590:	60 e0       	ldi	r22, 0x00	; 0
     592:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
     596:	08 95       	ret

00000598 <lcd_write_string_xy>:
  }
}
void lcd_write_string_xy(int x,int y,char *msg)
 {
     598:	0f 93       	push	r16
     59a:	1f 93       	push	r17
     59c:	8a 01       	movw	r16, r20
 lcd_goto_xy(x,y);
     59e:	0e 94 c3 02 	call	0x586	; 0x586 <lcd_goto_xy>
 lcd_write_string(msg);
     5a2:	c8 01       	movw	r24, r16
     5a4:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
}
     5a8:	1f 91       	pop	r17
     5aa:	0f 91       	pop	r16
     5ac:	08 95       	ret

000005ae <lcd_write_int_xy>:

void lcd_write_int_xy(int x,int y,int val,int fl) {
     5ae:	ef 92       	push	r14
     5b0:	ff 92       	push	r15
     5b2:	0f 93       	push	r16
     5b4:	1f 93       	push	r17
     5b6:	8a 01       	movw	r16, r20
     5b8:	79 01       	movw	r14, r18
 lcd_goto_xy(x,y);
     5ba:	0e 94 c3 02 	call	0x586	; 0x586 <lcd_goto_xy>
 lcd_write_int(val,fl);
     5be:	c8 01       	movw	r24, r16
     5c0:	b7 01       	movw	r22, r14
     5c2:	0e 94 65 02 	call	0x4ca	; 0x4ca <lcd_write_int>
}
     5c6:	1f 91       	pop	r17
     5c8:	0f 91       	pop	r16
     5ca:	ff 90       	pop	r15
     5cc:	ef 90       	pop	r14
     5ce:	08 95       	ret

000005d0 <usart_init>:

//USART COMMANDS
void usart_init(void)
{
 UCSRB = 0x00; //disable while setting baud rate
     5d0:	1a b8       	out	0x0a, r1	; 10
 UCSRA = 0x00;
     5d2:	1b b8       	out	0x0b, r1	; 11
 UCSRC = (URSEL) | 0x06;
     5d4:	87 e0       	ldi	r24, 0x07	; 7
     5d6:	80 bd       	out	0x20, r24	; 32
 UBRRL = 0x67; //set baud rate lo
     5d8:	87 e6       	ldi	r24, 0x67	; 103
     5da:	89 b9       	out	0x09, r24	; 9
 UBRRH = 0x00; //set baud rate hi
     5dc:	10 bc       	out	0x20, r1	; 32
 UCSRB = 0x98;
     5de:	88 e9       	ldi	r24, 0x98	; 152
     5e0:	8a b9       	out	0x0a, r24	; 10
}
     5e2:	08 95       	ret

000005e4 <usart_transmit_char>:
void usart_transmit_char( unsigned char data )
{
/* Wait for empty transmit buffer */
while ( !( UCSRA & (1<<UDRE)) )
     5e4:	5d 9b       	sbis	0x0b, 5	; 11
     5e6:	fe cf       	rjmp	.-4      	; 0x5e4 <usart_transmit_char>
;
/* Put data into buffer, sends the data */
UDR = data;
     5e8:	8c b9       	out	0x0c, r24	; 12
}
     5ea:	08 95       	ret

000005ec <usart_transmit_string>:

void usart_transmit_string(char *msg )
{
     5ec:	fc 01       	movw	r30, r24
     5ee:	04 c0       	rjmp	.+8      	; 0x5f8 <usart_transmit_string+0xc>
 UCSRB = 0x98;
}
void usart_transmit_char( unsigned char data )
{
/* Wait for empty transmit buffer */
while ( !( UCSRA & (1<<UDRE)) )
     5f0:	5d 9b       	sbis	0x0b, 5	; 11
     5f2:	fe cf       	rjmp	.-4      	; 0x5f0 <usart_transmit_string+0x4>
;
/* Put data into buffer, sends the data */
UDR = data;
     5f4:	8c b9       	out	0x0c, r24	; 12
void usart_transmit_string(char *msg )
{
while(*msg!='\0')
 {
	usart_transmit_char(*msg);
	msg++;
     5f6:	31 96       	adiw	r30, 0x01	; 1
UDR = data;
}

void usart_transmit_string(char *msg )
{
while(*msg!='\0')
     5f8:	80 81       	ld	r24, Z
     5fa:	88 23       	and	r24, r24
     5fc:	c9 f7       	brne	.-14     	; 0x5f0 <usart_transmit_string+0x4>
 {
	usart_transmit_char(*msg);
	msg++;
 }
}
     5fe:	08 95       	ret

00000600 <usart_transmit_newline>:
 UCSRB = 0x98;
}
void usart_transmit_char( unsigned char data )
{
/* Wait for empty transmit buffer */
while ( !( UCSRA & (1<<UDRE)) )
     600:	5d 9b       	sbis	0x0b, 5	; 11
     602:	fe cf       	rjmp	.-4      	; 0x600 <usart_transmit_newline>
;
/* Put data into buffer, sends the data */
UDR = data;
     604:	8a e0       	ldi	r24, 0x0A	; 10
     606:	8c b9       	out	0x0c, r24	; 12
 UCSRB = 0x98;
}
void usart_transmit_char( unsigned char data )
{
/* Wait for empty transmit buffer */
while ( !( UCSRA & (1<<UDRE)) )
     608:	5d 9b       	sbis	0x0b, 5	; 11
     60a:	fe cf       	rjmp	.-4      	; 0x608 <usart_transmit_newline+0x8>
;
/* Put data into buffer, sends the data */
UDR = data;
     60c:	8d e0       	ldi	r24, 0x0D	; 13
     60e:	8c b9       	out	0x0c, r24	; 12
}
void usart_transmit_newline(void)
{
usart_transmit_char(10);
usart_transmit_char(13);
}
     610:	08 95       	ret

00000612 <usart_receive_char>:
unsigned char usart_receive_char(void)
{
/* Wait for data to be received */
while ( !(UCSRA & (1<<RXC)) )
     612:	5f 9b       	sbis	0x0b, 7	; 11
     614:	fe cf       	rjmp	.-4      	; 0x612 <usart_receive_char>
;
/* Get and return received data from buffer */
return UDR;
     616:	8c b1       	in	r24, 0x0c	; 12
}
     618:	08 95       	ret

0000061a <bot_motion_init>:

//BOT MOTIONS
void bot_motion_init(void)
{
DDRC=0xff;
     61a:	8f ef       	ldi	r24, 0xFF	; 255
     61c:	84 bb       	out	0x14, r24	; 20
}
     61e:	08 95       	ret

00000620 <bot_left_forward>:
void bot_left_forward(void)
{
 MOTOR1A=1;
     620:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     622:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
     624:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=0;
     626:	af 98       	cbi	0x15, 7	; 21
}
     628:	08 95       	ret

0000062a <bot_left_backward>:
void bot_left_backward(void)
{
 MOTOR1A=0;
     62a:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
     62c:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=0;
     62e:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=0;
     630:	af 98       	cbi	0x15, 7	; 21
}
     632:	08 95       	ret

00000634 <bot_right_forward>:
void bot_right_forward(void)
{
 MOTOR1A=0;
     634:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=0;
     636:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
     638:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0; 
     63a:	af 98       	cbi	0x15, 7	; 21
}
     63c:	08 95       	ret

0000063e <bot_left>:
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_right_forward(void)
{
 MOTOR1A=0;
     63e:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=0;
     640:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
     642:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0; 
     644:	af 98       	cbi	0x15, 7	; 21
}

void bot_left(void)
{
 bot_right_forward();
}
     646:	08 95       	ret

00000648 <bot_right>:
{
DDRC=0xff;
}
void bot_left_forward(void)
{
 MOTOR1A=1;
     648:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     64a:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
     64c:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=0;
     64e:	af 98       	cbi	0x15, 7	; 21
}

void bot_right(void)
{
 bot_left_forward();
}
     650:	08 95       	ret

00000652 <bot_right_backward>:

void bot_right_backward(void)
{
 MOTOR1A=0;
     652:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=0;
     654:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
     656:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=1; 
     658:	af 9a       	sbi	0x15, 7	; 21
}
     65a:	08 95       	ret

0000065c <bot_forward>:
void bot_forward(void)
{
MOTOR1A=1;
     65c:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     65e:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
     660:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     662:	af 98       	cbi	0x15, 7	; 21
}
     664:	08 95       	ret

00000666 <bot_backward>:
void bot_backward(void)
{
 MOTOR1A=0;
     666:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
     668:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=0;
     66a:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=1;
     66c:	af 9a       	sbi	0x15, 7	; 21
}
     66e:	08 95       	ret

00000670 <bot_spot_left>:
void bot_spot_left(void)
{
 MOTOR1A=0;
     670:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
     672:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     674:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     676:	af 98       	cbi	0x15, 7	; 21
}
     678:	08 95       	ret

0000067a <bot_spot_right>:

void bot_spot_right(void)
{
MOTOR1A=1;
     67a:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     67c:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
     67e:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=1;
     680:	af 9a       	sbi	0x15, 7	; 21
}
     682:	08 95       	ret

00000684 <bot_stop>:
void bot_stop(void)
{
 MOTOR1A=0;
     684:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=0;
     686:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
     688:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=0;
     68a:	af 98       	cbi	0x15, 7	; 21
}
     68c:	08 95       	ret

0000068e <bot_brake>:
void bot_brake(void)
{
MOTOR1A=1;
     68e:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
     690:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     692:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
     694:	af 9a       	sbi	0x15, 7	; 21
}
     696:	08 95       	ret

00000698 <switch_init>:

void switch_init(void)
{
PORTD|=0x0F;
     698:	82 b3       	in	r24, 0x12	; 18
     69a:	8f 60       	ori	r24, 0x0F	; 15
     69c:	82 bb       	out	0x12, r24	; 18
DDRD&=0xF0;
     69e:	81 b3       	in	r24, 0x11	; 17
     6a0:	80 7f       	andi	r24, 0xF0	; 240
     6a2:	81 bb       	out	0x11, r24	; 17
}
     6a4:	08 95       	ret

000006a6 <pressed_switch0>:

int pressed_switch0(void)
{
if(bit_is_clear(PIND,0))
     6a6:	20 b3       	in	r18, 0x10	; 16
     6a8:	30 e0       	ldi	r19, 0x00	; 0
     6aa:	20 95       	com	r18
     6ac:	30 95       	com	r19
     6ae:	21 70       	andi	r18, 0x01	; 1
     6b0:	30 70       	andi	r19, 0x00	; 0
return 1;
else
return 0;
}
     6b2:	c9 01       	movw	r24, r18
     6b4:	08 95       	ret

000006b6 <pressed_switch1>:

int pressed_switch1(void)
{
if(bit_is_clear(PIND,1))
     6b6:	20 b3       	in	r18, 0x10	; 16
     6b8:	30 e0       	ldi	r19, 0x00	; 0
     6ba:	36 95       	lsr	r19
     6bc:	27 95       	ror	r18
     6be:	20 95       	com	r18
     6c0:	30 95       	com	r19
     6c2:	21 70       	andi	r18, 0x01	; 1
     6c4:	30 70       	andi	r19, 0x00	; 0
return 1;
else
return 0;
}
     6c6:	c9 01       	movw	r24, r18
     6c8:	08 95       	ret

000006ca <pressed_switch2>:

int pressed_switch2(void)
{
if(bit_is_clear(PIND,2))
     6ca:	20 b3       	in	r18, 0x10	; 16
     6cc:	30 e0       	ldi	r19, 0x00	; 0
     6ce:	36 95       	lsr	r19
     6d0:	27 95       	ror	r18
     6d2:	36 95       	lsr	r19
     6d4:	27 95       	ror	r18
     6d6:	20 95       	com	r18
     6d8:	30 95       	com	r19
     6da:	21 70       	andi	r18, 0x01	; 1
     6dc:	30 70       	andi	r19, 0x00	; 0
return 1;
else
return 0;
}
     6de:	c9 01       	movw	r24, r18
     6e0:	08 95       	ret

000006e2 <pressed_switch3>:

int pressed_switch3(void)
{
if(bit_is_clear(PIND,3))
     6e2:	20 b3       	in	r18, 0x10	; 16
     6e4:	30 e0       	ldi	r19, 0x00	; 0
     6e6:	43 e0       	ldi	r20, 0x03	; 3
     6e8:	36 95       	lsr	r19
     6ea:	27 95       	ror	r18
     6ec:	4a 95       	dec	r20
     6ee:	e1 f7       	brne	.-8      	; 0x6e8 <pressed_switch3+0x6>
     6f0:	20 95       	com	r18
     6f2:	30 95       	com	r19
     6f4:	21 70       	andi	r18, 0x01	; 1
     6f6:	30 70       	andi	r19, 0x00	; 0
return 1;
else
return 0;
}
     6f8:	c9 01       	movw	r24, r18
     6fa:	08 95       	ret

000006fc <line_track>:
int dir = 2, Coordinates_changed_by = 0 ;
int x_coordinate = 5, y_coordinate = 5 ;
int dir_array[9][9][4];

void line_track(void)	
{
     6fc:	6f 92       	push	r6
     6fe:	7f 92       	push	r7
     700:	8f 92       	push	r8
     702:	9f 92       	push	r9
     704:	af 92       	push	r10
     706:	bf 92       	push	r11
     708:	cf 92       	push	r12
     70a:	df 92       	push	r13
     70c:	ef 92       	push	r14
     70e:	ff 92       	push	r15
     710:	0f 93       	push	r16
     712:	1f 93       	push	r17
 MOTOR2A=0;
 MOTOR2B=1; 
}
void bot_forward(void)
{
MOTOR1A=1;
     714:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     716:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
     718:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     71a:	af 98       	cbi	0x15, 7	; 21
	//check_sensors();
	bot_forward();
	switch(sensorbyte)
     71c:	80 91 e0 00 	lds	r24, 0x00E0
     720:	86 30       	cpi	r24, 0x06	; 6
     722:	91 f1       	breq	.+100    	; 0x788 <line_track+0x8c>
     724:	87 30       	cpi	r24, 0x07	; 7
     726:	60 f4       	brcc	.+24     	; 0x740 <line_track+0x44>
     728:	82 30       	cpi	r24, 0x02	; 2
     72a:	b1 f0       	breq	.+44     	; 0x758 <line_track+0x5c>
     72c:	83 30       	cpi	r24, 0x03	; 3
     72e:	18 f4       	brcc	.+6      	; 0x736 <line_track+0x3a>
     730:	81 30       	cpi	r24, 0x01	; 1
     732:	c1 f5       	brne	.+112    	; 0x7a4 <line_track+0xa8>
     734:	31 c0       	rjmp	.+98     	; 0x798 <line_track+0x9c>
     736:	83 30       	cpi	r24, 0x03	; 3
     738:	a9 f0       	breq	.+42     	; 0x764 <line_track+0x68>
     73a:	84 30       	cpi	r24, 0x04	; 4
     73c:	99 f5       	brne	.+102    	; 0x7a4 <line_track+0xa8>
     73e:	09 c0       	rjmp	.+18     	; 0x752 <line_track+0x56>
     740:	88 30       	cpi	r24, 0x08	; 8
     742:	39 f1       	breq	.+78     	; 0x792 <line_track+0x96>
     744:	88 30       	cpi	r24, 0x08	; 8
     746:	a0 f0       	brcs	.+40     	; 0x770 <line_track+0x74>
     748:	8c 30       	cpi	r24, 0x0C	; 12
     74a:	49 f0       	breq	.+18     	; 0x75e <line_track+0x62>
     74c:	8e 30       	cpi	r24, 0x0E	; 14
     74e:	51 f5       	brne	.+84     	; 0x7a4 <line_track+0xa8>
     750:	0c c0       	rjmp	.+24     	; 0x76a <line_track+0x6e>
	{ 
		case 0b0110:mpos = 0; break;//sensor numbering starts from right

		case 0b0100:mpos = 1; break;
     752:	81 e0       	ldi	r24, 0x01	; 1
     754:	90 e0       	ldi	r25, 0x00	; 0
     756:	22 c0       	rjmp	.+68     	; 0x79c <line_track+0xa0>

		case 0b0010:mpos = -1; break;
     758:	8f ef       	ldi	r24, 0xFF	; 255
     75a:	9f ef       	ldi	r25, 0xFF	; 255
     75c:	1f c0       	rjmp	.+62     	; 0x79c <line_track+0xa0>

		case 0b1100:mpos = 3; break;
     75e:	83 e0       	ldi	r24, 0x03	; 3
     760:	90 e0       	ldi	r25, 0x00	; 0
     762:	1c c0       	rjmp	.+56     	; 0x79c <line_track+0xa0>
		
		case 0b0011:mpos = -3; 
     764:	8d ef       	ldi	r24, 0xFD	; 253
     766:	9f ef       	ldi	r25, 0xFF	; 255
     768:	05 c0       	rjmp	.+10     	; 0x774 <line_track+0x78>
		{
			mpos = 0;
		}
		break;

		case 0b1110:mpos = 4; break;
     76a:	84 e0       	ldi	r24, 0x04	; 4
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	16 c0       	rjmp	.+44     	; 0x79c <line_track+0xa0>
		
		case 0b0111:mpos = -4; 
     770:	8c ef       	ldi	r24, 0xFC	; 252
     772:	9f ef       	ldi	r25, 0xFF	; 255
     774:	90 93 e2 00 	sts	0x00E2, r25
     778:	80 93 e1 00 	sts	0x00E1, r24
		//lcd_clear();
		//lcd_write_string("0111");
		if(flag1==1)
     77c:	80 91 ed 00 	lds	r24, 0x00ED
     780:	90 91 ee 00 	lds	r25, 0x00EE
     784:	01 97       	sbiw	r24, 0x01	; 1
     786:	71 f4       	brne	.+28     	; 0x7a4 <line_track+0xa8>
		{
			mpos = 0;
     788:	10 92 e2 00 	sts	0x00E2, r1
     78c:	10 92 e1 00 	sts	0x00E1, r1
     790:	09 c0       	rjmp	.+18     	; 0x7a4 <line_track+0xa8>
		}
		break;
		
		
		case 0b1000:mpos = 6; break;
     792:	86 e0       	ldi	r24, 0x06	; 6
     794:	90 e0       	ldi	r25, 0x00	; 0
     796:	02 c0       	rjmp	.+4      	; 0x79c <line_track+0xa0>

		case 0b0001:mpos = -6; break;
     798:	8a ef       	ldi	r24, 0xFA	; 250
     79a:	9f ef       	ldi	r25, 0xFF	; 255
     79c:	90 93 e2 00 	sts	0x00E2, r25
     7a0:	80 93 e1 00 	sts	0x00E1, r24
		// }
		break;
		default: break;
	}
	
	act_error = prev_error - mpos;
     7a4:	60 91 e1 00 	lds	r22, 0x00E1
     7a8:	70 91 e2 00 	lds	r23, 0x00E2
     7ac:	88 27       	eor	r24, r24
     7ae:	77 fd       	sbrc	r23, 7
     7b0:	80 95       	com	r24
     7b2:	98 2f       	mov	r25, r24
     7b4:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <__floatsisf>
     7b8:	5b 01       	movw	r10, r22
     7ba:	6c 01       	movw	r12, r24
     7bc:	60 91 91 03 	lds	r22, 0x0391
     7c0:	70 91 92 03 	lds	r23, 0x0392
     7c4:	80 91 93 03 	lds	r24, 0x0393
     7c8:	90 91 94 03 	lds	r25, 0x0394
     7cc:	a6 01       	movw	r20, r12
     7ce:	95 01       	movw	r18, r10
     7d0:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <__subsf3>
     7d4:	7b 01       	movw	r14, r22
     7d6:	8c 01       	movw	r16, r24
     7d8:	60 93 95 03 	sts	0x0395, r22
     7dc:	70 93 96 03 	sts	0x0396, r23
     7e0:	80 93 97 03 	sts	0x0397, r24
     7e4:	90 93 98 03 	sts	0x0398, r25
	control = (mpos * kp) - (kd*(act_error));
     7e8:	c6 01       	movw	r24, r12
     7ea:	b5 01       	movw	r22, r10
     7ec:	20 91 d0 00 	lds	r18, 0x00D0
     7f0:	30 91 d1 00 	lds	r19, 0x00D1
     7f4:	40 91 d2 00 	lds	r20, 0x00D2
     7f8:	50 91 d3 00 	lds	r21, 0x00D3
     7fc:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__mulsf3>
     800:	3b 01       	movw	r6, r22
     802:	4c 01       	movw	r8, r24
     804:	c8 01       	movw	r24, r16
     806:	b7 01       	movw	r22, r14
     808:	20 91 d4 00 	lds	r18, 0x00D4
     80c:	30 91 d5 00 	lds	r19, 0x00D5
     810:	40 91 d6 00 	lds	r20, 0x00D6
     814:	50 91 d7 00 	lds	r21, 0x00D7
     818:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <__mulsf3>
     81c:	9b 01       	movw	r18, r22
     81e:	ac 01       	movw	r20, r24
     820:	c4 01       	movw	r24, r8
     822:	b3 01       	movw	r22, r6
     824:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <__subsf3>
     828:	7b 01       	movw	r14, r22
     82a:	8c 01       	movw	r16, r24
     82c:	60 93 f9 00 	sts	0x00F9, r22
     830:	70 93 fa 00 	sts	0x00FA, r23
     834:	80 93 fb 00 	sts	0x00FB, r24
     838:	90 93 fc 00 	sts	0x00FC, r25
	prev_error = mpos ;
     83c:	a0 92 91 03 	sts	0x0391, r10
     840:	b0 92 92 03 	sts	0x0392, r11
     844:	c0 92 93 03 	sts	0x0393, r12
     848:	d0 92 94 03 	sts	0x0394, r13
	int motor1_value = opt - control;//right motor is m1
     84c:	60 91 ce 00 	lds	r22, 0x00CE
     850:	70 91 cf 00 	lds	r23, 0x00CF
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <__floatunsisf>
     85c:	5b 01       	movw	r10, r22
     85e:	6c 01       	movw	r12, r24
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     860:	a8 01       	movw	r20, r16
     862:	97 01       	movw	r18, r14
     864:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <__subsf3>
     868:	0e 94 c5 0c 	call	0x198a	; 0x198a <__fixsfsi>
     86c:	7b bd       	out	0x2b, r23	; 43
     86e:	6a bd       	out	0x2a, r22	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     870:	c6 01       	movw	r24, r12
     872:	b5 01       	movw	r22, r10
     874:	a8 01       	movw	r20, r16
     876:	97 01       	movw	r18, r14
     878:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <__addsf3>
     87c:	0e 94 c5 0c 	call	0x198a	; 0x198a <__fixsfsi>
     880:	79 bd       	out	0x29, r23	; 41
     882:	68 bd       	out	0x28, r22	; 40
	int motor2_value = opt + control;
	set_pwm1a(motor1_value);
	set_pwm1b(motor2_value);
	
	//delay_microsec(10);
}
     884:	1f 91       	pop	r17
     886:	0f 91       	pop	r16
     888:	ff 90       	pop	r15
     88a:	ef 90       	pop	r14
     88c:	df 90       	pop	r13
     88e:	cf 90       	pop	r12
     890:	bf 90       	pop	r11
     892:	af 90       	pop	r10
     894:	9f 90       	pop	r9
     896:	8f 90       	pop	r8
     898:	7f 90       	pop	r7
     89a:	6f 90       	pop	r6
     89c:	08 95       	ret

0000089e <init_devices>:

void init_devices(void)
{ 
	port_init();
     89e:	0e 94 49 00 	call	0x92	; 0x92 <port_init>
}

//ADC INITIALIZE
void adc_init(void)
{
 ADC_DIR=0X00;
     8a2:	1a ba       	out	0x1a, r1	; 26
 ADCSRA=0X00;
     8a4:	16 b8       	out	0x06, r1	; 6
 ADMUX=0X60;//0x40 for 10 bits
     8a6:	80 e6       	ldi	r24, 0x60	; 96
     8a8:	87 b9       	out	0x07, r24	; 7
 ADCSRA=0X87;
     8aa:	87 e8       	ldi	r24, 0x87	; 135
     8ac:	86 b9       	out	0x06, r24	; 6
 ACSR=0X80;
     8ae:	80 e8       	ldi	r24, 0x80	; 128
     8b0:	88 b9       	out	0x08, r24	; 8
}

//BOT MOTIONS
void bot_motion_init(void)
{
DDRC=0xff;
     8b2:	8f ef       	ldi	r24, 0xFF	; 255
     8b4:	84 bb       	out	0x14, r24	; 20
	adc_init();
	bot_motion_init();
	lcd_init(underline);
     8b6:	82 e0       	ldi	r24, 0x02	; 2
     8b8:	0e 94 27 02 	call	0x44e	; 0x44e <lcd_init>
 MOTOR2B=1;
}

void switch_init(void)
{
PORTD|=0x0F;
     8bc:	82 b3       	in	r24, 0x12	; 18
     8be:	8f 60       	ori	r24, 0x0F	; 15
     8c0:	82 bb       	out	0x12, r24	; 18
DDRD&=0xF0;
     8c2:	81 b3       	in	r24, 0x11	; 17
     8c4:	80 7f       	andi	r24, 0xF0	; 240
     8c6:	81 bb       	out	0x11, r24	; 17
	switch_init();
	pwm1_init();
     8c8:	0e 94 53 00 	call	0xa6	; 0xa6 <pwm1_init>
}
     8cc:	08 95       	ret

000008ce <Uturn>:

void Uturn()
{	
	turn = 'u';
     8ce:	85 e7       	ldi	r24, 0x75	; 117
     8d0:	80 93 d8 00 	sts	0x00D8, r24
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     8d4:	20 ef       	ldi	r18, 0xF0	; 240
     8d6:	30 e0       	ldi	r19, 0x00	; 0
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     8d8:	82 e2       	ldi	r24, 0x22	; 34
     8da:	91 e0       	ldi	r25, 0x01	; 1
     8dc:	08 c0       	rjmp	.+16     	; 0x8ee <Uturn+0x20>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     8de:	3b bd       	out	0x2b, r19	; 43
     8e0:	2a bd       	out	0x2a, r18	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     8e2:	99 bd       	out	0x29, r25	; 41
     8e4:	88 bd       	out	0x28, r24	; 40
 MOTOR2A=0;
 MOTOR2B=1;
}
void bot_spot_left(void)
{
 MOTOR1A=0;
     8e6:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
     8e8:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     8ea:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     8ec:	af 98       	cbi	0x15, 7	; 21
	
	while(bit_is_set(PINA,5))
     8ee:	cd 99       	sbic	0x19, 5	; 25
     8f0:	f6 cf       	rjmp	.-20     	; 0x8de <Uturn+0x10>
     8f2:	09 c0       	rjmp	.+18     	; 0x906 <Uturn+0x38>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     8f4:	3b bd       	out	0x2b, r19	; 43
     8f6:	2a bd       	out	0x2a, r18	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     8f8:	99 bd       	out	0x29, r25	; 41
     8fa:	88 bd       	out	0x28, r24	; 40
 MOTOR2A=0;
 MOTOR2B=1;
}
void bot_spot_left(void)
{
 MOTOR1A=0;
     8fc:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
     8fe:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     900:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     902:	af 98       	cbi	0x15, 7	; 21
     904:	04 c0       	rjmp	.+8      	; 0x90e <Uturn+0x40>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     906:	29 eb       	ldi	r18, 0xB9	; 185
     908:	30 e0       	ldi	r19, 0x00	; 0
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     90a:	87 ed       	ldi	r24, 0xD7	; 215
     90c:	90 e0       	ldi	r25, 0x00	; 0
		set_pwm1a(240);
		set_pwm1b(290);
		bot_spot_left();
		//left_count();
	}
	while((bit_is_set(PINA,6) && bit_is_set(PIND, 6)))
     90e:	ce 9b       	sbis	0x19, 6	; 25
     910:	02 c0       	rjmp	.+4      	; 0x916 <Uturn+0x48>
     912:	86 99       	sbic	0x10, 6	; 16
     914:	ef cf       	rjmp	.-34     	; 0x8f4 <Uturn+0x26>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     916:	8f e8       	ldi	r24, 0x8F	; 143
     918:	91 e0       	ldi	r25, 0x01	; 1
     91a:	9b bd       	out	0x2b, r25	; 43
     91c:	8a bd       	out	0x2a, r24	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     91e:	99 bd       	out	0x29, r25	; 41
     920:	88 bd       	out	0x28, r24	; 40
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
     922:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
     924:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     926:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
     928:	af 9a       	sbi	0x15, 7	; 21
	}
	set_pwm1a(399);
	set_pwm1b(399);
	bot_brake();
	//delay_sec(2);
}
     92a:	08 95       	ret

0000092c <left_count>:
	bot_brake();
}

void left_count()
{
	if(bit_is_clear(PINA,4))
     92c:	cc 99       	sbic	0x19, 4	; 25
     92e:	16 c0       	rjmp	.+44     	; 0x95c <left_count+0x30>
	{
		if(l==0)
     930:	80 91 e5 00 	lds	r24, 0x00E5
     934:	90 91 e6 00 	lds	r25, 0x00E6
     938:	89 2b       	or	r24, r25
     93a:	a1 f4       	brne	.+40     	; 0x964 <left_count+0x38>
		{
			lcount++;
     93c:	80 91 e7 00 	lds	r24, 0x00E7
     940:	90 91 e8 00 	lds	r25, 0x00E8
     944:	01 96       	adiw	r24, 0x01	; 1
     946:	90 93 e8 00 	sts	0x00E8, r25
     94a:	80 93 e7 00 	sts	0x00E7, r24
			l = 1;
     94e:	81 e0       	ldi	r24, 0x01	; 1
     950:	90 e0       	ldi	r25, 0x00	; 0
     952:	90 93 e6 00 	sts	0x00E6, r25
     956:	80 93 e5 00 	sts	0x00E5, r24
     95a:	08 95       	ret
		}
	}
	else
	{
		l = 0;
     95c:	10 92 e6 00 	sts	0x00E6, r1
     960:	10 92 e5 00 	sts	0x00E5, r1
     964:	08 95       	ret

00000966 <special_case_check>:
	
}

void special_case_check()         ////called inside left_junc_check
{
	if(bit_is_clear(PINA,5) || flag1 == 1)
     966:	cd 9b       	sbis	0x19, 5	; 25
     968:	06 c0       	rjmp	.+12     	; 0x976 <special_case_check+0x10>
     96a:	80 91 ed 00 	lds	r24, 0x00ED
     96e:	90 91 ee 00 	lds	r25, 0x00EE
     972:	01 97       	sbiw	r24, 0x01	; 1
     974:	79 f5       	brne	.+94     	; 0x9d4 <special_case_check+0x6e>
	{
		flag1 = 1;
     976:	81 e0       	ldi	r24, 0x01	; 1
     978:	90 e0       	ldi	r25, 0x00	; 0
     97a:	90 93 ee 00 	sts	0x00EE, r25
     97e:	80 93 ed 00 	sts	0x00ED, r24
		
		if(bit_is_clear(PINA,4) && (bit_is_clear(PIND,6) || bit_is_clear(PINA,6)))
     982:	cc 99       	sbic	0x19, 4	; 25
     984:	27 c0       	rjmp	.+78     	; 0x9d4 <special_case_check+0x6e>
     986:	86 9b       	sbis	0x10, 6	; 16
     988:	14 c0       	rjmp	.+40     	; 0x9b2 <special_case_check+0x4c>
     98a:	ce 9b       	sbis	0x19, 6	; 25
     98c:	12 c0       	rjmp	.+36     	; 0x9b2 <special_case_check+0x4c>
     98e:	08 95       	ret
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     990:	3b bd       	out	0x2b, r19	; 43
     992:	2a bd       	out	0x2a, r18	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     994:	39 bd       	out	0x29, r19	; 41
     996:	28 bd       	out	0x28, r18	; 40
 MOTOR2A=0;
 MOTOR2B=1; 
}
void bot_forward(void)
{
MOTOR1A=1;
     998:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     99a:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
     99c:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     99e:	af 98       	cbi	0x15, 7	; 21
			{
				set_pwm1a(240);
				set_pwm1b(240);
				bot_forward();
				flag1 = 0;
				if(bit_is_clear(PIND, 7))
     9a0:	80 e0       	ldi	r24, 0x00	; 0
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	87 99       	sbic	0x10, 7	; 16
     9a6:	09 c0       	rjmp	.+18     	; 0x9ba <special_case_check+0x54>
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
     9a8:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
     9aa:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     9ac:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
     9ae:	af 9a       	sbi	0x15, 7	; 21
     9b0:	04 c0       	rjmp	.+8      	; 0x9ba <special_case_check+0x54>
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	90 e0       	ldi	r25, 0x00	; 0
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     9b6:	20 ef       	ldi	r18, 0xF0	; 240
     9b8:	30 e0       	ldi	r19, 0x00	; 0
	{
		flag1 = 1;
		
		if(bit_is_clear(PINA,4) && (bit_is_clear(PIND,6) || bit_is_clear(PINA,6)))
		{
			while(bit_is_clear(PINA,4) && bit_is_set(PIND, 7)) 
     9ba:	cc 9b       	sbis	0x19, 4	; 25
     9bc:	05 c0       	rjmp	.+10     	; 0x9c8 <special_case_check+0x62>
     9be:	90 93 ee 00 	sts	0x00EE, r25
     9c2:	80 93 ed 00 	sts	0x00ED, r24
     9c6:	08 95       	ret
     9c8:	87 99       	sbic	0x10, 7	; 16
     9ca:	e2 cf       	rjmp	.-60     	; 0x990 <special_case_check+0x2a>
     9cc:	90 93 ee 00 	sts	0x00EE, r25
     9d0:	80 93 ed 00 	sts	0x00ED, r24
     9d4:	08 95       	ret

000009d6 <line_track_new>:
	
}

void line_track_new()
{
	check_sensors();
     9d6:	0e 94 68 01 	call	0x2d0	; 0x2d0 <check_sensors>
 MOTOR2A=0;
 MOTOR2B=1; 
}
void bot_forward(void)
{
MOTOR1A=1;
     9da:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     9dc:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
     9de:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     9e0:	af 98       	cbi	0x15, 7	; 21
	bot_forward();
	if(bit_is_set(PINA,6) && bit_is_clear(PIND,6))
     9e2:	ce 9b       	sbis	0x19, 6	; 25
     9e4:	09 c0       	rjmp	.+18     	; 0x9f8 <line_track_new+0x22>
     9e6:	86 99       	sbic	0x10, 6	; 16
     9e8:	07 c0       	rjmp	.+14     	; 0x9f8 <line_track_new+0x22>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     9ea:	86 ee       	ldi	r24, 0xE6	; 230
     9ec:	90 e0       	ldi	r25, 0x00	; 0
     9ee:	9b bd       	out	0x2b, r25	; 43
     9f0:	8a bd       	out	0x2a, r24	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     9f2:	82 e2       	ldi	r24, 0x22	; 34
     9f4:	91 e0       	ldi	r25, 0x01	; 1
     9f6:	1a c0       	rjmp	.+52     	; 0xa2c <line_track_new+0x56>
	{
		set_pwm1a(230);
		set_pwm1b(290);

	}
	else if(bit_is_set(PIND,6) && bit_is_clear(PINA,6))
     9f8:	86 9b       	sbis	0x10, 6	; 16
     9fa:	09 c0       	rjmp	.+18     	; 0xa0e <line_track_new+0x38>
     9fc:	ce 99       	sbic	0x19, 6	; 25
     9fe:	07 c0       	rjmp	.+14     	; 0xa0e <line_track_new+0x38>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     a00:	82 e2       	ldi	r24, 0x22	; 34
     a02:	91 e0       	ldi	r25, 0x01	; 1
     a04:	9b bd       	out	0x2b, r25	; 43
     a06:	8a bd       	out	0x2a, r24	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     a08:	86 ee       	ldi	r24, 0xE6	; 230
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	0f c0       	rjmp	.+30     	; 0xa2c <line_track_new+0x56>
	{
		set_pwm1a(290);
		set_pwm1b(230);
	}
	else if(bit_is_set(PIND,6) && bit_is_set(PINA,6))
     a0e:	86 9b       	sbis	0x10, 6	; 16
     a10:	05 c0       	rjmp	.+10     	; 0xa1c <line_track_new+0x46>
     a12:	ce 9b       	sbis	0x19, 6	; 25
     a14:	03 c0       	rjmp	.+6      	; 0xa1c <line_track_new+0x46>
	{
		line_track();
     a16:	0e 94 7e 03 	call	0x6fc	; 0x6fc <line_track>
     a1a:	0a c0       	rjmp	.+20     	; 0xa30 <line_track_new+0x5a>
	}
	else if(bit_is_clear(PIND,6) && bit_is_clear(PINA,6))
     a1c:	86 99       	sbic	0x10, 6	; 16
     a1e:	08 c0       	rjmp	.+16     	; 0xa30 <line_track_new+0x5a>
     a20:	ce 99       	sbic	0x19, 6	; 25
     a22:	06 c0       	rjmp	.+12     	; 0xa30 <line_track_new+0x5a>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     a24:	84 e0       	ldi	r24, 0x04	; 4
     a26:	91 e0       	ldi	r25, 0x01	; 1
     a28:	9b bd       	out	0x2b, r25	; 43
     a2a:	8a bd       	out	0x2a, r24	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     a2c:	99 bd       	out	0x29, r25	; 41
     a2e:	88 bd       	out	0x28, r24	; 40
	{
		set_pwm1a(260);
		set_pwm1b(260);
	}
		delay_microsec(10);
     a30:	8a e0       	ldi	r24, 0x0A	; 10
     a32:	90 e0       	ldi	r25, 0x00	; 0
     a34:	0e 94 e5 00 	call	0x1ca	; 0x1ca <delay_microsec>
}
     a38:	08 95       	ret

00000a3a <turn_left>:
	//delay_millisec(100);
}

void turn_left()
{	
	turn = 'l';
     a3a:	8c e6       	ldi	r24, 0x6C	; 108
     a3c:	80 93 d8 00 	sts	0x00D8, r24
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     a40:	89 e0       	ldi	r24, 0x09	; 9
     a42:	91 e0       	ldi	r25, 0x01	; 1
     a44:	08 c0       	rjmp	.+16     	; 0xa56 <turn_left+0x1c>
     a46:	9b bd       	out	0x2b, r25	; 43
     a48:	8a bd       	out	0x2a, r24	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     a4a:	99 bd       	out	0x29, r25	; 41
     a4c:	88 bd       	out	0x28, r24	; 40
 MOTOR2A=0;
 MOTOR2B=1;
}
void bot_spot_left(void)
{
 MOTOR1A=0;
     a4e:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
     a50:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     a52:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     a54:	af 98       	cbi	0x15, 7	; 21
	while(bit_is_set(PINA,5))
     a56:	cd 99       	sbic	0x19, 5	; 25
     a58:	f6 cf       	rjmp	.-20     	; 0xa46 <turn_left+0xc>
     a5a:	09 c0       	rjmp	.+18     	; 0xa6e <turn_left+0x34>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     a5c:	9b bd       	out	0x2b, r25	; 43
     a5e:	8a bd       	out	0x2a, r24	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     a60:	99 bd       	out	0x29, r25	; 41
     a62:	88 bd       	out	0x28, r24	; 40
 MOTOR2A=0;
 MOTOR2B=1;
}
void bot_spot_left(void)
{
 MOTOR1A=0;
     a64:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
     a66:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     a68:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
     a6a:	af 98       	cbi	0x15, 7	; 21
     a6c:	02 c0       	rjmp	.+4      	; 0xa72 <turn_left+0x38>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     a6e:	82 ed       	ldi	r24, 0xD2	; 210
     a70:	90 e0       	ldi	r25, 0x00	; 0
	{
		set_pwm1a(265);
		set_pwm1b(265);
		bot_spot_left();
	}
	while(bit_is_set(PINA,6) && bit_is_set(PIND,6))
     a72:	ce 9b       	sbis	0x19, 6	; 25
     a74:	05 c0       	rjmp	.+10     	; 0xa80 <turn_left+0x46>
     a76:	86 99       	sbic	0x10, 6	; 16
     a78:	f1 cf       	rjmp	.-30     	; 0xa5c <turn_left+0x22>
     a7a:	02 c0       	rjmp	.+4      	; 0xa80 <turn_left+0x46>
		set_pwm1b(210);
		bot_spot_left();
	}
	while(bit_is_clear(PINA,4) || bit_is_clear(PIND,7))
	{
		line_track_new();
     a7c:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <line_track_new>
	{
		set_pwm1a(210);
		set_pwm1b(210);
		bot_spot_left();
	}
	while(bit_is_clear(PINA,4) || bit_is_clear(PIND,7))
     a80:	cc 9b       	sbis	0x19, 4	; 25
     a82:	fc cf       	rjmp	.-8      	; 0xa7c <turn_left+0x42>
     a84:	87 9b       	sbis	0x10, 7	; 16
     a86:	fa cf       	rjmp	.-12     	; 0xa7c <turn_left+0x42>
     a88:	8f e8       	ldi	r24, 0x8F	; 143
     a8a:	91 e0       	ldi	r25, 0x01	; 1
     a8c:	9b bd       	out	0x2b, r25	; 43
     a8e:	8a bd       	out	0x2a, r24	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     a90:	99 bd       	out	0x29, r25	; 41
     a92:	88 bd       	out	0x28, r24	; 40
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
     a94:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
     a96:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     a98:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
     a9a:	af 9a       	sbi	0x15, 7	; 21
		line_track_new();
	}
	set_pwm1a(399);
	set_pwm1b(399);
	bot_brake();
}
     a9c:	08 95       	ret

00000a9e <turn_right>:
	set_pwm1b(399);
	bot_brake();
	//delay_sec(2);
}
void turn_right()
{	
     a9e:	cf 93       	push	r28
     aa0:	df 93       	push	r29
	turn = 'r';
     aa2:	82 e7       	ldi	r24, 0x72	; 114
     aa4:	80 93 d8 00 	sts	0x00D8, r24
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     aa8:	cf ef       	ldi	r28, 0xFF	; 255
     aaa:	d0 e0       	ldi	r29, 0x00	; 0
     aac:	0a c0       	rjmp	.+20     	; 0xac2 <turn_right+0x24>
     aae:	db bd       	out	0x2b, r29	; 43
     ab0:	ca bd       	out	0x2a, r28	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     ab2:	d9 bd       	out	0x29, r29	; 41
     ab4:	c8 bd       	out	0x28, r28	; 40
 MOTOR2B=0;
}

void bot_spot_right(void)
{
MOTOR1A=1;
     ab6:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     ab8:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
     aba:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=1;
     abc:	af 9a       	sbi	0x15, 7	; 21
	while(bit_is_set(PINA,7))
	{
		set_pwm1a(255);
		set_pwm1b(255);
		bot_spot_right();
		left_count();
     abe:	0e 94 96 04 	call	0x92c	; 0x92c <left_count>
	//delay_sec(2);
}
void turn_right()
{	
	turn = 'r';
	while(bit_is_set(PINA,7))
     ac2:	cf 99       	sbic	0x19, 7	; 25
     ac4:	f4 cf       	rjmp	.-24     	; 0xaae <turn_right+0x10>
     ac6:	0b c0       	rjmp	.+22     	; 0xade <turn_right+0x40>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     ac8:	db bd       	out	0x2b, r29	; 43
     aca:	ca bd       	out	0x2a, r28	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     acc:	d9 bd       	out	0x29, r29	; 41
     ace:	c8 bd       	out	0x28, r28	; 40
 MOTOR2B=0;
}

void bot_spot_right(void)
{
MOTOR1A=1;
     ad0:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
     ad2:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
     ad4:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=1;
     ad6:	af 9a       	sbi	0x15, 7	; 21
	while((bit_is_set(PINA,6) && bit_is_set(PIND, 6)))
	{
		set_pwm1a(210);
		set_pwm1b(210);
		bot_spot_right();
		left_count();
     ad8:	0e 94 96 04 	call	0x92c	; 0x92c <left_count>
     adc:	02 c0       	rjmp	.+4      	; 0xae2 <turn_right+0x44>
}

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
     ade:	c2 ed       	ldi	r28, 0xD2	; 210
     ae0:	d0 e0       	ldi	r29, 0x00	; 0
		set_pwm1a(255);
		set_pwm1b(255);
		bot_spot_right();
		left_count();
	}
	while((bit_is_set(PINA,6) && bit_is_set(PIND, 6)))
     ae2:	ce 9b       	sbis	0x19, 6	; 25
     ae4:	05 c0       	rjmp	.+10     	; 0xaf0 <turn_right+0x52>
     ae6:	86 99       	sbic	0x10, 6	; 16
     ae8:	ef cf       	rjmp	.-34     	; 0xac8 <turn_right+0x2a>
     aea:	02 c0       	rjmp	.+4      	; 0xaf0 <turn_right+0x52>
		bot_spot_right();
		left_count();
	}
	while(bit_is_clear(PINA,4) || bit_is_clear(PIND,7))
	{
		line_track_new();
     aec:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <line_track_new>
		set_pwm1a(210);
		set_pwm1b(210);
		bot_spot_right();
		left_count();
	}
	while(bit_is_clear(PINA,4) || bit_is_clear(PIND,7))
     af0:	cc 9b       	sbis	0x19, 4	; 25
     af2:	fc cf       	rjmp	.-8      	; 0xaec <turn_right+0x4e>
     af4:	87 9b       	sbis	0x10, 7	; 16
     af6:	fa cf       	rjmp	.-12     	; 0xaec <turn_right+0x4e>
     af8:	8f e8       	ldi	r24, 0x8F	; 143
     afa:	91 e0       	ldi	r25, 0x01	; 1
     afc:	9b bd       	out	0x2b, r25	; 43
     afe:	8a bd       	out	0x2a, r24	; 42
}

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
     b00:	99 bd       	out	0x29, r25	; 41
     b02:	88 bd       	out	0x28, r24	; 40
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
     b04:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
     b06:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     b08:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
     b0a:	af 9a       	sbi	0x15, 7	; 21
	}
	set_pwm1a(399);
	set_pwm1b(399);
	bot_brake();
	//delay_millisec(100);
}
     b0c:	df 91       	pop	r29
     b0e:	cf 91       	pop	r28
     b10:	08 95       	ret

00000b12 <sense_of_directon>:
}


void sense_of_directon(void)
{
	if(turn == 'r')	
     b12:	80 91 d8 00 	lds	r24, 0x00D8
     b16:	82 37       	cpi	r24, 0x72	; 114
     b18:	d1 f4       	brne	.+52     	; 0xb4e <sense_of_directon+0x3c>
	{
		switch(dir)
     b1a:	80 91 d9 00 	lds	r24, 0x00D9
     b1e:	90 91 da 00 	lds	r25, 0x00DA
     b22:	2f ef       	ldi	r18, 0xFF	; 255
     b24:	8f 3f       	cpi	r24, 0xFF	; 255
     b26:	92 07       	cpc	r25, r18
     b28:	59 f1       	breq	.+86     	; 0xb80 <sense_of_directon+0x6e>
     b2a:	2f ef       	ldi	r18, 0xFF	; 255
     b2c:	8f 3f       	cpi	r24, 0xFF	; 255
     b2e:	92 07       	cpc	r25, r18
     b30:	09 f0       	breq	.+2      	; 0xb34 <sense_of_directon+0x22>
     b32:	2c f4       	brge	.+10     	; 0xb3e <sense_of_directon+0x2c>
     b34:	8e 5f       	subi	r24, 0xFE	; 254
     b36:	9f 4f       	sbci	r25, 0xFF	; 255
     b38:	09 f0       	breq	.+2      	; 0xb3c <sense_of_directon+0x2a>
     b3a:	51 c0       	rjmp	.+162    	; 0xbde <sense_of_directon+0xcc>
     b3c:	3d c0       	rjmp	.+122    	; 0xbb8 <sense_of_directon+0xa6>
     b3e:	81 30       	cpi	r24, 0x01	; 1
     b40:	91 05       	cpc	r25, r1
     b42:	09 f4       	brne	.+2      	; 0xb46 <sense_of_directon+0x34>
     b44:	3f c0       	rjmp	.+126    	; 0xbc4 <sense_of_directon+0xb2>
     b46:	02 97       	sbiw	r24, 0x02	; 2
     b48:	09 f0       	breq	.+2      	; 0xb4c <sense_of_directon+0x3a>
     b4a:	49 c0       	rjmp	.+146    	; 0xbde <sense_of_directon+0xcc>
     b4c:	38 c0       	rjmp	.+112    	; 0xbbe <sense_of_directon+0xac>
			case -1: dir = +2; break;
			case +2: dir = +1; break;
			case -2: dir = -1; break;	
		}
	}
	else if(turn == 'l')	
     b4e:	8c 36       	cpi	r24, 0x6C	; 108
     b50:	d1 f4       	brne	.+52     	; 0xb86 <sense_of_directon+0x74>
	{
		switch(dir)
     b52:	80 91 d9 00 	lds	r24, 0x00D9
     b56:	90 91 da 00 	lds	r25, 0x00DA
     b5a:	2f ef       	ldi	r18, 0xFF	; 255
     b5c:	8f 3f       	cpi	r24, 0xFF	; 255
     b5e:	92 07       	cpc	r25, r18
     b60:	89 f1       	breq	.+98     	; 0xbc4 <sense_of_directon+0xb2>
     b62:	2f ef       	ldi	r18, 0xFF	; 255
     b64:	8f 3f       	cpi	r24, 0xFF	; 255
     b66:	92 07       	cpc	r25, r18
     b68:	09 f0       	breq	.+2      	; 0xb6c <sense_of_directon+0x5a>
     b6a:	24 f4       	brge	.+8      	; 0xb74 <sense_of_directon+0x62>
     b6c:	8e 5f       	subi	r24, 0xFE	; 254
     b6e:	9f 4f       	sbci	r25, 0xFF	; 255
     b70:	b1 f5       	brne	.+108    	; 0xbde <sense_of_directon+0xcc>
     b72:	25 c0       	rjmp	.+74     	; 0xbbe <sense_of_directon+0xac>
     b74:	81 30       	cpi	r24, 0x01	; 1
     b76:	91 05       	cpc	r25, r1
     b78:	19 f0       	breq	.+6      	; 0xb80 <sense_of_directon+0x6e>
     b7a:	02 97       	sbiw	r24, 0x02	; 2
     b7c:	81 f5       	brne	.+96     	; 0xbde <sense_of_directon+0xcc>
     b7e:	1c c0       	rjmp	.+56     	; 0xbb8 <sense_of_directon+0xa6>
		{
			case +1: dir = +2; break;
     b80:	82 e0       	ldi	r24, 0x02	; 2
     b82:	90 e0       	ldi	r25, 0x00	; 0
     b84:	21 c0       	rjmp	.+66     	; 0xbc8 <sense_of_directon+0xb6>
			case -1: dir = -2; break;			
			case +2: dir = -1; break;
			case -2: dir = +1; break;	
		}
	}
	else if(turn == 'u')	
     b86:	85 37       	cpi	r24, 0x75	; 117
     b88:	51 f5       	brne	.+84     	; 0xbde <sense_of_directon+0xcc>
	{
		switch(dir)
     b8a:	80 91 d9 00 	lds	r24, 0x00D9
     b8e:	90 91 da 00 	lds	r25, 0x00DA
     b92:	2f ef       	ldi	r18, 0xFF	; 255
     b94:	8f 3f       	cpi	r24, 0xFF	; 255
     b96:	92 07       	cpc	r25, r18
     b98:	91 f0       	breq	.+36     	; 0xbbe <sense_of_directon+0xac>
     b9a:	2f ef       	ldi	r18, 0xFF	; 255
     b9c:	8f 3f       	cpi	r24, 0xFF	; 255
     b9e:	92 07       	cpc	r25, r18
     ba0:	09 f0       	breq	.+2      	; 0xba4 <sense_of_directon+0x92>
     ba2:	24 f4       	brge	.+8      	; 0xbac <sense_of_directon+0x9a>
     ba4:	8e 5f       	subi	r24, 0xFE	; 254
     ba6:	9f 4f       	sbci	r25, 0xFF	; 255
     ba8:	d1 f4       	brne	.+52     	; 0xbde <sense_of_directon+0xcc>
     baa:	13 c0       	rjmp	.+38     	; 0xbd2 <sense_of_directon+0xc0>
     bac:	81 30       	cpi	r24, 0x01	; 1
     bae:	91 05       	cpc	r25, r1
     bb0:	19 f0       	breq	.+6      	; 0xbb8 <sense_of_directon+0xa6>
     bb2:	02 97       	sbiw	r24, 0x02	; 2
     bb4:	a1 f4       	brne	.+40     	; 0xbde <sense_of_directon+0xcc>
     bb6:	06 c0       	rjmp	.+12     	; 0xbc4 <sense_of_directon+0xb2>
		{
			case +1: dir = -1; break;
     bb8:	8f ef       	ldi	r24, 0xFF	; 255
     bba:	9f ef       	ldi	r25, 0xFF	; 255
     bbc:	05 c0       	rjmp	.+10     	; 0xbc8 <sense_of_directon+0xb6>
			case -1: dir = +1; break;		
     bbe:	81 e0       	ldi	r24, 0x01	; 1
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	02 c0       	rjmp	.+4      	; 0xbc8 <sense_of_directon+0xb6>
			case +2: dir = -2; break;
     bc4:	8e ef       	ldi	r24, 0xFE	; 254
     bc6:	9f ef       	ldi	r25, 0xFF	; 255
     bc8:	90 93 da 00 	sts	0x00DA, r25
     bcc:	80 93 d9 00 	sts	0x00D9, r24
     bd0:	08 95       	ret
			case -2: dir = +2; break;	
     bd2:	82 e0       	ldi	r24, 0x02	; 2
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	90 93 da 00 	sts	0x00DA, r25
     bda:	80 93 d9 00 	sts	0x00D9, r24
     bde:	08 95       	ret

00000be0 <update_array>:
	}
	
}

void update_array(int y,int x,int ny,int nx)
{
     be0:	ef 92       	push	r14
     be2:	ff 92       	push	r15
     be4:	0f 93       	push	r16
     be6:	1f 93       	push	r17
     be8:	cf 93       	push	r28
     bea:	df 93       	push	r29
     bec:	8c 01       	movw	r16, r24
     bee:	79 01       	movw	r14, r18
	////checking if the path is already traversed before i.e(if all 4 values is zero)
	if(dir_array[x_coordinate][y_coordinate][0]==0 && dir_array[x_coordinate][y_coordinate][1]==0 && dir_array[x_coordinate][y_coordinate][2]==0 && dir_array[x_coordinate][y_coordinate][3]==0)
     bf0:	80 91 db 00 	lds	r24, 0x00DB
     bf4:	90 91 dc 00 	lds	r25, 0x00DC
     bf8:	20 91 dd 00 	lds	r18, 0x00DD
     bfc:	30 91 de 00 	lds	r19, 0x00DE
     c00:	fc 01       	movw	r30, r24
     c02:	a3 e0       	ldi	r26, 0x03	; 3
     c04:	ee 0f       	add	r30, r30
     c06:	ff 1f       	adc	r31, r31
     c08:	aa 95       	dec	r26
     c0a:	e1 f7       	brne	.-8      	; 0xc04 <update_array+0x24>
     c0c:	e8 0f       	add	r30, r24
     c0e:	f9 1f       	adc	r31, r25
     c10:	e2 0f       	add	r30, r18
     c12:	f3 1f       	adc	r31, r19
     c14:	df 01       	movw	r26, r30
     c16:	23 e0       	ldi	r18, 0x03	; 3
     c18:	aa 0f       	add	r26, r26
     c1a:	bb 1f       	adc	r27, r27
     c1c:	2a 95       	dec	r18
     c1e:	e1 f7       	brne	.-8      	; 0xc18 <update_array+0x38>
     c20:	a3 50       	subi	r26, 0x03	; 3
     c22:	bf 4f       	sbci	r27, 0xFF	; 255
     c24:	8d 91       	ld	r24, X+
     c26:	9c 91       	ld	r25, X
     c28:	11 97       	sbiw	r26, 0x01	; 1
     c2a:	89 2b       	or	r24, r25
     c2c:	09 f0       	breq	.+2      	; 0xc30 <update_array+0x50>
     c2e:	62 c0       	rjmp	.+196    	; 0xcf4 <update_array+0x114>
     c30:	ef 01       	movw	r28, r30
     c32:	93 e0       	ldi	r25, 0x03	; 3
     c34:	cc 0f       	add	r28, r28
     c36:	dd 1f       	adc	r29, r29
     c38:	9a 95       	dec	r25
     c3a:	e1 f7       	brne	.-8      	; 0xc34 <update_array+0x54>
     c3c:	c1 50       	subi	r28, 0x01	; 1
     c3e:	df 4f       	sbci	r29, 0xFF	; 255
     c40:	88 81       	ld	r24, Y
     c42:	99 81       	ldd	r25, Y+1	; 0x01
     c44:	89 2b       	or	r24, r25
     c46:	09 f0       	breq	.+2      	; 0xc4a <update_array+0x6a>
     c48:	55 c0       	rjmp	.+170    	; 0xcf4 <update_array+0x114>
     c4a:	83 e0       	ldi	r24, 0x03	; 3
     c4c:	ee 0f       	add	r30, r30
     c4e:	ff 1f       	adc	r31, r31
     c50:	8a 95       	dec	r24
     c52:	e1 f7       	brne	.-8      	; 0xc4c <update_array+0x6c>
     c54:	ef 5f       	subi	r30, 0xFF	; 255
     c56:	fe 4f       	sbci	r31, 0xFE	; 254
     c58:	80 81       	ld	r24, Z
     c5a:	91 81       	ldd	r25, Z+1	; 0x01
     c5c:	89 2b       	or	r24, r25
     c5e:	09 f0       	breq	.+2      	; 0xc62 <update_array+0x82>
     c60:	49 c0       	rjmp	.+146    	; 0xcf4 <update_array+0x114>
     c62:	16 96       	adiw	r26, 0x06	; 6
     c64:	8d 91       	ld	r24, X+
     c66:	9c 91       	ld	r25, X
     c68:	17 97       	sbiw	r26, 0x07	; 7
     c6a:	89 2b       	or	r24, r25
     c6c:	09 f0       	breq	.+2      	; 0xc70 <update_array+0x90>
     c6e:	42 c0       	rjmp	.+132    	; 0xcf4 <update_array+0x114>
	{	
		switch(dir)
     c70:	80 91 d9 00 	lds	r24, 0x00D9
     c74:	90 91 da 00 	lds	r25, 0x00DA
     c78:	2f ef       	ldi	r18, 0xFF	; 255
     c7a:	8f 3f       	cpi	r24, 0xFF	; 255
     c7c:	92 07       	cpc	r25, r18
     c7e:	81 f1       	breq	.+96     	; 0xce0 <update_array+0x100>
     c80:	2f ef       	ldi	r18, 0xFF	; 255
     c82:	8f 3f       	cpi	r24, 0xFF	; 255
     c84:	92 07       	cpc	r25, r18
     c86:	09 f0       	breq	.+2      	; 0xc8a <update_array+0xaa>
     c88:	24 f4       	brge	.+8      	; 0xc92 <update_array+0xb2>
     c8a:	8e 5f       	subi	r24, 0xFE	; 254
     c8c:	9f 4f       	sbci	r25, 0xFF	; 255
     c8e:	91 f5       	brne	.+100    	; 0xcf4 <update_array+0x114>
     c90:	1c c0       	rjmp	.+56     	; 0xcca <update_array+0xea>
     c92:	81 30       	cpi	r24, 0x01	; 1
     c94:	91 05       	cpc	r25, r1
     c96:	71 f0       	breq	.+28     	; 0xcb4 <update_array+0xd4>
     c98:	02 97       	sbiw	r24, 0x02	; 2
     c9a:	61 f5       	brne	.+88     	; 0xcf4 <update_array+0x114>
		{
			case 2:
			dir_array[x_coordinate][y_coordinate][0] = y;
     c9c:	11 96       	adiw	r26, 0x01	; 1
     c9e:	1c 93       	st	X, r17
     ca0:	0e 93       	st	-X, r16
			dir_array[x_coordinate][y_coordinate][1] = x;
     ca2:	79 83       	std	Y+1, r23	; 0x01
     ca4:	68 83       	st	Y, r22
			dir_array[x_coordinate][y_coordinate][2] = ny;
     ca6:	51 83       	std	Z+1, r21	; 0x01
     ca8:	40 83       	st	Z, r20
			dir_array[x_coordinate][y_coordinate][3] = nx;
     caa:	17 96       	adiw	r26, 0x07	; 7
     cac:	fc 92       	st	X, r15
     cae:	ee 92       	st	-X, r14
     cb0:	16 97       	sbiw	r26, 0x06	; 6
     cb2:	20 c0       	rjmp	.+64     	; 0xcf4 <update_array+0x114>
			break;
			case 1:
			dir_array[x_coordinate][y_coordinate][1] = y;
     cb4:	19 83       	std	Y+1, r17	; 0x01
     cb6:	08 83       	st	Y, r16
			dir_array[x_coordinate][y_coordinate][2] = x;
     cb8:	71 83       	std	Z+1, r23	; 0x01
     cba:	60 83       	st	Z, r22
			dir_array[x_coordinate][y_coordinate][3] = ny;
     cbc:	17 96       	adiw	r26, 0x07	; 7
     cbe:	5c 93       	st	X, r21
     cc0:	4e 93       	st	-X, r20
     cc2:	16 97       	sbiw	r26, 0x06	; 6
			dir_array[x_coordinate][y_coordinate][0] = nx;
     cc4:	ed 92       	st	X+, r14
     cc6:	fc 92       	st	X, r15
     cc8:	15 c0       	rjmp	.+42     	; 0xcf4 <update_array+0x114>
			break;
			case -2:
			dir_array[x_coordinate][y_coordinate][2] = y;
     cca:	11 83       	std	Z+1, r17	; 0x01
     ccc:	00 83       	st	Z, r16
			dir_array[x_coordinate][y_coordinate][3] = x;
     cce:	17 96       	adiw	r26, 0x07	; 7
     cd0:	7c 93       	st	X, r23
     cd2:	6e 93       	st	-X, r22
     cd4:	16 97       	sbiw	r26, 0x06	; 6
			dir_array[x_coordinate][y_coordinate][0] = ny;
     cd6:	4d 93       	st	X+, r20
     cd8:	5c 93       	st	X, r21
			dir_array[x_coordinate][y_coordinate][1] = nx;
     cda:	f9 82       	std	Y+1, r15	; 0x01
     cdc:	e8 82       	st	Y, r14
     cde:	0a c0       	rjmp	.+20     	; 0xcf4 <update_array+0x114>
			break;
			case -1:
			dir_array[x_coordinate][y_coordinate][3] = y;
     ce0:	17 96       	adiw	r26, 0x07	; 7
     ce2:	1c 93       	st	X, r17
     ce4:	0e 93       	st	-X, r16
     ce6:	16 97       	sbiw	r26, 0x06	; 6
			dir_array[x_coordinate][y_coordinate][0] = x;
     ce8:	6d 93       	st	X+, r22
     cea:	7c 93       	st	X, r23
			dir_array[x_coordinate][y_coordinate][1] = ny;
     cec:	59 83       	std	Y+1, r21	; 0x01
     cee:	48 83       	st	Y, r20
			dir_array[x_coordinate][y_coordinate][2] = nx;
     cf0:	f1 82       	std	Z+1, r15	; 0x01
     cf2:	e0 82       	st	Z, r14
			break;
		}
	}	
}
     cf4:	df 91       	pop	r29
     cf6:	cf 91       	pop	r28
     cf8:	1f 91       	pop	r17
     cfa:	0f 91       	pop	r16
     cfc:	ff 90       	pop	r15
     cfe:	ef 90       	pop	r14
     d00:	08 95       	ret

00000d02 <update_coordinates>:
}


void update_coordinates(void)
{	
	int value = Coordinates_changed_by;
     d02:	20 91 f7 00 	lds	r18, 0x00F7
     d06:	30 91 f8 00 	lds	r19, 0x00F8
     d0a:	80 91 d9 00 	lds	r24, 0x00D9
     d0e:	90 91 da 00 	lds	r25, 0x00DA
	
	if(value==2)		//to store the middle point in 60cm shift i.e to make it continous
     d12:	22 30       	cpi	r18, 0x02	; 2
     d14:	31 05       	cpc	r19, r1
     d16:	09 f0       	breq	.+2      	; 0xd1a <update_coordinates+0x18>
     d18:	79 c0       	rjmp	.+242    	; 0xe0c <update_coordinates+0x10a>
	{
		switch(dir)
     d1a:	2f ef       	ldi	r18, 0xFF	; 255
     d1c:	8f 3f       	cpi	r24, 0xFF	; 255
     d1e:	92 07       	cpc	r25, r18
     d20:	51 f1       	breq	.+84     	; 0xd76 <update_coordinates+0x74>
     d22:	4f ef       	ldi	r20, 0xFF	; 255
     d24:	8f 3f       	cpi	r24, 0xFF	; 255
     d26:	94 07       	cpc	r25, r20
     d28:	09 f0       	breq	.+2      	; 0xd2c <update_coordinates+0x2a>
     d2a:	2c f4       	brge	.+10     	; 0xd36 <update_coordinates+0x34>
     d2c:	8e 5f       	subi	r24, 0xFE	; 254
     d2e:	9f 4f       	sbci	r25, 0xFF	; 255
     d30:	09 f0       	breq	.+2      	; 0xd34 <update_coordinates+0x32>
     d32:	a2 c0       	rjmp	.+324    	; 0xe78 <update_coordinates+0x176>
     d34:	52 c0       	rjmp	.+164    	; 0xdda <update_coordinates+0xd8>
     d36:	81 30       	cpi	r24, 0x01	; 1
     d38:	91 05       	cpc	r25, r1
     d3a:	21 f0       	breq	.+8      	; 0xd44 <update_coordinates+0x42>
     d3c:	02 97       	sbiw	r24, 0x02	; 2
     d3e:	09 f0       	breq	.+2      	; 0xd42 <update_coordinates+0x40>
     d40:	9b c0       	rjmp	.+310    	; 0xe78 <update_coordinates+0x176>
     d42:	32 c0       	rjmp	.+100    	; 0xda8 <update_coordinates+0xa6>
		{
			case +1 :	x_coordinate+=1;						
     d44:	80 91 db 00 	lds	r24, 0x00DB
     d48:	90 91 dc 00 	lds	r25, 0x00DC
     d4c:	01 96       	adiw	r24, 0x01	; 1
     d4e:	90 93 dc 00 	sts	0x00DC, r25
     d52:	80 93 db 00 	sts	0x00DB, r24
						update_array(1,0,1,0);
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	90 e0       	ldi	r25, 0x00	; 0
     d5a:	60 e0       	ldi	r22, 0x00	; 0
     d5c:	70 e0       	ldi	r23, 0x00	; 0
     d5e:	41 e0       	ldi	r20, 0x01	; 1
     d60:	50 e0       	ldi	r21, 0x00	; 0
     d62:	20 e0       	ldi	r18, 0x00	; 0
     d64:	30 e0       	ldi	r19, 0x00	; 0
     d66:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
						x_coordinate+=1;
     d6a:	80 91 db 00 	lds	r24, 0x00DB
     d6e:	90 91 dc 00 	lds	r25, 0x00DC
     d72:	01 96       	adiw	r24, 0x01	; 1
     d74:	6b c0       	rjmp	.+214    	; 0xe4c <update_coordinates+0x14a>
						break;

			case -1 :	x_coordinate-=1;						
     d76:	80 91 db 00 	lds	r24, 0x00DB
     d7a:	90 91 dc 00 	lds	r25, 0x00DC
     d7e:	01 97       	sbiw	r24, 0x01	; 1
     d80:	90 93 dc 00 	sts	0x00DC, r25
     d84:	80 93 db 00 	sts	0x00DB, r24
						update_array(1,0,1,0);
     d88:	81 e0       	ldi	r24, 0x01	; 1
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	60 e0       	ldi	r22, 0x00	; 0
     d8e:	70 e0       	ldi	r23, 0x00	; 0
     d90:	41 e0       	ldi	r20, 0x01	; 1
     d92:	50 e0       	ldi	r21, 0x00	; 0
     d94:	20 e0       	ldi	r18, 0x00	; 0
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
						x_coordinate-=1;
     d9c:	80 91 db 00 	lds	r24, 0x00DB
     da0:	90 91 dc 00 	lds	r25, 0x00DC
     da4:	01 97       	sbiw	r24, 0x01	; 1
     da6:	52 c0       	rjmp	.+164    	; 0xe4c <update_coordinates+0x14a>
						break;
					
			case +2 :	y_coordinate+=1;						
     da8:	80 91 dd 00 	lds	r24, 0x00DD
     dac:	90 91 de 00 	lds	r25, 0x00DE
     db0:	01 96       	adiw	r24, 0x01	; 1
     db2:	90 93 de 00 	sts	0x00DE, r25
     db6:	80 93 dd 00 	sts	0x00DD, r24
						update_array(1,0,1,0);
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	60 e0       	ldi	r22, 0x00	; 0
     dc0:	70 e0       	ldi	r23, 0x00	; 0
     dc2:	41 e0       	ldi	r20, 0x01	; 1
     dc4:	50 e0       	ldi	r21, 0x00	; 0
     dc6:	20 e0       	ldi	r18, 0x00	; 0
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
						y_coordinate+=1;
     dce:	80 91 dd 00 	lds	r24, 0x00DD
     dd2:	90 91 de 00 	lds	r25, 0x00DE
     dd6:	01 96       	adiw	r24, 0x01	; 1
     dd8:	4b c0       	rjmp	.+150    	; 0xe70 <update_coordinates+0x16e>
						
						break;

			case -2 :	y_coordinate-=1;						
     dda:	80 91 dd 00 	lds	r24, 0x00DD
     dde:	90 91 de 00 	lds	r25, 0x00DE
     de2:	01 97       	sbiw	r24, 0x01	; 1
     de4:	90 93 de 00 	sts	0x00DE, r25
     de8:	80 93 dd 00 	sts	0x00DD, r24
						update_array(1,0,1,0);	
     dec:	81 e0       	ldi	r24, 0x01	; 1
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	60 e0       	ldi	r22, 0x00	; 0
     df2:	70 e0       	ldi	r23, 0x00	; 0
     df4:	41 e0       	ldi	r20, 0x01	; 1
     df6:	50 e0       	ldi	r21, 0x00	; 0
     df8:	20 e0       	ldi	r18, 0x00	; 0
     dfa:	30 e0       	ldi	r19, 0x00	; 0
     dfc:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
						y_coordinate-=1;
     e00:	80 91 dd 00 	lds	r24, 0x00DD
     e04:	90 91 de 00 	lds	r25, 0x00DE
     e08:	01 97       	sbiw	r24, 0x01	; 1
     e0a:	32 c0       	rjmp	.+100    	; 0xe70 <update_coordinates+0x16e>
						break;	
		}
	}
	else
	{
		switch(dir)
     e0c:	4f ef       	ldi	r20, 0xFF	; 255
     e0e:	8f 3f       	cpi	r24, 0xFF	; 255
     e10:	94 07       	cpc	r25, r20
     e12:	b1 f0       	breq	.+44     	; 0xe40 <update_coordinates+0x13e>
     e14:	4f ef       	ldi	r20, 0xFF	; 255
     e16:	8f 3f       	cpi	r24, 0xFF	; 255
     e18:	94 07       	cpc	r25, r20
     e1a:	09 f0       	breq	.+2      	; 0xe1e <update_coordinates+0x11c>
     e1c:	24 f4       	brge	.+8      	; 0xe26 <update_coordinates+0x124>
     e1e:	8e 5f       	subi	r24, 0xFE	; 254
     e20:	9f 4f       	sbci	r25, 0xFF	; 255
     e22:	51 f5       	brne	.+84     	; 0xe78 <update_coordinates+0x176>
     e24:	1f c0       	rjmp	.+62     	; 0xe64 <update_coordinates+0x162>
     e26:	81 30       	cpi	r24, 0x01	; 1
     e28:	91 05       	cpc	r25, r1
     e2a:	19 f0       	breq	.+6      	; 0xe32 <update_coordinates+0x130>
     e2c:	02 97       	sbiw	r24, 0x02	; 2
     e2e:	21 f5       	brne	.+72     	; 0xe78 <update_coordinates+0x176>
     e30:	12 c0       	rjmp	.+36     	; 0xe56 <update_coordinates+0x154>
		{
			case +1 : x_coordinate+=value; break;
     e32:	80 91 db 00 	lds	r24, 0x00DB
     e36:	90 91 dc 00 	lds	r25, 0x00DC
     e3a:	82 0f       	add	r24, r18
     e3c:	93 1f       	adc	r25, r19
     e3e:	06 c0       	rjmp	.+12     	; 0xe4c <update_coordinates+0x14a>
			case -1 : x_coordinate-=value; break;
     e40:	80 91 db 00 	lds	r24, 0x00DB
     e44:	90 91 dc 00 	lds	r25, 0x00DC
     e48:	82 1b       	sub	r24, r18
     e4a:	93 0b       	sbc	r25, r19
     e4c:	90 93 dc 00 	sts	0x00DC, r25
     e50:	80 93 db 00 	sts	0x00DB, r24
     e54:	11 c0       	rjmp	.+34     	; 0xe78 <update_coordinates+0x176>
			case +2 : y_coordinate+=value; break;
     e56:	80 91 dd 00 	lds	r24, 0x00DD
     e5a:	90 91 de 00 	lds	r25, 0x00DE
     e5e:	82 0f       	add	r24, r18
     e60:	93 1f       	adc	r25, r19
     e62:	06 c0       	rjmp	.+12     	; 0xe70 <update_coordinates+0x16e>
			case -2 : y_coordinate-=value; break;	
     e64:	80 91 dd 00 	lds	r24, 0x00DD
     e68:	90 91 de 00 	lds	r25, 0x00DE
     e6c:	82 1b       	sub	r24, r18
     e6e:	93 0b       	sbc	r25, r19
     e70:	90 93 de 00 	sts	0x00DE, r25
     e74:	80 93 dd 00 	sts	0x00DD, r24
		}
	}
	lcd_clear();
     e78:	81 e0       	ldi	r24, 0x01	; 1
     e7a:	60 e0       	ldi	r22, 0x00	; 0
     e7c:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
	lcd_write_int_xy(4,0,x_coordinate,2);
     e80:	40 91 db 00 	lds	r20, 0x00DB
     e84:	50 91 dc 00 	lds	r21, 0x00DC
     e88:	84 e0       	ldi	r24, 0x04	; 4
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	60 e0       	ldi	r22, 0x00	; 0
     e8e:	70 e0       	ldi	r23, 0x00	; 0
     e90:	22 e0       	ldi	r18, 0x02	; 2
     e92:	30 e0       	ldi	r19, 0x00	; 0
     e94:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
	lcd_write_int_xy(8,0,y_coordinate,2);
     e98:	40 91 dd 00 	lds	r20, 0x00DD
     e9c:	50 91 de 00 	lds	r21, 0x00DE
     ea0:	88 e0       	ldi	r24, 0x08	; 8
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	60 e0       	ldi	r22, 0x00	; 0
     ea6:	70 e0       	ldi	r23, 0x00	; 0
     ea8:	22 e0       	ldi	r18, 0x02	; 2
     eaa:	30 e0       	ldi	r19, 0x00	; 0
     eac:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
	Coordinates_changed_by = 0;
     eb0:	10 92 f8 00 	sts	0x00F8, r1
     eb4:	10 92 f7 00 	sts	0x00F7, r1
}
     eb8:	08 95       	ret

00000eba <left_junc_check>:
		set_pwm1b(260);
	}
		delay_microsec(10);
}
void left_junc_check()                                 
{	
     eba:	cf 93       	push	r28
     ebc:	df 93       	push	r29

	if(bit_is_clear(PINA,5))
     ebe:	cd 99       	sbic	0x19, 5	; 25
     ec0:	20 c0       	rjmp	.+64     	; 0xf02 <left_junc_check+0x48>
	{
		flag1 = 1;
     ec2:	c1 e0       	ldi	r28, 0x01	; 1
     ec4:	d0 e0       	ldi	r29, 0x00	; 0
     ec6:	d0 93 ee 00 	sts	0x00EE, r29
     eca:	c0 93 ed 00 	sts	0x00ED, r28
		//bot_brake();
		// lcd_clear();
		// lcd_write_int_xy(0,0,irc,5);
		// delay_sec(1);
		if(irc>2000)
     ece:	80 91 ef 00 	lds	r24, 0x00EF
     ed2:	90 91 f0 00 	lds	r25, 0x00F0
     ed6:	81 5d       	subi	r24, 0xD1	; 209
     ed8:	97 40       	sbci	r25, 0x07	; 7
     eda:	5c f0       	brlt	.+22     	; 0xef2 <left_junc_check+0x38>
		{	
			lcd_clear();
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	60 e0       	ldi	r22, 0x00	; 0
     ee0:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
			// lcd_write_string("sixty");
			Coordinates_changed_by = 2;
     ee4:	82 e0       	ldi	r24, 0x02	; 2
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	90 93 f8 00 	sts	0x00F8, r25
     eec:	80 93 f7 00 	sts	0x00F7, r24
     ef0:	08 c0       	rjmp	.+16     	; 0xf02 <left_junc_check+0x48>
		}
		else
		{
			lcd_clear();
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	60 e0       	ldi	r22, 0x00	; 0
     ef6:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
			// lcd_write_string("Thirty");
			Coordinates_changed_by = 1;
     efa:	d0 93 f8 00 	sts	0x00F8, r29
     efe:	c0 93 f7 00 	sts	0x00F7, r28
		}				
	}
	if((bit_is_clear(PINA,6) || bit_is_clear(PIND,6)) && bit_is_clear(PINA,4))
     f02:	ce 9b       	sbis	0x19, 6	; 25
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <left_junc_check+0x50>
     f06:	86 99       	sbic	0x10, 6	; 16
     f08:	17 c0       	rjmp	.+46     	; 0xf38 <left_junc_check+0x7e>
     f0a:	cc 99       	sbic	0x19, 4	; 25
     f0c:	15 c0       	rjmp	.+42     	; 0xf38 <left_junc_check+0x7e>
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
     f0e:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
     f10:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     f12:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
     f14:	af 9a       	sbi	0x15, 7	; 21
	{
		bot_brake();
		update_coordinates();
     f16:	0e 94 81 06 	call	0xd02	; 0xd02 <update_coordinates>
		//delay_sec(2);
		//lcd_clear();
		update_array(1,0,1,1);			
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	60 e0       	ldi	r22, 0x00	; 0
     f20:	70 e0       	ldi	r23, 0x00	; 0
     f22:	41 e0       	ldi	r20, 0x01	; 1
     f24:	50 e0       	ldi	r21, 0x00	; 0
     f26:	21 e0       	ldi	r18, 0x01	; 1
     f28:	30 e0       	ldi	r19, 0x00	; 0
     f2a:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
		// lcd_write_string("-| detected");
		//delay_millisec(500);
		irc = 0;
     f2e:	10 92 f0 00 	sts	0x00F0, r1
     f32:	10 92 ef 00 	sts	0x00EF, r1
     f36:	22 c0       	rjmp	.+68     	; 0xf7c <left_junc_check+0xc2>
	}
	
	else if(bit_is_clear(PINA,4) && bit_is_set(PINA,6) && bit_is_set(PIND,6))
     f38:	cc 99       	sbic	0x19, 4	; 25
     f3a:	20 c0       	rjmp	.+64     	; 0xf7c <left_junc_check+0xc2>
     f3c:	ce 9b       	sbis	0x19, 6	; 25
     f3e:	1e c0       	rjmp	.+60     	; 0xf7c <left_junc_check+0xc2>
     f40:	86 9b       	sbis	0x10, 6	; 16
     f42:	1c c0       	rjmp	.+56     	; 0xf7c <left_junc_check+0xc2>
	{
		// lcd_clear();
		// bot_brake();
		// lcd_write_string("L detected");
		update_coordinates();
     f44:	0e 94 81 06 	call	0xd02	; 0xd02 <update_coordinates>
		//delay_sec(2);
		irc = 0;
     f48:	10 92 f0 00 	sts	0x00F0, r1
     f4c:	10 92 ef 00 	sts	0x00EF, r1
		turn_left();						
     f50:	0e 94 1d 05 	call	0xa3a	; 0xa3a <turn_left>

		update_array(0,0,1,1);
     f54:	80 e0       	ldi	r24, 0x00	; 0
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	60 e0       	ldi	r22, 0x00	; 0
     f5a:	70 e0       	ldi	r23, 0x00	; 0
     f5c:	41 e0       	ldi	r20, 0x01	; 1
     f5e:	50 e0       	ldi	r21, 0x00	; 0
     f60:	21 e0       	ldi	r18, 0x01	; 1
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
     f68:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
     f6a:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
     f6c:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
     f6e:	af 9a       	sbi	0x15, 7	; 21
		bot_brake();
		sense_of_directon();
     f70:	0e 94 89 05 	call	0xb12	; 0xb12 <sense_of_directon>
		// lcd_clear();
		// lcd_write_int_xy(0,0,dir,3);
		// delay_millisec(2000);
		flag1 = 0;
     f74:	10 92 ee 00 	sts	0x00EE, r1
     f78:	10 92 ed 00 	sts	0x00ED, r1
	}

	special_case_check();       ///////////
     f7c:	0e 94 b3 04 	call	0x966	; 0x966 <special_case_check>
	
}
     f80:	df 91       	pop	r29
     f82:	cf 91       	pop	r28
     f84:	08 95       	ret

00000f86 <frSensorCheck>:
		
	}
}
void frSensorCheck()
{
	if(bit_is_set(PINA,6) && bit_is_set(PIND,6))
     f86:	ce 9b       	sbis	0x19, 6	; 25
     f88:	2d c0       	rjmp	.+90     	; 0xfe4 <frSensorCheck+0x5e>
     f8a:	86 9b       	sbis	0x10, 6	; 16
     f8c:	2b c0       	rjmp	.+86     	; 0xfe4 <frSensorCheck+0x5e>
	{
		////just confirming if its really a dead end or the bot has simply just wobbled
		if(sensorbyte==0b0011 || sensorbyte==0b1100 || sensorbyte==0b0100 || sensorbyte==0b0010 || sensorbyte==0b0110)
     f8e:	80 91 e0 00 	lds	r24, 0x00E0
     f92:	83 30       	cpi	r24, 0x03	; 3
     f94:	41 f0       	breq	.+16     	; 0xfa6 <frSensorCheck+0x20>
     f96:	8c 30       	cpi	r24, 0x0C	; 12
     f98:	31 f0       	breq	.+12     	; 0xfa6 <frSensorCheck+0x20>
     f9a:	84 30       	cpi	r24, 0x04	; 4
     f9c:	21 f0       	breq	.+8      	; 0xfa6 <frSensorCheck+0x20>
     f9e:	82 30       	cpi	r24, 0x02	; 2
     fa0:	11 f0       	breq	.+4      	; 0xfa6 <frSensorCheck+0x20>
     fa2:	86 30       	cpi	r24, 0x06	; 6
     fa4:	b9 f4       	brne	.+46     	; 0xfd4 <frSensorCheck+0x4e>
		{
			if(flag1==0)
     fa6:	80 91 ed 00 	lds	r24, 0x00ED
     faa:	90 91 ee 00 	lds	r25, 0x00EE
     fae:	89 2b       	or	r24, r25
     fb0:	c9 f4       	brne	.+50     	; 0xfe4 <frSensorCheck+0x5e>
			{
				//lcd_clear();
				// lcd_write_string("Uturn Detected");
				if(irc>2000)
     fb2:	80 91 ef 00 	lds	r24, 0x00EF
     fb6:	90 91 f0 00 	lds	r25, 0x00F0
     fba:	81 5d       	subi	r24, 0xD1	; 209
     fbc:	97 40       	sbci	r25, 0x07	; 7
     fbe:	1c f0       	brlt	.+6      	; 0xfc6 <frSensorCheck+0x40>
				{
					// lcd_write_string("Sixty");
					Coordinates_changed_by = 2;
     fc0:	82 e0       	ldi	r24, 0x02	; 2
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	02 c0       	rjmp	.+4      	; 0xfca <frSensorCheck+0x44>
				}
				else
				{
					// lcd_write_string("Thirty");
					Coordinates_changed_by = 1;
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	90 93 f8 00 	sts	0x00F8, r25
     fce:	80 93 f7 00 	sts	0x00F7, r24
     fd2:	08 c0       	rjmp	.+16     	; 0xfe4 <frSensorCheck+0x5e>
				//delay_sec(2);
			}
		}
		else
		{
			lcd_clear();
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	60 e0       	ldi	r22, 0x00	; 0
     fd8:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
			lcd_write_string("ERROR Fr Snsr");
     fdc:	80 e6       	ldi	r24, 0x60	; 96
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
		}
	}
	
	if(sensorbyte==0b0000 && bit_is_set(PINA,4) && bit_is_set(PINA,5) && bit_is_set(PINA,6) && bit_is_set(PINA,7) && bit_is_set(PIND, 6) && bit_is_set(PIND, 7) && flag1==0)
     fe4:	80 91 e0 00 	lds	r24, 0x00E0
     fe8:	88 23       	and	r24, r24
     fea:	71 f5       	brne	.+92     	; 0x1048 <frSensorCheck+0xc2>
     fec:	cc 9b       	sbis	0x19, 4	; 25
     fee:	2c c0       	rjmp	.+88     	; 0x1048 <frSensorCheck+0xc2>
     ff0:	cd 9b       	sbis	0x19, 5	; 25
     ff2:	2a c0       	rjmp	.+84     	; 0x1048 <frSensorCheck+0xc2>
     ff4:	ce 9b       	sbis	0x19, 6	; 25
     ff6:	28 c0       	rjmp	.+80     	; 0x1048 <frSensorCheck+0xc2>
     ff8:	cf 9b       	sbis	0x19, 7	; 25
     ffa:	26 c0       	rjmp	.+76     	; 0x1048 <frSensorCheck+0xc2>
     ffc:	86 9b       	sbis	0x10, 6	; 16
     ffe:	24 c0       	rjmp	.+72     	; 0x1048 <frSensorCheck+0xc2>
    1000:	87 9b       	sbis	0x10, 7	; 16
    1002:	22 c0       	rjmp	.+68     	; 0x1048 <frSensorCheck+0xc2>
    1004:	80 91 ed 00 	lds	r24, 0x00ED
    1008:	90 91 ee 00 	lds	r25, 0x00EE
    100c:	89 2b       	or	r24, r25
    100e:	e1 f4       	brne	.+56     	; 0x1048 <frSensorCheck+0xc2>
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
    1010:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
    1012:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
    1014:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
    1016:	af 9a       	sbi	0x15, 7	; 21
	{
		//lcd_clear();
		//lcd_write_string("Uturn");
		bot_brake();
		update_coordinates();
    1018:	0e 94 81 06 	call	0xd02	; 0xd02 <update_coordinates>
		update_array(0,0,1,0);
    101c:	80 e0       	ldi	r24, 0x00	; 0
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	60 e0       	ldi	r22, 0x00	; 0
    1022:	70 e0       	ldi	r23, 0x00	; 0
    1024:	41 e0       	ldi	r20, 0x01	; 1
    1026:	50 e0       	ldi	r21, 0x00	; 0
    1028:	20 e0       	ldi	r18, 0x00	; 0
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
		//delay_sec(2);

		Uturn();
    1030:	0e 94 67 04 	call	0x8ce	; 0x8ce <Uturn>
		//bot_brake();
		sense_of_directon();
    1034:	0e 94 89 05 	call	0xb12	; 0xb12 <sense_of_directon>
		// lcd_clear();
		// lcd_write_int_xy(0,0,dir,3);
		// delay_sec(2);
		flag1 = 0;
    1038:	10 92 ee 00 	sts	0x00EE, r1
    103c:	10 92 ed 00 	sts	0x00ED, r1
		irc = 0;
    1040:	10 92 f0 00 	sts	0x00F0, r1
    1044:	10 92 ef 00 	sts	0x00EF, r1
    1048:	08 95       	ret

0000104a <right_junc_check>:
			}
		}
	}
}
void right_junc_check()
{	
    104a:	cf 92       	push	r12
    104c:	df 92       	push	r13
    104e:	ef 92       	push	r14
    1050:	ff 92       	push	r15
    1052:	0f 93       	push	r16
    1054:	1f 93       	push	r17
    1056:	cf 93       	push	r28
    1058:	df 93       	push	r29
	
	if(bit_is_clear(PINA,7))
    105a:	cf 99       	sbic	0x19, 7	; 25
    105c:	0d c3       	rjmp	.+1562   	; 0x1678 <right_junc_check+0x62e>
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
    105e:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
    1060:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
    1062:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
    1064:	af 9a       	sbi	0x15, 7	; 21
	{
		bot_brake();
		// lcd_clear();
		// lcd_write_int_xy(0,0,irc,5);
		// delay_sec(1);
		lcd_clear();
    1066:	81 e0       	ldi	r24, 0x01	; 1
    1068:	60 e0       	ldi	r22, 0x00	; 0
    106a:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
		if(irc>2000)
    106e:	80 91 ef 00 	lds	r24, 0x00EF
    1072:	90 91 f0 00 	lds	r25, 0x00F0
    1076:	81 5d       	subi	r24, 0xD1	; 209
    1078:	97 40       	sbci	r25, 0x07	; 7
    107a:	1c f0       	brlt	.+6      	; 0x1082 <right_junc_check+0x38>
		{
			// lcd_write_string("Sixty");
			Coordinates_changed_by = 2;
    107c:	82 e0       	ldi	r24, 0x02	; 2
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	02 c0       	rjmp	.+4      	; 0x1086 <right_junc_check+0x3c>
		}
		else
		{
			// lcd_write_string("Thirty");
			Coordinates_changed_by = 1;
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	90 93 f8 00 	sts	0x00F8, r25
    108a:	80 93 f7 00 	sts	0x00F7, r24
		}
		
		//delay_sec(2);
		update_coordinates();
    108e:	0e 94 81 06 	call	0xd02	; 0xd02 <update_coordinates>
		lcountPrev = lcount;
    1092:	80 91 e7 00 	lds	r24, 0x00E7
    1096:	90 91 e8 00 	lds	r25, 0x00E8
    109a:	90 93 ec 00 	sts	0x00EC, r25
    109e:	80 93 eb 00 	sts	0x00EB, r24
    10a2:	04 c0       	rjmp	.+8      	; 0x10ac <right_junc_check+0x62>
		while(bit_is_set(PIND, 7))
		{
			line_track_new();
    10a4:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <line_track_new>
			left_count();
    10a8:	0e 94 96 04 	call	0x92c	; 0x92c <left_count>
		}
		
		//delay_sec(2);
		update_coordinates();
		lcountPrev = lcount;
		while(bit_is_set(PIND, 7))
    10ac:	87 99       	sbic	0x10, 7	; 16
    10ae:	fa cf       	rjmp	.-12     	; 0x10a4 <right_junc_check+0x5a>
		{
			line_track_new();
			left_count();
		}
		//End Condition
		if(bit_is_clear(PINA,6) && bit_is_clear(PIND,6) && bit_is_clear(PINA,5) && bit_is_clear(PINA,7))
    10b0:	ce 99       	sbic	0x19, 6	; 25
    10b2:	f2 c1       	rjmp	.+996    	; 0x1498 <right_junc_check+0x44e>
    10b4:	86 99       	sbic	0x10, 6	; 16
    10b6:	f0 c1       	rjmp	.+992    	; 0x1498 <right_junc_check+0x44e>
    10b8:	cd 99       	sbic	0x19, 5	; 25
    10ba:	ee c1       	rjmp	.+988    	; 0x1498 <right_junc_check+0x44e>
    10bc:	cf 99       	sbic	0x19, 7	; 25
    10be:	ec c1       	rjmp	.+984    	; 0x1498 <right_junc_check+0x44e>
		{
			lcd_clear();
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	60 e0       	ldi	r22, 0x00	; 0
    10c4:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
			flick();
    10c8:	0e 94 b6 01 	call	0x36c	; 0x36c <flick>
			lcd_write_string("Press Any Key");
    10cc:	8e e6       	ldi	r24, 0x6E	; 110
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
    10d4:	c5 e0       	ldi	r28, 0x05	; 5
    10d6:	d0 e0       	ldi	r29, 0x00	; 0
    10d8:	75 e0       	ldi	r23, 0x05	; 5
    10da:	c7 2e       	mov	r12, r23
    10dc:	d1 2c       	mov	r13, r1
return 0;
}

int pressed_switch3(void)
{
if(bit_is_clear(PIND,3))
    10de:	83 99       	sbic	0x10, 3	; 16
    10e0:	76 c0       	rjmp	.+236    	; 0x11ce <right_junc_check+0x184>
			int i=5, j=5;
			while(1)
			{
				if(pressed_switch3())
				{
					lcd_clear();
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	60 e0       	ldi	r22, 0x00	; 0
    10e6:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
					lcd_write_string("D0 Pressed");
    10ea:	8c e7       	ldi	r24, 0x7C	; 124
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
					delay_sec(1);
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	0e 94 77 00 	call	0xee	; 0xee <delay_sec>
					lcd_clear();
    10fa:	81 e0       	ldi	r24, 0x01	; 1
    10fc:	60 e0       	ldi	r22, 0x00	; 0
    10fe:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
					j-=1;
    1102:	08 94       	sec
    1104:	c1 08       	sbc	r12, r1
    1106:	d1 08       	sbc	r13, r1
					lcd_write_string("[");
    1108:	87 e8       	ldi	r24, 0x87	; 135
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
					lcd_write_int_xy(2,0,dir_array[i][j][0],1);
    1110:	8e 01       	movw	r16, r28
    1112:	63 e0       	ldi	r22, 0x03	; 3
    1114:	00 0f       	add	r16, r16
    1116:	11 1f       	adc	r17, r17
    1118:	6a 95       	dec	r22
    111a:	e1 f7       	brne	.-8      	; 0x1114 <right_junc_check+0xca>
    111c:	0c 0f       	add	r16, r28
    111e:	1d 1f       	adc	r17, r29
    1120:	0c 0d       	add	r16, r12
    1122:	1d 1d       	adc	r17, r13
    1124:	53 e0       	ldi	r21, 0x03	; 3
    1126:	00 0f       	add	r16, r16
    1128:	11 1f       	adc	r17, r17
    112a:	5a 95       	dec	r21
    112c:	e1 f7       	brne	.-8      	; 0x1126 <right_junc_check+0xdc>
    112e:	4d ef       	ldi	r20, 0xFD	; 253
    1130:	e4 2e       	mov	r14, r20
    1132:	40 e0       	ldi	r20, 0x00	; 0
    1134:	f4 2e       	mov	r15, r20
    1136:	e0 0e       	add	r14, r16
    1138:	f1 1e       	adc	r15, r17
    113a:	f7 01       	movw	r30, r14
    113c:	40 81       	ld	r20, Z
    113e:	51 81       	ldd	r21, Z+1	; 0x01
    1140:	82 e0       	ldi	r24, 0x02	; 2
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	60 e0       	ldi	r22, 0x00	; 0
    1146:	70 e0       	ldi	r23, 0x00	; 0
    1148:	21 e0       	ldi	r18, 0x01	; 1
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(4,0,dir_array[i][j][1],1);
    1150:	f8 01       	movw	r30, r16
    1152:	e1 50       	subi	r30, 0x01	; 1
    1154:	ff 4f       	sbci	r31, 0xFF	; 255
    1156:	40 81       	ld	r20, Z
    1158:	51 81       	ldd	r21, Z+1	; 0x01
    115a:	84 e0       	ldi	r24, 0x04	; 4
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	60 e0       	ldi	r22, 0x00	; 0
    1160:	70 e0       	ldi	r23, 0x00	; 0
    1162:	21 e0       	ldi	r18, 0x01	; 1
    1164:	30 e0       	ldi	r19, 0x00	; 0
    1166:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(6,0,dir_array[i][j][2],1);
    116a:	0f 5f       	subi	r16, 0xFF	; 255
    116c:	1e 4f       	sbci	r17, 0xFE	; 254
    116e:	f8 01       	movw	r30, r16
    1170:	40 81       	ld	r20, Z
    1172:	51 81       	ldd	r21, Z+1	; 0x01
    1174:	86 e0       	ldi	r24, 0x06	; 6
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	60 e0       	ldi	r22, 0x00	; 0
    117a:	70 e0       	ldi	r23, 0x00	; 0
    117c:	21 e0       	ldi	r18, 0x01	; 1
    117e:	30 e0       	ldi	r19, 0x00	; 0
    1180:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(8,0,dir_array[i][j][3],1);
    1184:	f7 01       	movw	r30, r14
    1186:	46 81       	ldd	r20, Z+6	; 0x06
    1188:	57 81       	ldd	r21, Z+7	; 0x07
    118a:	88 e0       	ldi	r24, 0x08	; 8
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	60 e0       	ldi	r22, 0x00	; 0
    1190:	70 e0       	ldi	r23, 0x00	; 0
    1192:	21 e0       	ldi	r18, 0x01	; 1
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_string_xy(10,0,"]");
    119a:	8a e0       	ldi	r24, 0x0A	; 10
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	60 e0       	ldi	r22, 0x00	; 0
    11a0:	70 e0       	ldi	r23, 0x00	; 0
    11a2:	49 e8       	ldi	r20, 0x89	; 137
    11a4:	50 e0       	ldi	r21, 0x00	; 0
    11a6:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
					lcd_write_int_xy(0,1,i,1);
    11aa:	80 e0       	ldi	r24, 0x00	; 0
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	61 e0       	ldi	r22, 0x01	; 1
    11b0:	70 e0       	ldi	r23, 0x00	; 0
    11b2:	ae 01       	movw	r20, r28
    11b4:	21 e0       	ldi	r18, 0x01	; 1
    11b6:	30 e0       	ldi	r19, 0x00	; 0
    11b8:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(2,1,j,1);
    11bc:	82 e0       	ldi	r24, 0x02	; 2
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	61 e0       	ldi	r22, 0x01	; 1
    11c2:	70 e0       	ldi	r23, 0x00	; 0
    11c4:	a6 01       	movw	r20, r12
    11c6:	21 e0       	ldi	r18, 0x01	; 1
    11c8:	30 e0       	ldi	r19, 0x00	; 0
    11ca:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
return 0;
}

int pressed_switch2(void)
{
if(bit_is_clear(PIND,2))
    11ce:	82 99       	sbic	0x10, 2	; 16
    11d0:	74 c0       	rjmp	.+232    	; 0x12ba <right_junc_check+0x270>
				}
				if(pressed_switch2())
				{
					lcd_clear();
    11d2:	81 e0       	ldi	r24, 0x01	; 1
    11d4:	60 e0       	ldi	r22, 0x00	; 0
    11d6:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
					lcd_write_string("D1 Pressed");
    11da:	8b e8       	ldi	r24, 0x8B	; 139
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
					delay_sec(1);
    11e2:	81 e0       	ldi	r24, 0x01	; 1
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	0e 94 77 00 	call	0xee	; 0xee <delay_sec>
					lcd_clear();
    11ea:	81 e0       	ldi	r24, 0x01	; 1
    11ec:	60 e0       	ldi	r22, 0x00	; 0
    11ee:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
					i-=1;
    11f2:	21 97       	sbiw	r28, 0x01	; 1
					lcd_write_string("[");
    11f4:	87 e8       	ldi	r24, 0x87	; 135
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
					lcd_write_int_xy(2,0,dir_array[i][j][0],1);
    11fc:	8e 01       	movw	r16, r28
    11fe:	93 e0       	ldi	r25, 0x03	; 3
    1200:	00 0f       	add	r16, r16
    1202:	11 1f       	adc	r17, r17
    1204:	9a 95       	dec	r25
    1206:	e1 f7       	brne	.-8      	; 0x1200 <right_junc_check+0x1b6>
    1208:	0c 0f       	add	r16, r28
    120a:	1d 1f       	adc	r17, r29
    120c:	0c 0d       	add	r16, r12
    120e:	1d 1d       	adc	r17, r13
    1210:	83 e0       	ldi	r24, 0x03	; 3
    1212:	00 0f       	add	r16, r16
    1214:	11 1f       	adc	r17, r17
    1216:	8a 95       	dec	r24
    1218:	e1 f7       	brne	.-8      	; 0x1212 <right_junc_check+0x1c8>
    121a:	bd ef       	ldi	r27, 0xFD	; 253
    121c:	eb 2e       	mov	r14, r27
    121e:	b0 e0       	ldi	r27, 0x00	; 0
    1220:	fb 2e       	mov	r15, r27
    1222:	e0 0e       	add	r14, r16
    1224:	f1 1e       	adc	r15, r17
    1226:	f7 01       	movw	r30, r14
    1228:	40 81       	ld	r20, Z
    122a:	51 81       	ldd	r21, Z+1	; 0x01
    122c:	82 e0       	ldi	r24, 0x02	; 2
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	60 e0       	ldi	r22, 0x00	; 0
    1232:	70 e0       	ldi	r23, 0x00	; 0
    1234:	21 e0       	ldi	r18, 0x01	; 1
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(4,0,dir_array[i][j][1],1);
    123c:	f8 01       	movw	r30, r16
    123e:	e1 50       	subi	r30, 0x01	; 1
    1240:	ff 4f       	sbci	r31, 0xFF	; 255
    1242:	40 81       	ld	r20, Z
    1244:	51 81       	ldd	r21, Z+1	; 0x01
    1246:	84 e0       	ldi	r24, 0x04	; 4
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	60 e0       	ldi	r22, 0x00	; 0
    124c:	70 e0       	ldi	r23, 0x00	; 0
    124e:	21 e0       	ldi	r18, 0x01	; 1
    1250:	30 e0       	ldi	r19, 0x00	; 0
    1252:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(6,0,dir_array[i][j][2],1);
    1256:	0f 5f       	subi	r16, 0xFF	; 255
    1258:	1e 4f       	sbci	r17, 0xFE	; 254
    125a:	f8 01       	movw	r30, r16
    125c:	40 81       	ld	r20, Z
    125e:	51 81       	ldd	r21, Z+1	; 0x01
    1260:	86 e0       	ldi	r24, 0x06	; 6
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	60 e0       	ldi	r22, 0x00	; 0
    1266:	70 e0       	ldi	r23, 0x00	; 0
    1268:	21 e0       	ldi	r18, 0x01	; 1
    126a:	30 e0       	ldi	r19, 0x00	; 0
    126c:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(8,0,dir_array[i][j][3],1);
    1270:	f7 01       	movw	r30, r14
    1272:	46 81       	ldd	r20, Z+6	; 0x06
    1274:	57 81       	ldd	r21, Z+7	; 0x07
    1276:	88 e0       	ldi	r24, 0x08	; 8
    1278:	90 e0       	ldi	r25, 0x00	; 0
    127a:	60 e0       	ldi	r22, 0x00	; 0
    127c:	70 e0       	ldi	r23, 0x00	; 0
    127e:	21 e0       	ldi	r18, 0x01	; 1
    1280:	30 e0       	ldi	r19, 0x00	; 0
    1282:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_string_xy(10,0,"]");
    1286:	8a e0       	ldi	r24, 0x0A	; 10
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	60 e0       	ldi	r22, 0x00	; 0
    128c:	70 e0       	ldi	r23, 0x00	; 0
    128e:	49 e8       	ldi	r20, 0x89	; 137
    1290:	50 e0       	ldi	r21, 0x00	; 0
    1292:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
					lcd_write_int_xy(0,1,i,1);
    1296:	80 e0       	ldi	r24, 0x00	; 0
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	61 e0       	ldi	r22, 0x01	; 1
    129c:	70 e0       	ldi	r23, 0x00	; 0
    129e:	ae 01       	movw	r20, r28
    12a0:	21 e0       	ldi	r18, 0x01	; 1
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(2,1,j,1);
    12a8:	82 e0       	ldi	r24, 0x02	; 2
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	61 e0       	ldi	r22, 0x01	; 1
    12ae:	70 e0       	ldi	r23, 0x00	; 0
    12b0:	a6 01       	movw	r20, r12
    12b2:	21 e0       	ldi	r18, 0x01	; 1
    12b4:	30 e0       	ldi	r19, 0x00	; 0
    12b6:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
return 0;
}

int pressed_switch1(void)
{
if(bit_is_clear(PIND,1))
    12ba:	81 99       	sbic	0x10, 1	; 16
    12bc:	74 c0       	rjmp	.+232    	; 0x13a6 <right_junc_check+0x35c>
				}
				if(pressed_switch1())
				{
					lcd_clear();
    12be:	81 e0       	ldi	r24, 0x01	; 1
    12c0:	60 e0       	ldi	r22, 0x00	; 0
    12c2:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
					lcd_write_string("D2 Pressed");
    12c6:	86 e9       	ldi	r24, 0x96	; 150
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
					delay_sec(1);
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	0e 94 77 00 	call	0xee	; 0xee <delay_sec>
					lcd_clear();
    12d6:	81 e0       	ldi	r24, 0x01	; 1
    12d8:	60 e0       	ldi	r22, 0x00	; 0
    12da:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
					i+=1;
    12de:	21 96       	adiw	r28, 0x01	; 1
					lcd_write_string("[");
    12e0:	87 e8       	ldi	r24, 0x87	; 135
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
					lcd_write_int_xy(2,0,dir_array[i][j][0],1);
    12e8:	8e 01       	movw	r16, r28
    12ea:	e3 e0       	ldi	r30, 0x03	; 3
    12ec:	00 0f       	add	r16, r16
    12ee:	11 1f       	adc	r17, r17
    12f0:	ea 95       	dec	r30
    12f2:	e1 f7       	brne	.-8      	; 0x12ec <right_junc_check+0x2a2>
    12f4:	0c 0f       	add	r16, r28
    12f6:	1d 1f       	adc	r17, r29
    12f8:	0c 0d       	add	r16, r12
    12fa:	1d 1d       	adc	r17, r13
    12fc:	73 e0       	ldi	r23, 0x03	; 3
    12fe:	00 0f       	add	r16, r16
    1300:	11 1f       	adc	r17, r17
    1302:	7a 95       	dec	r23
    1304:	e1 f7       	brne	.-8      	; 0x12fe <right_junc_check+0x2b4>
    1306:	6d ef       	ldi	r22, 0xFD	; 253
    1308:	e6 2e       	mov	r14, r22
    130a:	60 e0       	ldi	r22, 0x00	; 0
    130c:	f6 2e       	mov	r15, r22
    130e:	e0 0e       	add	r14, r16
    1310:	f1 1e       	adc	r15, r17
    1312:	f7 01       	movw	r30, r14
    1314:	40 81       	ld	r20, Z
    1316:	51 81       	ldd	r21, Z+1	; 0x01
    1318:	82 e0       	ldi	r24, 0x02	; 2
    131a:	90 e0       	ldi	r25, 0x00	; 0
    131c:	60 e0       	ldi	r22, 0x00	; 0
    131e:	70 e0       	ldi	r23, 0x00	; 0
    1320:	21 e0       	ldi	r18, 0x01	; 1
    1322:	30 e0       	ldi	r19, 0x00	; 0
    1324:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(4,0,dir_array[i][j][1],1);
    1328:	f8 01       	movw	r30, r16
    132a:	e1 50       	subi	r30, 0x01	; 1
    132c:	ff 4f       	sbci	r31, 0xFF	; 255
    132e:	40 81       	ld	r20, Z
    1330:	51 81       	ldd	r21, Z+1	; 0x01
    1332:	84 e0       	ldi	r24, 0x04	; 4
    1334:	90 e0       	ldi	r25, 0x00	; 0
    1336:	60 e0       	ldi	r22, 0x00	; 0
    1338:	70 e0       	ldi	r23, 0x00	; 0
    133a:	21 e0       	ldi	r18, 0x01	; 1
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(6,0,dir_array[i][j][2],1);
    1342:	0f 5f       	subi	r16, 0xFF	; 255
    1344:	1e 4f       	sbci	r17, 0xFE	; 254
    1346:	f8 01       	movw	r30, r16
    1348:	40 81       	ld	r20, Z
    134a:	51 81       	ldd	r21, Z+1	; 0x01
    134c:	86 e0       	ldi	r24, 0x06	; 6
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	60 e0       	ldi	r22, 0x00	; 0
    1352:	70 e0       	ldi	r23, 0x00	; 0
    1354:	21 e0       	ldi	r18, 0x01	; 1
    1356:	30 e0       	ldi	r19, 0x00	; 0
    1358:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(8,0,dir_array[i][j][3],1);
    135c:	f7 01       	movw	r30, r14
    135e:	46 81       	ldd	r20, Z+6	; 0x06
    1360:	57 81       	ldd	r21, Z+7	; 0x07
    1362:	88 e0       	ldi	r24, 0x08	; 8
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	60 e0       	ldi	r22, 0x00	; 0
    1368:	70 e0       	ldi	r23, 0x00	; 0
    136a:	21 e0       	ldi	r18, 0x01	; 1
    136c:	30 e0       	ldi	r19, 0x00	; 0
    136e:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_string_xy(10,0,"]");
    1372:	8a e0       	ldi	r24, 0x0A	; 10
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	60 e0       	ldi	r22, 0x00	; 0
    1378:	70 e0       	ldi	r23, 0x00	; 0
    137a:	49 e8       	ldi	r20, 0x89	; 137
    137c:	50 e0       	ldi	r21, 0x00	; 0
    137e:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
					lcd_write_int_xy(0,1,i,1);
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	61 e0       	ldi	r22, 0x01	; 1
    1388:	70 e0       	ldi	r23, 0x00	; 0
    138a:	ae 01       	movw	r20, r28
    138c:	21 e0       	ldi	r18, 0x01	; 1
    138e:	30 e0       	ldi	r19, 0x00	; 0
    1390:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(2,1,j,1);
    1394:	82 e0       	ldi	r24, 0x02	; 2
    1396:	90 e0       	ldi	r25, 0x00	; 0
    1398:	61 e0       	ldi	r22, 0x01	; 1
    139a:	70 e0       	ldi	r23, 0x00	; 0
    139c:	a6 01       	movw	r20, r12
    139e:	21 e0       	ldi	r18, 0x01	; 1
    13a0:	30 e0       	ldi	r19, 0x00	; 0
    13a2:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
DDRD&=0xF0;
}

int pressed_switch0(void)
{
if(bit_is_clear(PIND,0))
    13a6:	80 99       	sbic	0x10, 0	; 16
    13a8:	9a ce       	rjmp	.-716    	; 0x10de <right_junc_check+0x94>
				}
				if(pressed_switch0())
				{
					lcd_clear();
    13aa:	81 e0       	ldi	r24, 0x01	; 1
    13ac:	60 e0       	ldi	r22, 0x00	; 0
    13ae:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
					lcd_write_string("D3 Pressed");
    13b2:	81 ea       	ldi	r24, 0xA1	; 161
    13b4:	90 e0       	ldi	r25, 0x00	; 0
    13b6:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
					delay_sec(1);
    13ba:	81 e0       	ldi	r24, 0x01	; 1
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	0e 94 77 00 	call	0xee	; 0xee <delay_sec>
					lcd_clear();
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	60 e0       	ldi	r22, 0x00	; 0
    13c6:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
					j+=1;
    13ca:	08 94       	sec
    13cc:	c1 1c       	adc	r12, r1
    13ce:	d1 1c       	adc	r13, r1
					lcd_write_string("[");
    13d0:	87 e8       	ldi	r24, 0x87	; 135
    13d2:	90 e0       	ldi	r25, 0x00	; 0
    13d4:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
					lcd_write_int_xy(2,0,dir_array[i][j][0],1);
    13d8:	8e 01       	movw	r16, r28
    13da:	33 e0       	ldi	r19, 0x03	; 3
    13dc:	00 0f       	add	r16, r16
    13de:	11 1f       	adc	r17, r17
    13e0:	3a 95       	dec	r19
    13e2:	e1 f7       	brne	.-8      	; 0x13dc <right_junc_check+0x392>
    13e4:	0c 0f       	add	r16, r28
    13e6:	1d 1f       	adc	r17, r29
    13e8:	0c 0d       	add	r16, r12
    13ea:	1d 1d       	adc	r17, r13
    13ec:	23 e0       	ldi	r18, 0x03	; 3
    13ee:	00 0f       	add	r16, r16
    13f0:	11 1f       	adc	r17, r17
    13f2:	2a 95       	dec	r18
    13f4:	e1 f7       	brne	.-8      	; 0x13ee <right_junc_check+0x3a4>
    13f6:	9d ef       	ldi	r25, 0xFD	; 253
    13f8:	e9 2e       	mov	r14, r25
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	f9 2e       	mov	r15, r25
    13fe:	e0 0e       	add	r14, r16
    1400:	f1 1e       	adc	r15, r17
    1402:	f7 01       	movw	r30, r14
    1404:	40 81       	ld	r20, Z
    1406:	51 81       	ldd	r21, Z+1	; 0x01
    1408:	82 e0       	ldi	r24, 0x02	; 2
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	60 e0       	ldi	r22, 0x00	; 0
    140e:	70 e0       	ldi	r23, 0x00	; 0
    1410:	21 e0       	ldi	r18, 0x01	; 1
    1412:	30 e0       	ldi	r19, 0x00	; 0
    1414:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(4,0,dir_array[i][j][1],1);
    1418:	f8 01       	movw	r30, r16
    141a:	e1 50       	subi	r30, 0x01	; 1
    141c:	ff 4f       	sbci	r31, 0xFF	; 255
    141e:	40 81       	ld	r20, Z
    1420:	51 81       	ldd	r21, Z+1	; 0x01
    1422:	84 e0       	ldi	r24, 0x04	; 4
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	60 e0       	ldi	r22, 0x00	; 0
    1428:	70 e0       	ldi	r23, 0x00	; 0
    142a:	21 e0       	ldi	r18, 0x01	; 1
    142c:	30 e0       	ldi	r19, 0x00	; 0
    142e:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(6,0,dir_array[i][j][2],1);
    1432:	0f 5f       	subi	r16, 0xFF	; 255
    1434:	1e 4f       	sbci	r17, 0xFE	; 254
    1436:	f8 01       	movw	r30, r16
    1438:	40 81       	ld	r20, Z
    143a:	51 81       	ldd	r21, Z+1	; 0x01
    143c:	86 e0       	ldi	r24, 0x06	; 6
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	60 e0       	ldi	r22, 0x00	; 0
    1442:	70 e0       	ldi	r23, 0x00	; 0
    1444:	21 e0       	ldi	r18, 0x01	; 1
    1446:	30 e0       	ldi	r19, 0x00	; 0
    1448:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(8,0,dir_array[i][j][3],1);
    144c:	f7 01       	movw	r30, r14
    144e:	46 81       	ldd	r20, Z+6	; 0x06
    1450:	57 81       	ldd	r21, Z+7	; 0x07
    1452:	88 e0       	ldi	r24, 0x08	; 8
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	60 e0       	ldi	r22, 0x00	; 0
    1458:	70 e0       	ldi	r23, 0x00	; 0
    145a:	21 e0       	ldi	r18, 0x01	; 1
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_string_xy(10,0,"]");
    1462:	8a e0       	ldi	r24, 0x0A	; 10
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	60 e0       	ldi	r22, 0x00	; 0
    1468:	70 e0       	ldi	r23, 0x00	; 0
    146a:	49 e8       	ldi	r20, 0x89	; 137
    146c:	50 e0       	ldi	r21, 0x00	; 0
    146e:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
					lcd_write_int_xy(0,1,i,1);
    1472:	80 e0       	ldi	r24, 0x00	; 0
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	61 e0       	ldi	r22, 0x01	; 1
    1478:	70 e0       	ldi	r23, 0x00	; 0
    147a:	ae 01       	movw	r20, r28
    147c:	21 e0       	ldi	r18, 0x01	; 1
    147e:	30 e0       	ldi	r19, 0x00	; 0
    1480:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
					lcd_write_int_xy(2,1,j,1);
    1484:	82 e0       	ldi	r24, 0x02	; 2
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	61 e0       	ldi	r22, 0x01	; 1
    148a:	70 e0       	ldi	r23, 0x00	; 0
    148c:	a6 01       	movw	r20, r12
    148e:	21 e0       	ldi	r18, 0x01	; 1
    1490:	30 e0       	ldi	r19, 0x00	; 0
    1492:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
    1496:	23 ce       	rjmp	.-954    	; 0x10de <right_junc_check+0x94>
				}

			}
			
		}
		if(bit_is_clear(PINA,6) || bit_is_clear(PIND,6))
    1498:	ce 9b       	sbis	0x19, 6	; 25
    149a:	02 c0       	rjmp	.+4      	; 0x14a0 <right_junc_check+0x456>
    149c:	86 99       	sbic	0x10, 6	; 16
    149e:	07 c0       	rjmp	.+14     	; 0x14ae <right_junc_check+0x464>
		{
			straight = 1;
    14a0:	81 e0       	ldi	r24, 0x01	; 1
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	90 93 ea 00 	sts	0x00EA, r25
    14a8:	80 93 e9 00 	sts	0x00E9, r24
    14ac:	04 c0       	rjmp	.+8      	; 0x14b6 <right_junc_check+0x46c>
		}
		else
		{
			straight = 0;
    14ae:	10 92 ea 00 	sts	0x00EA, r1
    14b2:	10 92 e9 00 	sts	0x00E9, r1
		}
		
		
		turn_right();						////actual turn
    14b6:	0e 94 4f 05 	call	0xa9e	; 0xa9e <turn_right>
		
		l = 0;
    14ba:	10 92 e6 00 	sts	0x00E6, r1
    14be:	10 92 e5 00 	sts	0x00E5, r1
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_brake(void)
{
MOTOR1A=1;
    14c2:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
    14c4:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
    14c6:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
    14c8:	af 9a       	sbi	0x15, 7	; 21
		bot_brake();
		//delay_millisec(100);
		flag1 = 0;
    14ca:	10 92 ee 00 	sts	0x00EE, r1
    14ce:	10 92 ed 00 	sts	0x00ED, r1
		irc = 0;
    14d2:	10 92 f0 00 	sts	0x00F0, r1
    14d6:	10 92 ef 00 	sts	0x00EF, r1
		temp = lcount - lcountPrev;
    14da:	80 91 e7 00 	lds	r24, 0x00E7
    14de:	90 91 e8 00 	lds	r25, 0x00E8
    14e2:	20 91 eb 00 	lds	r18, 0x00EB
    14e6:	30 91 ec 00 	lds	r19, 0x00EC
    14ea:	82 1b       	sub	r24, r18
    14ec:	93 0b       	sbc	r25, r19
    14ee:	90 93 f4 00 	sts	0x00F4, r25
    14f2:	80 93 f3 00 	sts	0x00F3, r24
		lcd_clear();
    14f6:	81 e0       	ldi	r24, 0x01	; 1
    14f8:	60 e0       	ldi	r22, 0x00	; 0
    14fa:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
		lcd_write_string("lcount:");
    14fe:	8c ea       	ldi	r24, 0xAC	; 172
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
		lcd_write_int_xy(8,0,temp,2);
    1506:	40 91 f3 00 	lds	r20, 0x00F3
    150a:	50 91 f4 00 	lds	r21, 0x00F4
    150e:	88 e0       	ldi	r24, 0x08	; 8
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	60 e0       	ldi	r22, 0x00	; 0
    1514:	70 e0       	ldi	r23, 0x00	; 0
    1516:	22 e0       	ldi	r18, 0x02	; 2
    1518:	30 e0       	ldi	r19, 0x00	; 0
    151a:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
		lcd_write_string_xy(0,1,"straight:");
    151e:	80 e0       	ldi	r24, 0x00	; 0
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	61 e0       	ldi	r22, 0x01	; 1
    1524:	70 e0       	ldi	r23, 0x00	; 0
    1526:	44 eb       	ldi	r20, 0xB4	; 180
    1528:	50 e0       	ldi	r21, 0x00	; 0
    152a:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
		lcd_write_int_xy(10,1,straight,2);
    152e:	40 91 e9 00 	lds	r20, 0x00E9
    1532:	50 91 ea 00 	lds	r21, 0x00EA
    1536:	8a e0       	ldi	r24, 0x0A	; 10
    1538:	90 e0       	ldi	r25, 0x00	; 0
    153a:	61 e0       	ldi	r22, 0x01	; 1
    153c:	70 e0       	ldi	r23, 0x00	; 0
    153e:	22 e0       	ldi	r18, 0x02	; 2
    1540:	30 e0       	ldi	r19, 0x00	; 0
    1542:	0e 94 d7 02 	call	0x5ae	; 0x5ae <lcd_write_int_xy>
		//delay_millisec(2000);
		// lcd_clear();
		
		//delay_sec(2);
		//lcd_clear();
		if(straight==1 && temp==1)
    1546:	80 91 e9 00 	lds	r24, 0x00E9
    154a:	90 91 ea 00 	lds	r25, 0x00EA
    154e:	81 30       	cpi	r24, 0x01	; 1
    1550:	91 05       	cpc	r25, r1
    1552:	c9 f4       	brne	.+50     	; 0x1586 <right_junc_check+0x53c>
    1554:	80 91 f3 00 	lds	r24, 0x00F3
    1558:	90 91 f4 00 	lds	r25, 0x00F4
    155c:	81 30       	cpi	r24, 0x01	; 1
    155e:	91 05       	cpc	r25, r1
    1560:	09 f0       	breq	.+2      	; 0x1564 <right_junc_check+0x51a>
    1562:	58 c0       	rjmp	.+176    	; 0x1614 <right_junc_check+0x5ca>
		{
			// lcd_write_string("|- Detected");
			update_array(1,1,1,0);
    1564:	81 e0       	ldi	r24, 0x01	; 1
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	61 e0       	ldi	r22, 0x01	; 1
    156a:	70 e0       	ldi	r23, 0x00	; 0
    156c:	41 e0       	ldi	r20, 0x01	; 1
    156e:	50 e0       	ldi	r21, 0x00	; 0
    1570:	20 e0       	ldi	r18, 0x00	; 0
    1572:	30 e0       	ldi	r19, 0x00	; 0
    1574:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
			lcd_write_string_xy(0,1,"1");
    1578:	80 e0       	ldi	r24, 0x00	; 0
    157a:	90 e0       	ldi	r25, 0x00	; 0
    157c:	61 e0       	ldi	r22, 0x01	; 1
    157e:	70 e0       	ldi	r23, 0x00	; 0
    1580:	4e eb       	ldi	r20, 0xBE	; 190
    1582:	50 e0       	ldi	r21, 0x00	; 0
    1584:	2e c0       	rjmp	.+92     	; 0x15e2 <right_junc_check+0x598>
			lcd_write_string_xy(2,1,"1");
			lcd_write_string_xy(4,1,"1");
			lcd_write_string_xy(6,1,"0");
		}
		else if(straight==0 && temp==1)
    1586:	89 2b       	or	r24, r25
    1588:	09 f0       	breq	.+2      	; 0x158c <right_junc_check+0x542>
    158a:	70 c0       	rjmp	.+224    	; 0x166c <right_junc_check+0x622>
    158c:	80 91 f3 00 	lds	r24, 0x00F3
    1590:	90 91 f4 00 	lds	r25, 0x00F4
    1594:	81 30       	cpi	r24, 0x01	; 1
    1596:	91 05       	cpc	r25, r1
    1598:	89 f4       	brne	.+34     	; 0x15bc <right_junc_check+0x572>
		{
			// lcd_write_string("T Detected");
			update_array(0,1,1,1);
    159a:	80 e0       	ldi	r24, 0x00	; 0
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	61 e0       	ldi	r22, 0x01	; 1
    15a0:	70 e0       	ldi	r23, 0x00	; 0
    15a2:	41 e0       	ldi	r20, 0x01	; 1
    15a4:	50 e0       	ldi	r21, 0x00	; 0
    15a6:	21 e0       	ldi	r18, 0x01	; 1
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
			lcd_write_string_xy(0,1,"0");
    15ae:	80 e0       	ldi	r24, 0x00	; 0
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	61 e0       	ldi	r22, 0x01	; 1
    15b4:	70 e0       	ldi	r23, 0x00	; 0
    15b6:	40 ec       	ldi	r20, 0xC0	; 192
    15b8:	50 e0       	ldi	r21, 0x00	; 0
    15ba:	3e c0       	rjmp	.+124    	; 0x1638 <right_junc_check+0x5ee>
			lcd_write_string_xy(2,1,"1");
			lcd_write_string_xy(4,1,"1");
			lcd_write_string_xy(6,1,"1");
		}
		else if(straight==0 && temp==0)
    15bc:	89 2b       	or	r24, r25
    15be:	09 f0       	breq	.+2      	; 0x15c2 <right_junc_check+0x578>
    15c0:	55 c0       	rjmp	.+170    	; 0x166c <right_junc_check+0x622>
		{
			// lcd_write_string("L Detected");
			update_array(0,1,1,0);
    15c2:	80 e0       	ldi	r24, 0x00	; 0
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	61 e0       	ldi	r22, 0x01	; 1
    15c8:	70 e0       	ldi	r23, 0x00	; 0
    15ca:	41 e0       	ldi	r20, 0x01	; 1
    15cc:	50 e0       	ldi	r21, 0x00	; 0
    15ce:	20 e0       	ldi	r18, 0x00	; 0
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
			lcd_write_string_xy(0,1,"0");
    15d6:	80 e0       	ldi	r24, 0x00	; 0
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	61 e0       	ldi	r22, 0x01	; 1
    15dc:	70 e0       	ldi	r23, 0x00	; 0
    15de:	40 ec       	ldi	r20, 0xC0	; 192
    15e0:	50 e0       	ldi	r21, 0x00	; 0
    15e2:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
			lcd_write_string_xy(2,1,"1");
    15e6:	82 e0       	ldi	r24, 0x02	; 2
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	61 e0       	ldi	r22, 0x01	; 1
    15ec:	70 e0       	ldi	r23, 0x00	; 0
    15ee:	4e eb       	ldi	r20, 0xBE	; 190
    15f0:	50 e0       	ldi	r21, 0x00	; 0
    15f2:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
			lcd_write_string_xy(4,1,"1");
    15f6:	84 e0       	ldi	r24, 0x04	; 4
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	61 e0       	ldi	r22, 0x01	; 1
    15fc:	70 e0       	ldi	r23, 0x00	; 0
    15fe:	4e eb       	ldi	r20, 0xBE	; 190
    1600:	50 e0       	ldi	r21, 0x00	; 0
    1602:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
			lcd_write_string_xy(6,1,"0");
    1606:	86 e0       	ldi	r24, 0x06	; 6
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	61 e0       	ldi	r22, 0x01	; 1
    160c:	70 e0       	ldi	r23, 0x00	; 0
    160e:	40 ec       	ldi	r20, 0xC0	; 192
    1610:	50 e0       	ldi	r21, 0x00	; 0
    1612:	2a c0       	rjmp	.+84     	; 0x1668 <right_junc_check+0x61e>
		}
		else if(straight==1 && temp==2)
    1614:	02 97       	sbiw	r24, 0x02	; 2
    1616:	51 f5       	brne	.+84     	; 0x166c <right_junc_check+0x622>
		{
			// lcd_write_string("+ Detected");
			update_array(1,1,1,1);
    1618:	81 e0       	ldi	r24, 0x01	; 1
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	61 e0       	ldi	r22, 0x01	; 1
    161e:	70 e0       	ldi	r23, 0x00	; 0
    1620:	41 e0       	ldi	r20, 0x01	; 1
    1622:	50 e0       	ldi	r21, 0x00	; 0
    1624:	21 e0       	ldi	r18, 0x01	; 1
    1626:	30 e0       	ldi	r19, 0x00	; 0
    1628:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <update_array>
			lcd_write_string_xy(0,1,"1");
    162c:	80 e0       	ldi	r24, 0x00	; 0
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	61 e0       	ldi	r22, 0x01	; 1
    1632:	70 e0       	ldi	r23, 0x00	; 0
    1634:	4e eb       	ldi	r20, 0xBE	; 190
    1636:	50 e0       	ldi	r21, 0x00	; 0
    1638:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
			lcd_write_string_xy(2,1,"1");
    163c:	82 e0       	ldi	r24, 0x02	; 2
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	61 e0       	ldi	r22, 0x01	; 1
    1642:	70 e0       	ldi	r23, 0x00	; 0
    1644:	4e eb       	ldi	r20, 0xBE	; 190
    1646:	50 e0       	ldi	r21, 0x00	; 0
    1648:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
			lcd_write_string_xy(4,1,"1");
    164c:	84 e0       	ldi	r24, 0x04	; 4
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	61 e0       	ldi	r22, 0x01	; 1
    1652:	70 e0       	ldi	r23, 0x00	; 0
    1654:	4e eb       	ldi	r20, 0xBE	; 190
    1656:	50 e0       	ldi	r21, 0x00	; 0
    1658:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
			lcd_write_string_xy(6,1,"1");
    165c:	86 e0       	ldi	r24, 0x06	; 6
    165e:	90 e0       	ldi	r25, 0x00	; 0
    1660:	61 e0       	ldi	r22, 0x01	; 1
    1662:	70 e0       	ldi	r23, 0x00	; 0
    1664:	4e eb       	ldi	r20, 0xBE	; 190
    1666:	50 e0       	ldi	r21, 0x00	; 0
    1668:	0e 94 cc 02 	call	0x598	; 0x598 <lcd_write_string_xy>
		}
		//delay_millisec(2000);
		temp = 0;
    166c:	10 92 f4 00 	sts	0x00F4, r1
    1670:	10 92 f3 00 	sts	0x00F3, r1
		sense_of_directon();
    1674:	0e 94 89 05 	call	0xb12	; 0xb12 <sense_of_directon>
		// lcd_clear();
		// lcd_write_int_xy(0,0,dir,3);
		//delay_sec(2);
		
	}
}
    1678:	df 91       	pop	r29
    167a:	cf 91       	pop	r28
    167c:	1f 91       	pop	r17
    167e:	0f 91       	pop	r16
    1680:	ff 90       	pop	r15
    1682:	ef 90       	pop	r14
    1684:	df 90       	pop	r13
    1686:	cf 90       	pop	r12
    1688:	08 95       	ret

0000168a <main>:
		}
	}	
}
int main(void)
{
	init_devices();
    168a:	0e 94 4f 04 	call	0x89e	; 0x89e <init_devices>
	lcd_clear();
    168e:	81 e0       	ldi	r24, 0x01	; 1
    1690:	60 e0       	ldi	r22, 0x00	; 0
    1692:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
	lcd_write_string("LCD Working");
    1696:	82 ec       	ldi	r24, 0xC2	; 194
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
    169e:	20 e0       	ldi	r18, 0x00	; 0
    16a0:	30 e0       	ldi	r19, 0x00	; 0
	int i, j, k;
	//array initializing to zero
	for(i=0 ; i<9 ; i++)
    16a2:	48 e4       	ldi	r20, 0x48	; 72
    16a4:	50 e0       	ldi	r21, 0x00	; 0
    16a6:	12 c0       	rjmp	.+36     	; 0x16cc <main+0x42>
	{
		for(j=0 ; j<9 ; j++)
		{
			for(k=0 ; k<4 ; k++)
			{
				dir_array[i][j][k] = 0;
    16a8:	11 82       	std	Z+1, r1	; 0x01
    16aa:	10 82       	st	Z, r1
    16ac:	13 82       	std	Z+3, r1	; 0x03
    16ae:	12 82       	std	Z+2, r1	; 0x02
    16b0:	15 82       	std	Z+5, r1	; 0x05
    16b2:	14 82       	std	Z+4, r1	; 0x04
    16b4:	17 82       	std	Z+7, r1	; 0x07
    16b6:	16 82       	std	Z+6, r1	; 0x06
	lcd_write_string("LCD Working");
	int i, j, k;
	//array initializing to zero
	for(i=0 ; i<9 ; i++)
	{
		for(j=0 ; j<9 ; j++)
    16b8:	01 96       	adiw	r24, 0x01	; 1
    16ba:	38 96       	adiw	r30, 0x08	; 8
    16bc:	89 30       	cpi	r24, 0x09	; 9
    16be:	91 05       	cpc	r25, r1
    16c0:	99 f7       	brne	.-26     	; 0x16a8 <main+0x1e>
	init_devices();
	lcd_clear();
	lcd_write_string("LCD Working");
	int i, j, k;
	//array initializing to zero
	for(i=0 ; i<9 ; i++)
    16c2:	2f 5f       	subi	r18, 0xFF	; 255
    16c4:	3f 4f       	sbci	r19, 0xFF	; 255
    16c6:	29 30       	cpi	r18, 0x09	; 9
    16c8:	31 05       	cpc	r19, r1
    16ca:	61 f0       	breq	.+24     	; 0x16e4 <main+0x5a>
    16cc:	24 9f       	mul	r18, r20
    16ce:	f0 01       	movw	r30, r0
    16d0:	25 9f       	mul	r18, r21
    16d2:	f0 0d       	add	r31, r0
    16d4:	34 9f       	mul	r19, r20
    16d6:	f0 0d       	add	r31, r0
    16d8:	11 24       	eor	r1, r1
    16da:	e3 50       	subi	r30, 0x03	; 3
    16dc:	ff 4f       	sbci	r31, 0xFF	; 255
    16de:	80 e0       	ldi	r24, 0x00	; 0
    16e0:	90 e0       	ldi	r25, 0x00	; 0
    16e2:	e2 cf       	rjmp	.-60     	; 0x16a8 <main+0x1e>
			{
				dir_array[i][j][k] = 0;
			}
		}
	}
	lcd_clear();
    16e4:	81 e0       	ldi	r24, 0x01	; 1
    16e6:	60 e0       	ldi	r22, 0x00	; 0
    16e8:	0e 94 ff 01 	call	0x3fe	; 0x3fe <lcd_byte>
	lcd_write_string("Press Any Key");
    16ec:	8e e6       	ldi	r24, 0x6E	; 110
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	0e 94 57 02 	call	0x4ae	; 0x4ae <lcd_write_string>
return 0;
}

int pressed_switch2(void)
{
if(bit_is_clear(PIND,2))
    16f4:	82 99       	sbic	0x10, 2	; 16
    16f6:	1a c0       	rjmp	.+52     	; 0x172c <main+0xa2>
	{	
		if(pressed_switch2() || pressed_switch0() || pressed_switch1() || pressed_switch3())
		{
			while(1)
			{
				line_track_new();	
    16f8:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <line_track_new>
				LED&=0b11110000;
    16fc:	85 b3       	in	r24, 0x15	; 21
    16fe:	80 7f       	andi	r24, 0xF0	; 240
    1700:	85 bb       	out	0x15, r24	; 21
				LED|=sensorbyte;
    1702:	85 b3       	in	r24, 0x15	; 21
    1704:	90 91 e0 00 	lds	r25, 0x00E0
    1708:	89 2b       	or	r24, r25
    170a:	85 bb       	out	0x15, r24	; 21
				right_junc_check();
    170c:	0e 94 25 08 	call	0x104a	; 0x104a <right_junc_check>
				left_junc_check();
    1710:	0e 94 5d 07 	call	0xeba	; 0xeba <left_junc_check>
				frSensorCheck();
    1714:	0e 94 c3 07 	call	0xf86	; 0xf86 <frSensorCheck>
				irc++;
    1718:	80 91 ef 00 	lds	r24, 0x00EF
    171c:	90 91 f0 00 	lds	r25, 0x00F0
    1720:	01 96       	adiw	r24, 0x01	; 1
    1722:	90 93 f0 00 	sts	0x00F0, r25
    1726:	80 93 ef 00 	sts	0x00EF, r24
    172a:	e6 cf       	rjmp	.-52     	; 0x16f8 <main+0x6e>
DDRD&=0xF0;
}

int pressed_switch0(void)
{
if(bit_is_clear(PIND,0))
    172c:	80 9b       	sbis	0x10, 0	; 16
    172e:	e4 cf       	rjmp	.-56     	; 0x16f8 <main+0x6e>
return 0;
}

int pressed_switch1(void)
{
if(bit_is_clear(PIND,1))
    1730:	81 9b       	sbis	0x10, 1	; 16
    1732:	e2 cf       	rjmp	.-60     	; 0x16f8 <main+0x6e>
return 0;
}

int pressed_switch3(void)
{
if(bit_is_clear(PIND,3))
    1734:	83 9b       	sbis	0x10, 3	; 16
    1736:	e0 cf       	rjmp	.-64     	; 0x16f8 <main+0x6e>
    1738:	dd cf       	rjmp	.-70     	; 0x16f4 <main+0x6a>

0000173a <retrieve_threshold>:
void retrieve_threshold(void)
{
	unsigned char eeprom_addr=0x0000;
	for(int i=0;i<sensor_num;i++)
	{
		threshold1[i]=eeprom_read_byte(eeprom_addr);
    173a:	80 e0       	ldi	r24, 0x00	; 0
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <__eerd_byte_m16>
    1742:	80 93 89 03 	sts	0x0389, r24
    1746:	81 e0       	ldi	r24, 0x01	; 1
    1748:	90 e0       	ldi	r25, 0x00	; 0
    174a:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <__eerd_byte_m16>
    174e:	80 93 8a 03 	sts	0x038A, r24
    1752:	82 e0       	ldi	r24, 0x02	; 2
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <__eerd_byte_m16>
    175a:	80 93 8b 03 	sts	0x038B, r24
    175e:	83 e0       	ldi	r24, 0x03	; 3
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <__eerd_byte_m16>
    1766:	80 93 8c 03 	sts	0x038C, r24
		eeprom_addr++;
	}
}
    176a:	08 95       	ret

0000176c <set_threshold>:
		
}

//SET THRESHOLD VALUE
void set_threshold(void)
{
    176c:	cf 93       	push	r28
    176e:	df 93       	push	r29
	
	
	 for(i=0;i<sensor_num;i++)
	 {
	 
		 threshold1[i]=((max[i]+min[i])>>1);
    1770:	20 91 8d 03 	lds	r18, 0x038D
    1774:	80 91 85 03 	lds	r24, 0x0385
    1778:	90 e0       	ldi	r25, 0x00	; 0
    177a:	82 0f       	add	r24, r18
    177c:	91 1d       	adc	r25, r1
    177e:	95 95       	asr	r25
    1780:	87 95       	ror	r24
    1782:	80 93 89 03 	sts	0x0389, r24
    1786:	20 91 8e 03 	lds	r18, 0x038E
    178a:	80 91 86 03 	lds	r24, 0x0386
    178e:	90 e0       	ldi	r25, 0x00	; 0
    1790:	82 0f       	add	r24, r18
    1792:	91 1d       	adc	r25, r1
    1794:	95 95       	asr	r25
    1796:	87 95       	ror	r24
    1798:	80 93 8a 03 	sts	0x038A, r24
    179c:	20 91 8f 03 	lds	r18, 0x038F
    17a0:	80 91 87 03 	lds	r24, 0x0387
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	82 0f       	add	r24, r18
    17a8:	91 1d       	adc	r25, r1
    17aa:	95 95       	asr	r25
    17ac:	87 95       	ror	r24
    17ae:	80 93 8b 03 	sts	0x038B, r24
    17b2:	20 91 90 03 	lds	r18, 0x0390
    17b6:	80 91 88 03 	lds	r24, 0x0388
    17ba:	90 e0       	ldi	r25, 0x00	; 0
    17bc:	82 0f       	add	r24, r18
    17be:	91 1d       	adc	r25, r1
    17c0:	95 95       	asr	r25
    17c2:	87 95       	ror	r24
    17c4:	80 93 8c 03 	sts	0x038C, r24
    17c8:	c0 e0       	ldi	r28, 0x00	; 0
    17ca:	d0 e0       	ldi	r29, 0x00	; 0
		  
	 }
	 
	 for(int i=0;i<sensor_num;i++)
	{
		eeprom_write_byte(eeprom_addr,threshold1[i]);
    17cc:	fe 01       	movw	r30, r28
    17ce:	e7 57       	subi	r30, 0x77	; 119
    17d0:	fc 4f       	sbci	r31, 0xFC	; 252
    17d2:	ce 01       	movw	r24, r28
    17d4:	60 81       	ld	r22, Z
    17d6:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <__eewr_byte_m16>
	 
		 threshold1[i]=((max[i]+min[i])>>1);
		  
	 }
	 
	 for(int i=0;i<sensor_num;i++)
    17da:	21 96       	adiw	r28, 0x01	; 1
    17dc:	c4 30       	cpi	r28, 0x04	; 4
    17de:	d1 05       	cpc	r29, r1
    17e0:	a9 f7       	brne	.-22     	; 0x17cc <set_threshold+0x60>
	{
		eeprom_write_byte(eeprom_addr,threshold1[i]);
		eeprom_addr++;
	}
	 
}
    17e2:	df 91       	pop	r29
    17e4:	cf 91       	pop	r28
    17e6:	08 95       	ret

000017e8 <__subsf3>:
    17e8:	50 58       	subi	r21, 0x80	; 128

000017ea <__addsf3>:
    17ea:	bb 27       	eor	r27, r27
    17ec:	aa 27       	eor	r26, r26
    17ee:	0e d0       	rcall	.+28     	; 0x180c <__addsf3x>
    17f0:	75 c1       	rjmp	.+746    	; 0x1adc <__fp_round>
    17f2:	66 d1       	rcall	.+716    	; 0x1ac0 <__fp_pscA>
    17f4:	30 f0       	brcs	.+12     	; 0x1802 <__addsf3+0x18>
    17f6:	6b d1       	rcall	.+726    	; 0x1ace <__fp_pscB>
    17f8:	20 f0       	brcs	.+8      	; 0x1802 <__addsf3+0x18>
    17fa:	31 f4       	brne	.+12     	; 0x1808 <__addsf3+0x1e>
    17fc:	9f 3f       	cpi	r25, 0xFF	; 255
    17fe:	11 f4       	brne	.+4      	; 0x1804 <__addsf3+0x1a>
    1800:	1e f4       	brtc	.+6      	; 0x1808 <__addsf3+0x1e>
    1802:	5b c1       	rjmp	.+694    	; 0x1aba <__fp_nan>
    1804:	0e f4       	brtc	.+2      	; 0x1808 <__addsf3+0x1e>
    1806:	e0 95       	com	r30
    1808:	e7 fb       	bst	r30, 7
    180a:	51 c1       	rjmp	.+674    	; 0x1aae <__fp_inf>

0000180c <__addsf3x>:
    180c:	e9 2f       	mov	r30, r25
    180e:	77 d1       	rcall	.+750    	; 0x1afe <__fp_split3>
    1810:	80 f3       	brcs	.-32     	; 0x17f2 <__addsf3+0x8>
    1812:	ba 17       	cp	r27, r26
    1814:	62 07       	cpc	r22, r18
    1816:	73 07       	cpc	r23, r19
    1818:	84 07       	cpc	r24, r20
    181a:	95 07       	cpc	r25, r21
    181c:	18 f0       	brcs	.+6      	; 0x1824 <__addsf3x+0x18>
    181e:	71 f4       	brne	.+28     	; 0x183c <__addsf3x+0x30>
    1820:	9e f5       	brtc	.+102    	; 0x1888 <__addsf3x+0x7c>
    1822:	8f c1       	rjmp	.+798    	; 0x1b42 <__fp_zero>
    1824:	0e f4       	brtc	.+2      	; 0x1828 <__addsf3x+0x1c>
    1826:	e0 95       	com	r30
    1828:	0b 2e       	mov	r0, r27
    182a:	ba 2f       	mov	r27, r26
    182c:	a0 2d       	mov	r26, r0
    182e:	0b 01       	movw	r0, r22
    1830:	b9 01       	movw	r22, r18
    1832:	90 01       	movw	r18, r0
    1834:	0c 01       	movw	r0, r24
    1836:	ca 01       	movw	r24, r20
    1838:	a0 01       	movw	r20, r0
    183a:	11 24       	eor	r1, r1
    183c:	ff 27       	eor	r31, r31
    183e:	59 1b       	sub	r21, r25
    1840:	99 f0       	breq	.+38     	; 0x1868 <__addsf3x+0x5c>
    1842:	59 3f       	cpi	r21, 0xF9	; 249
    1844:	50 f4       	brcc	.+20     	; 0x185a <__addsf3x+0x4e>
    1846:	50 3e       	cpi	r21, 0xE0	; 224
    1848:	68 f1       	brcs	.+90     	; 0x18a4 <__addsf3x+0x98>
    184a:	1a 16       	cp	r1, r26
    184c:	f0 40       	sbci	r31, 0x00	; 0
    184e:	a2 2f       	mov	r26, r18
    1850:	23 2f       	mov	r18, r19
    1852:	34 2f       	mov	r19, r20
    1854:	44 27       	eor	r20, r20
    1856:	58 5f       	subi	r21, 0xF8	; 248
    1858:	f3 cf       	rjmp	.-26     	; 0x1840 <__addsf3x+0x34>
    185a:	46 95       	lsr	r20
    185c:	37 95       	ror	r19
    185e:	27 95       	ror	r18
    1860:	a7 95       	ror	r26
    1862:	f0 40       	sbci	r31, 0x00	; 0
    1864:	53 95       	inc	r21
    1866:	c9 f7       	brne	.-14     	; 0x185a <__addsf3x+0x4e>
    1868:	7e f4       	brtc	.+30     	; 0x1888 <__addsf3x+0x7c>
    186a:	1f 16       	cp	r1, r31
    186c:	ba 0b       	sbc	r27, r26
    186e:	62 0b       	sbc	r22, r18
    1870:	73 0b       	sbc	r23, r19
    1872:	84 0b       	sbc	r24, r20
    1874:	ba f0       	brmi	.+46     	; 0x18a4 <__addsf3x+0x98>
    1876:	91 50       	subi	r25, 0x01	; 1
    1878:	a1 f0       	breq	.+40     	; 0x18a2 <__addsf3x+0x96>
    187a:	ff 0f       	add	r31, r31
    187c:	bb 1f       	adc	r27, r27
    187e:	66 1f       	adc	r22, r22
    1880:	77 1f       	adc	r23, r23
    1882:	88 1f       	adc	r24, r24
    1884:	c2 f7       	brpl	.-16     	; 0x1876 <__addsf3x+0x6a>
    1886:	0e c0       	rjmp	.+28     	; 0x18a4 <__addsf3x+0x98>
    1888:	ba 0f       	add	r27, r26
    188a:	62 1f       	adc	r22, r18
    188c:	73 1f       	adc	r23, r19
    188e:	84 1f       	adc	r24, r20
    1890:	48 f4       	brcc	.+18     	; 0x18a4 <__addsf3x+0x98>
    1892:	87 95       	ror	r24
    1894:	77 95       	ror	r23
    1896:	67 95       	ror	r22
    1898:	b7 95       	ror	r27
    189a:	f7 95       	ror	r31
    189c:	9e 3f       	cpi	r25, 0xFE	; 254
    189e:	08 f0       	brcs	.+2      	; 0x18a2 <__addsf3x+0x96>
    18a0:	b3 cf       	rjmp	.-154    	; 0x1808 <__addsf3+0x1e>
    18a2:	93 95       	inc	r25
    18a4:	88 0f       	add	r24, r24
    18a6:	08 f0       	brcs	.+2      	; 0x18aa <__addsf3x+0x9e>
    18a8:	99 27       	eor	r25, r25
    18aa:	ee 0f       	add	r30, r30
    18ac:	97 95       	ror	r25
    18ae:	87 95       	ror	r24
    18b0:	08 95       	ret

000018b2 <__cmpsf2>:
    18b2:	d9 d0       	rcall	.+434    	; 0x1a66 <__fp_cmp>
    18b4:	08 f4       	brcc	.+2      	; 0x18b8 <__cmpsf2+0x6>
    18b6:	81 e0       	ldi	r24, 0x01	; 1
    18b8:	08 95       	ret

000018ba <__divsf3>:
    18ba:	0c d0       	rcall	.+24     	; 0x18d4 <__divsf3x>
    18bc:	0f c1       	rjmp	.+542    	; 0x1adc <__fp_round>
    18be:	07 d1       	rcall	.+526    	; 0x1ace <__fp_pscB>
    18c0:	40 f0       	brcs	.+16     	; 0x18d2 <__divsf3+0x18>
    18c2:	fe d0       	rcall	.+508    	; 0x1ac0 <__fp_pscA>
    18c4:	30 f0       	brcs	.+12     	; 0x18d2 <__divsf3+0x18>
    18c6:	21 f4       	brne	.+8      	; 0x18d0 <__divsf3+0x16>
    18c8:	5f 3f       	cpi	r21, 0xFF	; 255
    18ca:	19 f0       	breq	.+6      	; 0x18d2 <__divsf3+0x18>
    18cc:	f0 c0       	rjmp	.+480    	; 0x1aae <__fp_inf>
    18ce:	51 11       	cpse	r21, r1
    18d0:	39 c1       	rjmp	.+626    	; 0x1b44 <__fp_szero>
    18d2:	f3 c0       	rjmp	.+486    	; 0x1aba <__fp_nan>

000018d4 <__divsf3x>:
    18d4:	14 d1       	rcall	.+552    	; 0x1afe <__fp_split3>
    18d6:	98 f3       	brcs	.-26     	; 0x18be <__divsf3+0x4>

000018d8 <__divsf3_pse>:
    18d8:	99 23       	and	r25, r25
    18da:	c9 f3       	breq	.-14     	; 0x18ce <__divsf3+0x14>
    18dc:	55 23       	and	r21, r21
    18de:	b1 f3       	breq	.-20     	; 0x18cc <__divsf3+0x12>
    18e0:	95 1b       	sub	r25, r21
    18e2:	55 0b       	sbc	r21, r21
    18e4:	bb 27       	eor	r27, r27
    18e6:	aa 27       	eor	r26, r26
    18e8:	62 17       	cp	r22, r18
    18ea:	73 07       	cpc	r23, r19
    18ec:	84 07       	cpc	r24, r20
    18ee:	38 f0       	brcs	.+14     	; 0x18fe <__divsf3_pse+0x26>
    18f0:	9f 5f       	subi	r25, 0xFF	; 255
    18f2:	5f 4f       	sbci	r21, 0xFF	; 255
    18f4:	22 0f       	add	r18, r18
    18f6:	33 1f       	adc	r19, r19
    18f8:	44 1f       	adc	r20, r20
    18fa:	aa 1f       	adc	r26, r26
    18fc:	a9 f3       	breq	.-22     	; 0x18e8 <__divsf3_pse+0x10>
    18fe:	33 d0       	rcall	.+102    	; 0x1966 <__divsf3_pse+0x8e>
    1900:	0e 2e       	mov	r0, r30
    1902:	3a f0       	brmi	.+14     	; 0x1912 <__divsf3_pse+0x3a>
    1904:	e0 e8       	ldi	r30, 0x80	; 128
    1906:	30 d0       	rcall	.+96     	; 0x1968 <__divsf3_pse+0x90>
    1908:	91 50       	subi	r25, 0x01	; 1
    190a:	50 40       	sbci	r21, 0x00	; 0
    190c:	e6 95       	lsr	r30
    190e:	00 1c       	adc	r0, r0
    1910:	ca f7       	brpl	.-14     	; 0x1904 <__divsf3_pse+0x2c>
    1912:	29 d0       	rcall	.+82     	; 0x1966 <__divsf3_pse+0x8e>
    1914:	fe 2f       	mov	r31, r30
    1916:	27 d0       	rcall	.+78     	; 0x1966 <__divsf3_pse+0x8e>
    1918:	66 0f       	add	r22, r22
    191a:	77 1f       	adc	r23, r23
    191c:	88 1f       	adc	r24, r24
    191e:	bb 1f       	adc	r27, r27
    1920:	26 17       	cp	r18, r22
    1922:	37 07       	cpc	r19, r23
    1924:	48 07       	cpc	r20, r24
    1926:	ab 07       	cpc	r26, r27
    1928:	b0 e8       	ldi	r27, 0x80	; 128
    192a:	09 f0       	breq	.+2      	; 0x192e <__divsf3_pse+0x56>
    192c:	bb 0b       	sbc	r27, r27
    192e:	80 2d       	mov	r24, r0
    1930:	bf 01       	movw	r22, r30
    1932:	ff 27       	eor	r31, r31
    1934:	93 58       	subi	r25, 0x83	; 131
    1936:	5f 4f       	sbci	r21, 0xFF	; 255
    1938:	2a f0       	brmi	.+10     	; 0x1944 <__divsf3_pse+0x6c>
    193a:	9e 3f       	cpi	r25, 0xFE	; 254
    193c:	51 05       	cpc	r21, r1
    193e:	68 f0       	brcs	.+26     	; 0x195a <__divsf3_pse+0x82>
    1940:	b6 c0       	rjmp	.+364    	; 0x1aae <__fp_inf>
    1942:	00 c1       	rjmp	.+512    	; 0x1b44 <__fp_szero>
    1944:	5f 3f       	cpi	r21, 0xFF	; 255
    1946:	ec f3       	brlt	.-6      	; 0x1942 <__divsf3_pse+0x6a>
    1948:	98 3e       	cpi	r25, 0xE8	; 232
    194a:	dc f3       	brlt	.-10     	; 0x1942 <__divsf3_pse+0x6a>
    194c:	86 95       	lsr	r24
    194e:	77 95       	ror	r23
    1950:	67 95       	ror	r22
    1952:	b7 95       	ror	r27
    1954:	f7 95       	ror	r31
    1956:	9f 5f       	subi	r25, 0xFF	; 255
    1958:	c9 f7       	brne	.-14     	; 0x194c <__divsf3_pse+0x74>
    195a:	88 0f       	add	r24, r24
    195c:	91 1d       	adc	r25, r1
    195e:	96 95       	lsr	r25
    1960:	87 95       	ror	r24
    1962:	97 f9       	bld	r25, 7
    1964:	08 95       	ret
    1966:	e1 e0       	ldi	r30, 0x01	; 1
    1968:	66 0f       	add	r22, r22
    196a:	77 1f       	adc	r23, r23
    196c:	88 1f       	adc	r24, r24
    196e:	bb 1f       	adc	r27, r27
    1970:	62 17       	cp	r22, r18
    1972:	73 07       	cpc	r23, r19
    1974:	84 07       	cpc	r24, r20
    1976:	ba 07       	cpc	r27, r26
    1978:	20 f0       	brcs	.+8      	; 0x1982 <__divsf3_pse+0xaa>
    197a:	62 1b       	sub	r22, r18
    197c:	73 0b       	sbc	r23, r19
    197e:	84 0b       	sbc	r24, r20
    1980:	ba 0b       	sbc	r27, r26
    1982:	ee 1f       	adc	r30, r30
    1984:	88 f7       	brcc	.-30     	; 0x1968 <__divsf3_pse+0x90>
    1986:	e0 95       	com	r30
    1988:	08 95       	ret

0000198a <__fixsfsi>:
    198a:	04 d0       	rcall	.+8      	; 0x1994 <__fixunssfsi>
    198c:	68 94       	set
    198e:	b1 11       	cpse	r27, r1
    1990:	d9 c0       	rjmp	.+434    	; 0x1b44 <__fp_szero>
    1992:	08 95       	ret

00001994 <__fixunssfsi>:
    1994:	bc d0       	rcall	.+376    	; 0x1b0e <__fp_splitA>
    1996:	88 f0       	brcs	.+34     	; 0x19ba <__fixunssfsi+0x26>
    1998:	9f 57       	subi	r25, 0x7F	; 127
    199a:	90 f0       	brcs	.+36     	; 0x19c0 <__fixunssfsi+0x2c>
    199c:	b9 2f       	mov	r27, r25
    199e:	99 27       	eor	r25, r25
    19a0:	b7 51       	subi	r27, 0x17	; 23
    19a2:	a0 f0       	brcs	.+40     	; 0x19cc <__fixunssfsi+0x38>
    19a4:	d1 f0       	breq	.+52     	; 0x19da <__fixunssfsi+0x46>
    19a6:	66 0f       	add	r22, r22
    19a8:	77 1f       	adc	r23, r23
    19aa:	88 1f       	adc	r24, r24
    19ac:	99 1f       	adc	r25, r25
    19ae:	1a f0       	brmi	.+6      	; 0x19b6 <__fixunssfsi+0x22>
    19b0:	ba 95       	dec	r27
    19b2:	c9 f7       	brne	.-14     	; 0x19a6 <__fixunssfsi+0x12>
    19b4:	12 c0       	rjmp	.+36     	; 0x19da <__fixunssfsi+0x46>
    19b6:	b1 30       	cpi	r27, 0x01	; 1
    19b8:	81 f0       	breq	.+32     	; 0x19da <__fixunssfsi+0x46>
    19ba:	c3 d0       	rcall	.+390    	; 0x1b42 <__fp_zero>
    19bc:	b1 e0       	ldi	r27, 0x01	; 1
    19be:	08 95       	ret
    19c0:	c0 c0       	rjmp	.+384    	; 0x1b42 <__fp_zero>
    19c2:	67 2f       	mov	r22, r23
    19c4:	78 2f       	mov	r23, r24
    19c6:	88 27       	eor	r24, r24
    19c8:	b8 5f       	subi	r27, 0xF8	; 248
    19ca:	39 f0       	breq	.+14     	; 0x19da <__fixunssfsi+0x46>
    19cc:	b9 3f       	cpi	r27, 0xF9	; 249
    19ce:	cc f3       	brlt	.-14     	; 0x19c2 <__fixunssfsi+0x2e>
    19d0:	86 95       	lsr	r24
    19d2:	77 95       	ror	r23
    19d4:	67 95       	ror	r22
    19d6:	b3 95       	inc	r27
    19d8:	d9 f7       	brne	.-10     	; 0x19d0 <__fixunssfsi+0x3c>
    19da:	3e f4       	brtc	.+14     	; 0x19ea <__fixunssfsi+0x56>
    19dc:	90 95       	com	r25
    19de:	80 95       	com	r24
    19e0:	70 95       	com	r23
    19e2:	61 95       	neg	r22
    19e4:	7f 4f       	sbci	r23, 0xFF	; 255
    19e6:	8f 4f       	sbci	r24, 0xFF	; 255
    19e8:	9f 4f       	sbci	r25, 0xFF	; 255
    19ea:	08 95       	ret

000019ec <__floatunsisf>:
    19ec:	e8 94       	clt
    19ee:	09 c0       	rjmp	.+18     	; 0x1a02 <__floatsisf+0x12>

000019f0 <__floatsisf>:
    19f0:	97 fb       	bst	r25, 7
    19f2:	3e f4       	brtc	.+14     	; 0x1a02 <__floatsisf+0x12>
    19f4:	90 95       	com	r25
    19f6:	80 95       	com	r24
    19f8:	70 95       	com	r23
    19fa:	61 95       	neg	r22
    19fc:	7f 4f       	sbci	r23, 0xFF	; 255
    19fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1a00:	9f 4f       	sbci	r25, 0xFF	; 255
    1a02:	99 23       	and	r25, r25
    1a04:	a9 f0       	breq	.+42     	; 0x1a30 <__floatsisf+0x40>
    1a06:	f9 2f       	mov	r31, r25
    1a08:	96 e9       	ldi	r25, 0x96	; 150
    1a0a:	bb 27       	eor	r27, r27
    1a0c:	93 95       	inc	r25
    1a0e:	f6 95       	lsr	r31
    1a10:	87 95       	ror	r24
    1a12:	77 95       	ror	r23
    1a14:	67 95       	ror	r22
    1a16:	b7 95       	ror	r27
    1a18:	f1 11       	cpse	r31, r1
    1a1a:	f8 cf       	rjmp	.-16     	; 0x1a0c <__floatsisf+0x1c>
    1a1c:	fa f4       	brpl	.+62     	; 0x1a5c <__floatsisf+0x6c>
    1a1e:	bb 0f       	add	r27, r27
    1a20:	11 f4       	brne	.+4      	; 0x1a26 <__floatsisf+0x36>
    1a22:	60 ff       	sbrs	r22, 0
    1a24:	1b c0       	rjmp	.+54     	; 0x1a5c <__floatsisf+0x6c>
    1a26:	6f 5f       	subi	r22, 0xFF	; 255
    1a28:	7f 4f       	sbci	r23, 0xFF	; 255
    1a2a:	8f 4f       	sbci	r24, 0xFF	; 255
    1a2c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a2e:	16 c0       	rjmp	.+44     	; 0x1a5c <__floatsisf+0x6c>
    1a30:	88 23       	and	r24, r24
    1a32:	11 f0       	breq	.+4      	; 0x1a38 <__floatsisf+0x48>
    1a34:	96 e9       	ldi	r25, 0x96	; 150
    1a36:	11 c0       	rjmp	.+34     	; 0x1a5a <__floatsisf+0x6a>
    1a38:	77 23       	and	r23, r23
    1a3a:	21 f0       	breq	.+8      	; 0x1a44 <__floatsisf+0x54>
    1a3c:	9e e8       	ldi	r25, 0x8E	; 142
    1a3e:	87 2f       	mov	r24, r23
    1a40:	76 2f       	mov	r23, r22
    1a42:	05 c0       	rjmp	.+10     	; 0x1a4e <__floatsisf+0x5e>
    1a44:	66 23       	and	r22, r22
    1a46:	71 f0       	breq	.+28     	; 0x1a64 <__floatsisf+0x74>
    1a48:	96 e8       	ldi	r25, 0x86	; 134
    1a4a:	86 2f       	mov	r24, r22
    1a4c:	70 e0       	ldi	r23, 0x00	; 0
    1a4e:	60 e0       	ldi	r22, 0x00	; 0
    1a50:	2a f0       	brmi	.+10     	; 0x1a5c <__floatsisf+0x6c>
    1a52:	9a 95       	dec	r25
    1a54:	66 0f       	add	r22, r22
    1a56:	77 1f       	adc	r23, r23
    1a58:	88 1f       	adc	r24, r24
    1a5a:	da f7       	brpl	.-10     	; 0x1a52 <__floatsisf+0x62>
    1a5c:	88 0f       	add	r24, r24
    1a5e:	96 95       	lsr	r25
    1a60:	87 95       	ror	r24
    1a62:	97 f9       	bld	r25, 7
    1a64:	08 95       	ret

00001a66 <__fp_cmp>:
    1a66:	99 0f       	add	r25, r25
    1a68:	00 08       	sbc	r0, r0
    1a6a:	55 0f       	add	r21, r21
    1a6c:	aa 0b       	sbc	r26, r26
    1a6e:	e0 e8       	ldi	r30, 0x80	; 128
    1a70:	fe ef       	ldi	r31, 0xFE	; 254
    1a72:	16 16       	cp	r1, r22
    1a74:	17 06       	cpc	r1, r23
    1a76:	e8 07       	cpc	r30, r24
    1a78:	f9 07       	cpc	r31, r25
    1a7a:	c0 f0       	brcs	.+48     	; 0x1aac <__fp_cmp+0x46>
    1a7c:	12 16       	cp	r1, r18
    1a7e:	13 06       	cpc	r1, r19
    1a80:	e4 07       	cpc	r30, r20
    1a82:	f5 07       	cpc	r31, r21
    1a84:	98 f0       	brcs	.+38     	; 0x1aac <__fp_cmp+0x46>
    1a86:	62 1b       	sub	r22, r18
    1a88:	73 0b       	sbc	r23, r19
    1a8a:	84 0b       	sbc	r24, r20
    1a8c:	95 0b       	sbc	r25, r21
    1a8e:	39 f4       	brne	.+14     	; 0x1a9e <__fp_cmp+0x38>
    1a90:	0a 26       	eor	r0, r26
    1a92:	61 f0       	breq	.+24     	; 0x1aac <__fp_cmp+0x46>
    1a94:	23 2b       	or	r18, r19
    1a96:	24 2b       	or	r18, r20
    1a98:	25 2b       	or	r18, r21
    1a9a:	21 f4       	brne	.+8      	; 0x1aa4 <__fp_cmp+0x3e>
    1a9c:	08 95       	ret
    1a9e:	0a 26       	eor	r0, r26
    1aa0:	09 f4       	brne	.+2      	; 0x1aa4 <__fp_cmp+0x3e>
    1aa2:	a1 40       	sbci	r26, 0x01	; 1
    1aa4:	a6 95       	lsr	r26
    1aa6:	8f ef       	ldi	r24, 0xFF	; 255
    1aa8:	81 1d       	adc	r24, r1
    1aaa:	81 1d       	adc	r24, r1
    1aac:	08 95       	ret

00001aae <__fp_inf>:
    1aae:	97 f9       	bld	r25, 7
    1ab0:	9f 67       	ori	r25, 0x7F	; 127
    1ab2:	80 e8       	ldi	r24, 0x80	; 128
    1ab4:	70 e0       	ldi	r23, 0x00	; 0
    1ab6:	60 e0       	ldi	r22, 0x00	; 0
    1ab8:	08 95       	ret

00001aba <__fp_nan>:
    1aba:	9f ef       	ldi	r25, 0xFF	; 255
    1abc:	80 ec       	ldi	r24, 0xC0	; 192
    1abe:	08 95       	ret

00001ac0 <__fp_pscA>:
    1ac0:	00 24       	eor	r0, r0
    1ac2:	0a 94       	dec	r0
    1ac4:	16 16       	cp	r1, r22
    1ac6:	17 06       	cpc	r1, r23
    1ac8:	18 06       	cpc	r1, r24
    1aca:	09 06       	cpc	r0, r25
    1acc:	08 95       	ret

00001ace <__fp_pscB>:
    1ace:	00 24       	eor	r0, r0
    1ad0:	0a 94       	dec	r0
    1ad2:	12 16       	cp	r1, r18
    1ad4:	13 06       	cpc	r1, r19
    1ad6:	14 06       	cpc	r1, r20
    1ad8:	05 06       	cpc	r0, r21
    1ada:	08 95       	ret

00001adc <__fp_round>:
    1adc:	09 2e       	mov	r0, r25
    1ade:	03 94       	inc	r0
    1ae0:	00 0c       	add	r0, r0
    1ae2:	11 f4       	brne	.+4      	; 0x1ae8 <__fp_round+0xc>
    1ae4:	88 23       	and	r24, r24
    1ae6:	52 f0       	brmi	.+20     	; 0x1afc <__fp_round+0x20>
    1ae8:	bb 0f       	add	r27, r27
    1aea:	40 f4       	brcc	.+16     	; 0x1afc <__fp_round+0x20>
    1aec:	bf 2b       	or	r27, r31
    1aee:	11 f4       	brne	.+4      	; 0x1af4 <__fp_round+0x18>
    1af0:	60 ff       	sbrs	r22, 0
    1af2:	04 c0       	rjmp	.+8      	; 0x1afc <__fp_round+0x20>
    1af4:	6f 5f       	subi	r22, 0xFF	; 255
    1af6:	7f 4f       	sbci	r23, 0xFF	; 255
    1af8:	8f 4f       	sbci	r24, 0xFF	; 255
    1afa:	9f 4f       	sbci	r25, 0xFF	; 255
    1afc:	08 95       	ret

00001afe <__fp_split3>:
    1afe:	57 fd       	sbrc	r21, 7
    1b00:	90 58       	subi	r25, 0x80	; 128
    1b02:	44 0f       	add	r20, r20
    1b04:	55 1f       	adc	r21, r21
    1b06:	59 f0       	breq	.+22     	; 0x1b1e <__fp_splitA+0x10>
    1b08:	5f 3f       	cpi	r21, 0xFF	; 255
    1b0a:	71 f0       	breq	.+28     	; 0x1b28 <__fp_splitA+0x1a>
    1b0c:	47 95       	ror	r20

00001b0e <__fp_splitA>:
    1b0e:	88 0f       	add	r24, r24
    1b10:	97 fb       	bst	r25, 7
    1b12:	99 1f       	adc	r25, r25
    1b14:	61 f0       	breq	.+24     	; 0x1b2e <__fp_splitA+0x20>
    1b16:	9f 3f       	cpi	r25, 0xFF	; 255
    1b18:	79 f0       	breq	.+30     	; 0x1b38 <__fp_splitA+0x2a>
    1b1a:	87 95       	ror	r24
    1b1c:	08 95       	ret
    1b1e:	12 16       	cp	r1, r18
    1b20:	13 06       	cpc	r1, r19
    1b22:	14 06       	cpc	r1, r20
    1b24:	55 1f       	adc	r21, r21
    1b26:	f2 cf       	rjmp	.-28     	; 0x1b0c <__fp_split3+0xe>
    1b28:	46 95       	lsr	r20
    1b2a:	f1 df       	rcall	.-30     	; 0x1b0e <__fp_splitA>
    1b2c:	08 c0       	rjmp	.+16     	; 0x1b3e <__fp_splitA+0x30>
    1b2e:	16 16       	cp	r1, r22
    1b30:	17 06       	cpc	r1, r23
    1b32:	18 06       	cpc	r1, r24
    1b34:	99 1f       	adc	r25, r25
    1b36:	f1 cf       	rjmp	.-30     	; 0x1b1a <__fp_splitA+0xc>
    1b38:	86 95       	lsr	r24
    1b3a:	71 05       	cpc	r23, r1
    1b3c:	61 05       	cpc	r22, r1
    1b3e:	08 94       	sec
    1b40:	08 95       	ret

00001b42 <__fp_zero>:
    1b42:	e8 94       	clt

00001b44 <__fp_szero>:
    1b44:	bb 27       	eor	r27, r27
    1b46:	66 27       	eor	r22, r22
    1b48:	77 27       	eor	r23, r23
    1b4a:	cb 01       	movw	r24, r22
    1b4c:	97 f9       	bld	r25, 7
    1b4e:	08 95       	ret

00001b50 <__gesf2>:
    1b50:	8a df       	rcall	.-236    	; 0x1a66 <__fp_cmp>
    1b52:	08 f4       	brcc	.+2      	; 0x1b56 <__gesf2+0x6>
    1b54:	8f ef       	ldi	r24, 0xFF	; 255
    1b56:	08 95       	ret

00001b58 <__mulsf3>:
    1b58:	0b d0       	rcall	.+22     	; 0x1b70 <__mulsf3x>
    1b5a:	c0 cf       	rjmp	.-128    	; 0x1adc <__fp_round>
    1b5c:	b1 df       	rcall	.-158    	; 0x1ac0 <__fp_pscA>
    1b5e:	28 f0       	brcs	.+10     	; 0x1b6a <__mulsf3+0x12>
    1b60:	b6 df       	rcall	.-148    	; 0x1ace <__fp_pscB>
    1b62:	18 f0       	brcs	.+6      	; 0x1b6a <__mulsf3+0x12>
    1b64:	95 23       	and	r25, r21
    1b66:	09 f0       	breq	.+2      	; 0x1b6a <__mulsf3+0x12>
    1b68:	a2 cf       	rjmp	.-188    	; 0x1aae <__fp_inf>
    1b6a:	a7 cf       	rjmp	.-178    	; 0x1aba <__fp_nan>
    1b6c:	11 24       	eor	r1, r1
    1b6e:	ea cf       	rjmp	.-44     	; 0x1b44 <__fp_szero>

00001b70 <__mulsf3x>:
    1b70:	c6 df       	rcall	.-116    	; 0x1afe <__fp_split3>
    1b72:	a0 f3       	brcs	.-24     	; 0x1b5c <__mulsf3+0x4>

00001b74 <__mulsf3_pse>:
    1b74:	95 9f       	mul	r25, r21
    1b76:	d1 f3       	breq	.-12     	; 0x1b6c <__mulsf3+0x14>
    1b78:	95 0f       	add	r25, r21
    1b7a:	50 e0       	ldi	r21, 0x00	; 0
    1b7c:	55 1f       	adc	r21, r21
    1b7e:	62 9f       	mul	r22, r18
    1b80:	f0 01       	movw	r30, r0
    1b82:	72 9f       	mul	r23, r18
    1b84:	bb 27       	eor	r27, r27
    1b86:	f0 0d       	add	r31, r0
    1b88:	b1 1d       	adc	r27, r1
    1b8a:	63 9f       	mul	r22, r19
    1b8c:	aa 27       	eor	r26, r26
    1b8e:	f0 0d       	add	r31, r0
    1b90:	b1 1d       	adc	r27, r1
    1b92:	aa 1f       	adc	r26, r26
    1b94:	64 9f       	mul	r22, r20
    1b96:	66 27       	eor	r22, r22
    1b98:	b0 0d       	add	r27, r0
    1b9a:	a1 1d       	adc	r26, r1
    1b9c:	66 1f       	adc	r22, r22
    1b9e:	82 9f       	mul	r24, r18
    1ba0:	22 27       	eor	r18, r18
    1ba2:	b0 0d       	add	r27, r0
    1ba4:	a1 1d       	adc	r26, r1
    1ba6:	62 1f       	adc	r22, r18
    1ba8:	73 9f       	mul	r23, r19
    1baa:	b0 0d       	add	r27, r0
    1bac:	a1 1d       	adc	r26, r1
    1bae:	62 1f       	adc	r22, r18
    1bb0:	83 9f       	mul	r24, r19
    1bb2:	a0 0d       	add	r26, r0
    1bb4:	61 1d       	adc	r22, r1
    1bb6:	22 1f       	adc	r18, r18
    1bb8:	74 9f       	mul	r23, r20
    1bba:	33 27       	eor	r19, r19
    1bbc:	a0 0d       	add	r26, r0
    1bbe:	61 1d       	adc	r22, r1
    1bc0:	23 1f       	adc	r18, r19
    1bc2:	84 9f       	mul	r24, r20
    1bc4:	60 0d       	add	r22, r0
    1bc6:	21 1d       	adc	r18, r1
    1bc8:	82 2f       	mov	r24, r18
    1bca:	76 2f       	mov	r23, r22
    1bcc:	6a 2f       	mov	r22, r26
    1bce:	11 24       	eor	r1, r1
    1bd0:	9f 57       	subi	r25, 0x7F	; 127
    1bd2:	50 40       	sbci	r21, 0x00	; 0
    1bd4:	8a f0       	brmi	.+34     	; 0x1bf8 <__mulsf3_pse+0x84>
    1bd6:	e1 f0       	breq	.+56     	; 0x1c10 <__mulsf3_pse+0x9c>
    1bd8:	88 23       	and	r24, r24
    1bda:	4a f0       	brmi	.+18     	; 0x1bee <__mulsf3_pse+0x7a>
    1bdc:	ee 0f       	add	r30, r30
    1bde:	ff 1f       	adc	r31, r31
    1be0:	bb 1f       	adc	r27, r27
    1be2:	66 1f       	adc	r22, r22
    1be4:	77 1f       	adc	r23, r23
    1be6:	88 1f       	adc	r24, r24
    1be8:	91 50       	subi	r25, 0x01	; 1
    1bea:	50 40       	sbci	r21, 0x00	; 0
    1bec:	a9 f7       	brne	.-22     	; 0x1bd8 <__mulsf3_pse+0x64>
    1bee:	9e 3f       	cpi	r25, 0xFE	; 254
    1bf0:	51 05       	cpc	r21, r1
    1bf2:	70 f0       	brcs	.+28     	; 0x1c10 <__mulsf3_pse+0x9c>
    1bf4:	5c cf       	rjmp	.-328    	; 0x1aae <__fp_inf>
    1bf6:	a6 cf       	rjmp	.-180    	; 0x1b44 <__fp_szero>
    1bf8:	5f 3f       	cpi	r21, 0xFF	; 255
    1bfa:	ec f3       	brlt	.-6      	; 0x1bf6 <__mulsf3_pse+0x82>
    1bfc:	98 3e       	cpi	r25, 0xE8	; 232
    1bfe:	dc f3       	brlt	.-10     	; 0x1bf6 <__mulsf3_pse+0x82>
    1c00:	86 95       	lsr	r24
    1c02:	77 95       	ror	r23
    1c04:	67 95       	ror	r22
    1c06:	b7 95       	ror	r27
    1c08:	f7 95       	ror	r31
    1c0a:	e7 95       	ror	r30
    1c0c:	9f 5f       	subi	r25, 0xFF	; 255
    1c0e:	c1 f7       	brne	.-16     	; 0x1c00 <__mulsf3_pse+0x8c>
    1c10:	fe 2b       	or	r31, r30
    1c12:	88 0f       	add	r24, r24
    1c14:	91 1d       	adc	r25, r1
    1c16:	96 95       	lsr	r25
    1c18:	87 95       	ror	r24
    1c1a:	97 f9       	bld	r25, 7
    1c1c:	08 95       	ret

00001c1e <__divmodhi4>:
    1c1e:	97 fb       	bst	r25, 7
    1c20:	09 2e       	mov	r0, r25
    1c22:	07 26       	eor	r0, r23
    1c24:	0a d0       	rcall	.+20     	; 0x1c3a <__divmodhi4_neg1>
    1c26:	77 fd       	sbrc	r23, 7
    1c28:	04 d0       	rcall	.+8      	; 0x1c32 <__divmodhi4_neg2>
    1c2a:	0c d0       	rcall	.+24     	; 0x1c44 <__udivmodhi4>
    1c2c:	06 d0       	rcall	.+12     	; 0x1c3a <__divmodhi4_neg1>
    1c2e:	00 20       	and	r0, r0
    1c30:	1a f4       	brpl	.+6      	; 0x1c38 <__divmodhi4_exit>

00001c32 <__divmodhi4_neg2>:
    1c32:	70 95       	com	r23
    1c34:	61 95       	neg	r22
    1c36:	7f 4f       	sbci	r23, 0xFF	; 255

00001c38 <__divmodhi4_exit>:
    1c38:	08 95       	ret

00001c3a <__divmodhi4_neg1>:
    1c3a:	f6 f7       	brtc	.-4      	; 0x1c38 <__divmodhi4_exit>
    1c3c:	90 95       	com	r25
    1c3e:	81 95       	neg	r24
    1c40:	9f 4f       	sbci	r25, 0xFF	; 255
    1c42:	08 95       	ret

00001c44 <__udivmodhi4>:
    1c44:	aa 1b       	sub	r26, r26
    1c46:	bb 1b       	sub	r27, r27
    1c48:	51 e1       	ldi	r21, 0x11	; 17
    1c4a:	07 c0       	rjmp	.+14     	; 0x1c5a <__udivmodhi4_ep>

00001c4c <__udivmodhi4_loop>:
    1c4c:	aa 1f       	adc	r26, r26
    1c4e:	bb 1f       	adc	r27, r27
    1c50:	a6 17       	cp	r26, r22
    1c52:	b7 07       	cpc	r27, r23
    1c54:	10 f0       	brcs	.+4      	; 0x1c5a <__udivmodhi4_ep>
    1c56:	a6 1b       	sub	r26, r22
    1c58:	b7 0b       	sbc	r27, r23

00001c5a <__udivmodhi4_ep>:
    1c5a:	88 1f       	adc	r24, r24
    1c5c:	99 1f       	adc	r25, r25
    1c5e:	5a 95       	dec	r21
    1c60:	a9 f7       	brne	.-22     	; 0x1c4c <__udivmodhi4_loop>
    1c62:	80 95       	com	r24
    1c64:	90 95       	com	r25
    1c66:	bc 01       	movw	r22, r24
    1c68:	cd 01       	movw	r24, r26
    1c6a:	08 95       	ret

00001c6c <__eerd_byte_m16>:
    1c6c:	e1 99       	sbic	0x1c, 1	; 28
    1c6e:	fe cf       	rjmp	.-4      	; 0x1c6c <__eerd_byte_m16>
    1c70:	9f bb       	out	0x1f, r25	; 31
    1c72:	8e bb       	out	0x1e, r24	; 30
    1c74:	e0 9a       	sbi	0x1c, 0	; 28
    1c76:	99 27       	eor	r25, r25
    1c78:	8d b3       	in	r24, 0x1d	; 29
    1c7a:	08 95       	ret

00001c7c <__eewr_byte_m16>:
    1c7c:	26 2f       	mov	r18, r22

00001c7e <__eewr_r18_m16>:
    1c7e:	e1 99       	sbic	0x1c, 1	; 28
    1c80:	fe cf       	rjmp	.-4      	; 0x1c7e <__eewr_r18_m16>
    1c82:	9f bb       	out	0x1f, r25	; 31
    1c84:	8e bb       	out	0x1e, r24	; 30
    1c86:	2d bb       	out	0x1d, r18	; 29
    1c88:	0f b6       	in	r0, 0x3f	; 63
    1c8a:	f8 94       	cli
    1c8c:	e2 9a       	sbi	0x1c, 2	; 28
    1c8e:	e1 9a       	sbi	0x1c, 1	; 28
    1c90:	0f be       	out	0x3f, r0	; 63
    1c92:	01 96       	adiw	r24, 0x01	; 1
    1c94:	08 95       	ret

00001c96 <_exit>:
    1c96:	f8 94       	cli

00001c98 <__stop_program>:
    1c98:	ff cf       	rjmp	.-2      	; 0x1c98 <__stop_program>
