

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9'
================================================================
* Date:           Thu Mar 13 12:52:35 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.362 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     3138|     3138|  31.380 us|  31.380 us|  3137|  3137|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9  |     3136|     3136|         1|          1|          1|  3136|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%block_out_w_i = alloca i32 1" [merged_conv_top.cpp:111]   --->   Operation 4 'alloca' 'block_out_w_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%block_out_h_i = alloca i32 1" [merged_conv_top.cpp:109]   --->   Operation 5 'alloca' 'block_out_h_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%block_out_ch_i = alloca i32 1" [merged_conv_top.cpp:107]   --->   Operation 7 'alloca' 'block_out_ch_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten53"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln107 = store i7 0, i7 %block_out_ch_i" [merged_conv_top.cpp:107]   --->   Operation 10 'store' 'store_ln107' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten40"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln109 = store i3 0, i3 %block_out_h_i" [merged_conv_top.cpp:109]   --->   Operation 12 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln111 = store i3 0, i3 %block_out_w_i" [merged_conv_top.cpp:111]   --->   Operation 13 'store' 'store_ln111' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i12 %indvar_flatten53" [merged_conv_top.cpp:107]   --->   Operation 15 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%icmp_ln107 = icmp_eq  i12 %indvar_flatten53_load, i12 3136" [merged_conv_top.cpp:107]   --->   Operation 16 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%add_ln107_1 = add i12 %indvar_flatten53_load, i12 1" [merged_conv_top.cpp:107]   --->   Operation 17 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc75, void %VITIS_LOOP_117_10.exitStub" [merged_conv_top.cpp:107]   --->   Operation 18 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%block_out_w_i_load = load i3 %block_out_w_i" [merged_conv_top.cpp:111]   --->   Operation 19 'load' 'block_out_w_i_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%block_out_h_i_load = load i3 %block_out_h_i" [merged_conv_top.cpp:107]   --->   Operation 20 'load' 'block_out_h_i_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i6 %indvar_flatten40" [merged_conv_top.cpp:109]   --->   Operation 21 'load' 'indvar_flatten40_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%block_out_ch_i_load = load i7 %block_out_ch_i" [merged_conv_top.cpp:107]   --->   Operation 22 'load' 'block_out_ch_i_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.77ns)   --->   "%add_ln107 = add i7 %block_out_ch_i_load, i7 1" [merged_conv_top.cpp:107]   --->   Operation 23 'add' 'add_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9_str"   --->   Operation 24 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3136, i64 3136, i64 3136"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%icmp_ln109 = icmp_eq  i6 %indvar_flatten40_load, i6 49" [merged_conv_top.cpp:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.20ns)   --->   "%select_ln107 = select i1 %icmp_ln109, i3 0, i3 %block_out_h_i_load" [merged_conv_top.cpp:107]   --->   Operation 27 'select' 'select_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107 = xor i1 %icmp_ln109, i1 1" [merged_conv_top.cpp:107]   --->   Operation 28 'xor' 'xor_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%icmp_ln111 = icmp_eq  i3 %block_out_w_i_load, i3 7" [merged_conv_top.cpp:111]   --->   Operation 29 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln107)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %icmp_ln111, i1 %xor_ln107" [merged_conv_top.cpp:107]   --->   Operation 30 'and' 'and_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.36ns)   --->   "%select_ln107_1 = select i1 %icmp_ln109, i7 %add_ln107, i7 %block_out_ch_i_load" [merged_conv_top.cpp:107]   --->   Operation 31 'select' 'select_ln107_1' <Predicate = (!icmp_ln107)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%add_ln109 = add i3 %select_ln107, i3 1" [merged_conv_top.cpp:109]   --->   Operation 32 'add' 'add_ln109' <Predicate = (!icmp_ln107)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node block_out_w_i_mid2)   --->   "%empty = or i1 %and_ln107, i1 %icmp_ln109" [merged_conv_top.cpp:107]   --->   Operation 33 'or' 'empty' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.28ns) (out node of the LUT)   --->   "%block_out_w_i_mid2 = select i1 %empty, i3 0, i3 %block_out_w_i_load" [merged_conv_top.cpp:107]   --->   Operation 34 'select' 'block_out_w_i_mid2' <Predicate = (!icmp_ln107)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.20ns)   --->   "%select_ln109 = select i1 %and_ln107, i3 %add_ln109, i3 %select_ln107" [merged_conv_top.cpp:109]   --->   Operation 35 'select' 'select_ln109' <Predicate = (!icmp_ln107)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i7 %select_ln107_1" [merged_conv_top.cpp:113]   --->   Operation 36 'zext' 'zext_ln113' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %select_ln107_1, i3 0" [merged_conv_top.cpp:113]   --->   Operation 37 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln113 = sub i10 %p_shl7, i10 %zext_ln113" [merged_conv_top.cpp:113]   --->   Operation 38 'sub' 'sub_ln113' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i3 %select_ln109" [merged_conv_top.cpp:113]   --->   Operation 39 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln113 = add i10 %sub_ln113, i10 %zext_ln113_1" [merged_conv_top.cpp:113]   --->   Operation 40 'add' 'add_ln113' <Predicate = (!icmp_ln107)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i10 %add_ln113" [merged_conv_top.cpp:113]   --->   Operation 41 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln113, i3 0" [merged_conv_top.cpp:113]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i10 %add_ln113" [merged_conv_top.cpp:113]   --->   Operation 43 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln111 = sub i12 %tmp, i12 %zext_ln113_2" [merged_conv_top.cpp:111]   --->   Operation 44 'sub' 'sub_ln111' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i3 %block_out_w_i_mid2" [merged_conv_top.cpp:113]   --->   Operation 45 'zext' 'zext_ln113_3' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln113_1 = add i12 %sub_ln111, i12 %zext_ln113_3" [merged_conv_top.cpp:113]   --->   Operation 46 'add' 'add_ln113_1' <Predicate = (!icmp_ln107)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i12 %add_ln113_1" [merged_conv_top.cpp:113]   --->   Operation 47 'zext' 'zext_ln113_4' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%localOut_addr = getelementptr i32 %localOut, i64 0, i64 %zext_ln113_4" [merged_conv_top.cpp:113]   --->   Operation 48 'getelementptr' 'localOut_addr' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [merged_conv_top.cpp:111]   --->   Operation 49 'specpipeline' 'specpipeline_ln111' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln113 = store i32 0, i12 %localOut_addr" [merged_conv_top.cpp:113]   --->   Operation 50 'store' 'store_ln113' <Predicate = (!icmp_ln107)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_1 : Operation 51 [1/1] (0.67ns)   --->   "%add_ln111 = add i3 %block_out_w_i_mid2, i3 1" [merged_conv_top.cpp:111]   --->   Operation 51 'add' 'add_ln111' <Predicate = (!icmp_ln107)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln109_1 = add i6 %indvar_flatten40_load, i6 1" [merged_conv_top.cpp:109]   --->   Operation 52 'add' 'add_ln109_1' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%select_ln109_1 = select i1 %icmp_ln109, i6 1, i6 %add_ln109_1" [merged_conv_top.cpp:109]   --->   Operation 53 'select' 'select_ln109_1' <Predicate = (!icmp_ln107)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln107 = store i12 %add_ln107_1, i12 %indvar_flatten53" [merged_conv_top.cpp:107]   --->   Operation 54 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln107 = store i7 %select_ln107_1, i7 %block_out_ch_i" [merged_conv_top.cpp:107]   --->   Operation 55 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln109 = store i6 %select_ln109_1, i6 %indvar_flatten40" [merged_conv_top.cpp:109]   --->   Operation 56 'store' 'store_ln109' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln109 = store i3 %select_ln109, i3 %block_out_h_i" [merged_conv_top.cpp:109]   --->   Operation 57 'store' 'store_ln109' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln111 = store i3 %add_ln111, i3 %block_out_w_i" [merged_conv_top.cpp:111]   --->   Operation 58 'store' 'store_ln111' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc69" [merged_conv_top.cpp:111]   --->   Operation 59 'br' 'br_ln111' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln107)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ localOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
block_out_w_i         (alloca           ) [ 01]
block_out_h_i         (alloca           ) [ 01]
indvar_flatten40      (alloca           ) [ 01]
block_out_ch_i        (alloca           ) [ 01]
indvar_flatten53      (alloca           ) [ 01]
store_ln0             (store            ) [ 00]
store_ln107           (store            ) [ 00]
store_ln0             (store            ) [ 00]
store_ln109           (store            ) [ 00]
store_ln111           (store            ) [ 00]
br_ln0                (br               ) [ 00]
indvar_flatten53_load (load             ) [ 00]
icmp_ln107            (icmp             ) [ 01]
add_ln107_1           (add              ) [ 00]
br_ln107              (br               ) [ 00]
block_out_w_i_load    (load             ) [ 00]
block_out_h_i_load    (load             ) [ 00]
indvar_flatten40_load (load             ) [ 00]
block_out_ch_i_load   (load             ) [ 00]
add_ln107             (add              ) [ 00]
specloopname_ln0      (specloopname     ) [ 00]
speclooptripcount_ln0 (speclooptripcount) [ 00]
icmp_ln109            (icmp             ) [ 00]
select_ln107          (select           ) [ 00]
xor_ln107             (xor              ) [ 00]
icmp_ln111            (icmp             ) [ 00]
and_ln107             (and              ) [ 00]
select_ln107_1        (select           ) [ 00]
add_ln109             (add              ) [ 00]
empty                 (or               ) [ 00]
block_out_w_i_mid2    (select           ) [ 00]
select_ln109          (select           ) [ 00]
zext_ln113            (zext             ) [ 00]
p_shl7                (bitconcatenate   ) [ 00]
sub_ln113             (sub              ) [ 00]
zext_ln113_1          (zext             ) [ 00]
add_ln113             (add              ) [ 00]
trunc_ln113           (trunc            ) [ 00]
tmp                   (bitconcatenate   ) [ 00]
zext_ln113_2          (zext             ) [ 00]
sub_ln111             (sub              ) [ 00]
zext_ln113_3          (zext             ) [ 00]
add_ln113_1           (add              ) [ 00]
zext_ln113_4          (zext             ) [ 00]
localOut_addr         (getelementptr    ) [ 00]
specpipeline_ln111    (specpipeline     ) [ 00]
store_ln113           (store            ) [ 00]
add_ln111             (add              ) [ 00]
add_ln109_1           (add              ) [ 00]
select_ln109_1        (select           ) [ 00]
store_ln107           (store            ) [ 00]
store_ln107           (store            ) [ 00]
store_ln109           (store            ) [ 00]
store_ln109           (store            ) [ 00]
store_ln111           (store            ) [ 00]
br_ln111              (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="localOut">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localOut"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_107_7_VITIS_LOOP_109_8_VITIS_LOOP_111_9_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="block_out_w_i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_out_w_i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="block_out_h_i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_out_h_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten40_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten40/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="block_out_ch_i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_out_ch_i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten53_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="localOut_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localOut_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln113_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln107_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln109_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln111_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten53_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln107_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln107_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="block_out_w_i_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_out_w_i_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="block_out_h_i_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_out_h_i_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten40_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten40_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="block_out_ch_i_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_out_ch_i_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln107_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln109_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="select_ln107_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln107_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln111_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="and_ln107_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln107_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="7" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln109_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="empty_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="block_out_w_i_mid2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="block_out_w_i_mid2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln109_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln113_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_shl7_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln113_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln113_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln113_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln113_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln113_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln111_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln113_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_3/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln113_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln113_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_4/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln111_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln109_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln109_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln107_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln107_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln109_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln109_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln111_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="block_out_w_i_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="block_out_w_i "/>
</bind>
</comp>

<comp id="329" class="1005" name="block_out_h_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="block_out_h_i "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_flatten40_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten40 "/>
</bind>
</comp>

<comp id="343" class="1005" name="block_out_ch_i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="block_out_ch_i "/>
</bind>
</comp>

<comp id="350" class="1005" name="indvar_flatten53_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="132" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="129" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="144" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="126" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="158" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="144" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="138" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="135" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="150" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="170" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="144" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="126" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="170" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="184" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="150" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="176" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="176" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="212" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="204" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="224" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="234" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="244" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="196" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="256" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="281"><net_src comp="196" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="132" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="144" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="120" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="176" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="289" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="204" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="277" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="52" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="332"><net_src comp="56" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="339"><net_src comp="60" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="346"><net_src comp="64" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="353"><net_src comp="68" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="297" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: localOut | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln107 : 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln111 : 1
		indvar_flatten53_load : 1
		icmp_ln107 : 2
		add_ln107_1 : 2
		br_ln107 : 3
		block_out_w_i_load : 1
		block_out_h_i_load : 1
		indvar_flatten40_load : 1
		block_out_ch_i_load : 1
		add_ln107 : 2
		icmp_ln109 : 2
		select_ln107 : 3
		xor_ln107 : 3
		icmp_ln111 : 2
		and_ln107 : 3
		select_ln107_1 : 3
		add_ln109 : 4
		empty : 3
		block_out_w_i_mid2 : 3
		select_ln109 : 3
		zext_ln113 : 4
		p_shl7 : 4
		sub_ln113 : 5
		zext_ln113_1 : 4
		add_ln113 : 5
		trunc_ln113 : 6
		tmp : 7
		zext_ln113_2 : 6
		sub_ln111 : 8
		zext_ln113_3 : 4
		add_ln113_1 : 9
		zext_ln113_4 : 10
		localOut_addr : 11
		store_ln113 : 12
		add_ln111 : 4
		add_ln109_1 : 2
		select_ln109_1 : 3
		store_ln107 : 3
		store_ln107 : 4
		store_ln109 : 4
		store_ln109 : 4
		store_ln111 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln107_1_fu_120    |    0    |    19   |
|          |      add_ln107_fu_138     |    0    |    14   |
|          |      add_ln109_fu_184     |    0    |    10   |
|    add   |      add_ln113_fu_234     |    0    |    18   |
|          |     add_ln113_1_fu_266    |    0    |    17   |
|          |      add_ln111_fu_277     |    0    |    10   |
|          |     add_ln109_1_fu_283    |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln107_fu_114     |    0    |    19   |
|   icmp   |     icmp_ln109_fu_144     |    0    |    13   |
|          |     icmp_ln111_fu_164     |    0    |    10   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln113_fu_224     |    0    |    18   |
|          |      sub_ln111_fu_256     |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |    select_ln107_fu_150    |    0    |    3    |
|          |   select_ln107_1_fu_176   |    0    |    7    |
|  select  | block_out_w_i_mid2_fu_196 |    0    |    3    |
|          |    select_ln109_fu_204    |    0    |    3    |
|          |   select_ln109_1_fu_289   |    0    |    6    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln107_fu_158     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln107_fu_170     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |        empty_fu_190       |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |     zext_ln113_fu_212     |    0    |    0    |
|          |    zext_ln113_1_fu_230    |    0    |    0    |
|   zext   |    zext_ln113_2_fu_252    |    0    |    0    |
|          |    zext_ln113_3_fu_262    |    0    |    0    |
|          |    zext_ln113_4_fu_272    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       p_shl7_fu_216       |    0    |    0    |
|          |         tmp_fu_244        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln113_fu_240    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   206   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| block_out_ch_i_reg_343 |    7   |
|  block_out_h_i_reg_329 |    3   |
|  block_out_w_i_reg_322 |    3   |
|indvar_flatten40_reg_336|    6   |
|indvar_flatten53_reg_350|   12   |
+------------------------+--------+
|          Total         |   31   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   206  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   206  |
+-----------+--------+--------+
