

================================================================
== Vitis HLS Report for 'encoder0_c1_Pipeline_1'
================================================================
* Date:           Fri Sep 19 13:54:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  2.110 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153230|   153230|  2.298 ms|  2.298 ms|  153230|  153230|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   153228|   153228|         1|          1|          1|  153228|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %empty"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_load = load i18 %empty"   --->   Operation 7 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.87ns)   --->   "%exitcond523358 = icmp_eq  i18 %p_load, i18 153228"   --->   Operation 9 'icmp' 'exitcond523358' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "%empty_50 = add i18 %p_load, i18 1"   --->   Operation 10 'add' 'empty_50' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond523358, void %memset.loop.split, void %VITIS_LOOP_36_1.exitStub"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 153228, i64 153228, i64 153228"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond523358)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast = zext i18 %p_load"   --->   Operation 13 'zext' 'p_cast' <Predicate = (!exitcond523358)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%padded_addr = getelementptr i32 %padded, i64 0, i64 %p_cast"   --->   Operation 14 'getelementptr' 'padded_addr' <Predicate = (!exitcond523358)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %padded_addr"   --->   Operation 15 'store' 'store_ln0' <Predicate = (!exitcond523358)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 153228> <RAM>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 %empty_50, i18 %empty"   --->   Operation 16 'store' 'store_ln0' <Predicate = (!exitcond523358)> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!exitcond523358)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (exitcond523358)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 4.050ns.

 <State 1>: 2.110ns
The critical path consists of the following:
	'alloca' operation ('empty') [2]  (0.000 ns)
	'load' operation ('p_load') on local variable 'empty' [6]  (0.000 ns)
	'add' operation ('empty_50') [9]  (0.873 ns)
	'store' operation ('store_ln0') of variable 'empty_50' on local variable 'empty' [16]  (0.427 ns)
	blocking operation 0.81 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
