

================================================================
== Vitis HLS Report for 'bfs'
================================================================
* Date:           Tue Jan 16 01:27:14 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.418 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_queue       |        ?|        ?|         ?|          -|          -|  1 ~ 256|        no|
        | + loop_neighbors  |        ?|        ?|         5|          3|          1|        ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 10 5 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 5 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%q_in = alloca i32 1"   --->   Operation 11 'alloca' 'q_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%starting_node_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %starting_node"   --->   Operation 12 'read' 'starting_node_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i64 %starting_node_read"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %nodes, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %nodes"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %edges, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %edges"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %starting_node"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %starting_node, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %level, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %level"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %level_counts, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %level_counts"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %checkdata, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %checkdata"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hercules_buffer_size"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hercules_buffer_size, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %checkdata"   --->   Operation 29 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%queue = alloca i64 1" [bfs.c:37]   --->   Operation 30 'alloca' 'queue' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%level_addr = getelementptr i8 %level, i64 0, i64 %starting_node_read" [bfs.c:53]   --->   Operation 31 'getelementptr' 'level_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln53 = store i8 0, i8 %level_addr" [bfs.c:53]   --->   Operation 32 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%level_counts_addr = getelementptr i64 %level_counts, i64 0, i64 0" [bfs.c:54]   --->   Operation 33 'getelementptr' 'level_counts_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%store_ln54 = store i64 1, i4 %level_counts_addr" [bfs.c:54]   --->   Operation 34 'store' 'store_ln54' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%queue_addr = getelementptr i32 %queue, i64 0, i64 0" [bfs.c:55]   --->   Operation 35 'getelementptr' 'queue_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln55 = store i32 %empty, i8 %queue_addr" [bfs.c:55]   --->   Operation 36 'store' 'store_ln55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln57 = store i64 2, i64 %q_in" [bfs.c:57]   --->   Operation 37 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln57 = br void" [bfs.c:57]   --->   Operation 38 'br' 'br_ln57' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dummy = phi i9 0, void, i9 %dummy_1, void %._crit_edge"   --->   Operation 39 'phi' 'dummy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%q_out = phi i8 0, void, i8 %q_out_1, void %._crit_edge"   --->   Operation 40 'phi' 'q_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %dummy, i32 8" [bfs.c:57]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128"   --->   Operation 42 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.77ns)   --->   "%dummy_1 = add i9 %dummy, i9 1" [bfs.c:57]   --->   Operation 43 'add' 'dummy_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp, void %.split2, void %.loopexit" [bfs.c:57]   --->   Operation 44 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%q_in_load = load i64 %q_in" [bfs.c:58]   --->   Operation 45 'load' 'q_in_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %q_out" [bfs.c:57]   --->   Operation 46 'zext' 'zext_ln57' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %q_out" [bfs.c:57]   --->   Operation 47 'zext' 'zext_ln57_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [bfs.c:38]   --->   Operation 48 'specloopname' 'specloopname_ln38' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln58 = icmp_ugt  i64 %q_in_load, i64 %zext_ln57" [bfs.c:58]   --->   Operation 49 'icmp' 'icmp_ln58' <Predicate = (!tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void, void" [bfs.c:58]   --->   Operation 50 'br' 'br_ln58' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln58_2 = icmp_eq  i64 %q_in_load, i64 0" [bfs.c:58]   --->   Operation 51 'icmp' 'icmp_ln58_2' <Predicate = (!tmp & !icmp_ln58)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%icmp_ln58_3 = icmp_eq  i8 %q_out, i8 255" [bfs.c:58]   --->   Operation 52 'icmp' 'icmp_ln58_3' <Predicate = (!tmp & !icmp_ln58)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns)   --->   "%and_ln58 = and i1 %icmp_ln58_2, i1 %icmp_ln58_3" [bfs.c:58]   --->   Operation 53 'and' 'and_ln58' <Predicate = (!tmp & !icmp_ln58)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %and_ln58, void %._crit_edge3, void %.loopexit" [bfs.c:58]   --->   Operation 54 'br' 'br_ln58' <Predicate = (!tmp & !icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln58 = add i9 %zext_ln57_1, i9 1" [bfs.c:58]   --->   Operation 55 'add' 'add_ln58' <Predicate = (!tmp & icmp_ln58)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i9 %add_ln58" [bfs.c:58]   --->   Operation 56 'zext' 'zext_ln58' <Predicate = (!tmp & icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.13ns)   --->   "%icmp_ln58_1 = icmp_eq  i64 %q_in_load, i64 %zext_ln58" [bfs.c:58]   --->   Operation 57 'icmp' 'icmp_ln58_1' <Predicate = (!tmp & icmp_ln58)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58_1, void %._crit_edge3, void %.loopexit" [bfs.c:58]   --->   Operation 58 'br' 'br_ln58' <Predicate = (!tmp & icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%queue_addr_1 = getelementptr i32 %queue, i64 0, i64 %zext_ln57" [bfs.c:60]   --->   Operation 59 'getelementptr' 'queue_addr_1' <Predicate = (!tmp & icmp_ln58 & !icmp_ln58_1) | (!tmp & !icmp_ln58 & !and_ln58)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%n = load i8 %queue_addr_1" [bfs.c:71]   --->   Operation 60 'load' 'n' <Predicate = (!tmp & icmp_ln58 & !icmp_ln58_1) | (!tmp & !icmp_ln58 & !and_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 61 [1/1] (0.76ns)   --->   "%q_out_1 = add i8 %q_out, i8 1" [bfs.c:74]   --->   Operation 61 'add' 'q_out_1' <Predicate = (!tmp & icmp_ln58 & !icmp_ln58_1) | (!tmp & !icmp_ln58 & !and_ln58)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%global_time_1_load = load i32 %global_time_1" [bfs.c:142]   --->   Operation 62 'load' 'global_time_1_load' <Predicate = (icmp_ln58 & icmp_ln58_1) | (!icmp_ln58 & and_ln58) | (tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %hercules_buffer_size, i32 %global_time_1_load" [bfs.c:142]   --->   Operation 63 'write' 'write_ln142' <Predicate = (icmp_ln58 & icmp_ln58_1) | (!icmp_ln58 & and_ln58) | (tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [bfs.c:143]   --->   Operation 64 'ret' 'ret_ln143' <Predicate = (icmp_ln58 & icmp_ln58_1) | (!icmp_ln58 & and_ln58) | (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%n = load i8 %queue_addr_1" [bfs.c:71]   --->   Operation 65 'load' 'n' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %n" [bfs.c:40]   --->   Operation 66 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%nodes_addr = getelementptr i128 %nodes, i64 0, i64 %zext_ln40" [bfs.c:86]   --->   Operation 67 'getelementptr' 'nodes_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.23ns)   --->   "%nodes_load = load i8 %nodes_addr" [bfs.c:86]   --->   Operation 68 'load' 'nodes_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %n" [bfs.c:87]   --->   Operation 69 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %trunc_ln87" [bfs.c:87]   --->   Operation 70 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%nodes_addr_1 = getelementptr i128 %nodes, i64 0, i64 %zext_ln87" [bfs.c:87]   --->   Operation 71 'getelementptr' 'nodes_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.23ns)   --->   "%nodes_load_1 = load i8 %nodes_addr_1" [bfs.c:87]   --->   Operation 72 'load' 'nodes_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.36>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%global_time_1_load_1 = load i32 %global_time_1" [../../common/hercules.c:9]   --->   Operation 73 'load' 'global_time_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i32 %global_time_1_load_1" [../../common/hercules.c:9]   --->   Operation 74 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%checkdata_addr = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9" [../../common/hercules.c:9]   --->   Operation 75 'getelementptr' 'checkdata_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %global_time_1_load_1, i32 %n, i64 0" [../../common/hercules.c:12]   --->   Operation 76 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln12 = or i128 %tmp2, i128 14" [../../common/hercules.c:12]   --->   Operation 77 'or' 'or_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr, i128 %or_ln12, i16 65535" [../../common/hercules.c:12]   --->   Operation 78 'store' 'store_ln12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_4 : Operation 79 [1/1] (1.01ns)   --->   "%add_ln13 = add i32 %global_time_1_load_1, i32 1" [../../common/hercules.c:13]   --->   Operation 79 'add' 'add_ln13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln13 = store i32 %add_ln13, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 80 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 81 [1/2] (1.23ns)   --->   "%nodes_load = load i8 %nodes_addr" [bfs.c:86]   --->   Operation 81 'load' 'nodes_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_begin = trunc i128 %nodes_load" [bfs.c:86]   --->   Operation 82 'trunc' 'tmp_begin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (1.23ns)   --->   "%nodes_load_1 = load i8 %nodes_addr_1" [bfs.c:87]   --->   Operation 83 'load' 'nodes_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_end = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %nodes_load_1, i32 64, i32 127" [bfs.c:87]   --->   Operation 84 'partselect' 'tmp_end' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.13ns)   --->   "%icmp_ln88 = icmp_ult  i64 %tmp_begin, i64 %tmp_end" [bfs.c:88]   --->   Operation 85 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %._crit_edge, void %.lr.ph.preheader" [bfs.c:88]   --->   Operation 86 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%level_addr_1 = getelementptr i8 %level, i64 0, i64 %zext_ln40" [bfs.c:103]   --->   Operation 87 'getelementptr' 'level_addr_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln88 = br void %.lr.ph" [bfs.c:88]   --->   Operation 88 'br' 'br_ln88' <Predicate = (icmp_ln88)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%e_1 = phi i64 %e_2, void %.split._crit_edge, i64 %tmp_begin, void %.lr.ph.preheader"   --->   Operation 89 'phi' 'e_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.13ns)   --->   "%icmp_ln88_1 = icmp_eq  i64 %e_1, i64 %tmp_end" [bfs.c:88]   --->   Operation 90 'icmp' 'icmp_ln88_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88_1, void %.split, void %._crit_edge.loopexit" [bfs.c:88]   --->   Operation 91 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%edges_addr = getelementptr i64 %edges, i64 0, i64 %e_1" [bfs.c:89]   --->   Operation 92 'getelementptr' 'edges_addr' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (1.23ns)   --->   "%tmp_dst = load i12 %edges_addr" [bfs.c:89]   --->   Operation 93 'load' 'tmp_dst' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 94 [1/2] (1.23ns)   --->   "%tmp_dst = load i12 %edges_addr" [bfs.c:89]   --->   Operation 94 'load' 'tmp_dst' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %tmp_dst" [bfs.c:89]   --->   Operation 95 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%level_addr_2 = getelementptr i8 %level, i64 0, i64 %tmp_dst" [bfs.c:95]   --->   Operation 96 'getelementptr' 'level_addr_2' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_6 : Operation 97 [2/2] (1.23ns)   --->   "%tmp_level = load i8 %level_addr_2" [bfs.c:95]   --->   Operation 97 'load' 'tmp_level' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 3.32>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_14 = phi i32 %empty_15, void %.split._crit_edge, i32 %add_ln13, void %.lr.ph.preheader" [../../common/hercules.c:13]   --->   Operation 98 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%q_in_load_1 = load i64 %q_in" [bfs.c:88]   --->   Operation 99 'load' 'q_in_load_1' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i64 %q_in_load_1" [bfs.c:88]   --->   Operation 100 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i32 %empty_14" [../../common/hercules.c:9]   --->   Operation 101 'zext' 'zext_ln9_1' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%checkdata_addr_1 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_1" [../../common/hercules.c:9]   --->   Operation 102 'getelementptr' 'checkdata_addr_1' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %empty_14, i32 %trunc_ln89, i64 0" [../../common/hercules.c:12]   --->   Operation 103 'bitconcatenate' 'tmp6' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln12_1 = or i128 %tmp6, i128 11" [../../common/hercules.c:12]   --->   Operation 104 'or' 'or_ln12_1' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_1, i128 %or_ln12_1, i16 65535" [../../common/hercules.c:12]   --->   Operation 105 'store' 'store_ln12' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_7 : Operation 106 [1/1] (1.01ns)   --->   "%add_ln13_1 = add i32 %empty_14, i32 1" [../../common/hercules.c:13]   --->   Operation 106 'add' 'add_ln13_1' <Predicate = (!icmp_ln88_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (1.23ns)   --->   "%tmp_level = load i8 %level_addr_2" [bfs.c:95]   --->   Operation 107 'load' 'tmp_level' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i32 %add_ln13_1" [../../common/hercules.c:9]   --->   Operation 108 'zext' 'zext_ln9_2' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%checkdata_addr_2 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_2" [../../common/hercules.c:9]   --->   Operation 109 'getelementptr' 'checkdata_addr_2' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i8 %tmp_level" [../../common/hercules.c:11]   --->   Operation 110 'sext' 'sext_ln11' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i64, i32 %add_ln13_1, i32 %sext_ln11, i64 0" [../../common/hercules.c:12]   --->   Operation 111 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln12_2 = or i128 %tmp7, i128 10" [../../common/hercules.c:12]   --->   Operation 112 'or' 'or_ln12_2' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_2, i128 %or_ln12_2, i16 65535" [../../common/hercules.c:12]   --->   Operation 113 'store' 'store_ln12' <Predicate = (!icmp_ln88_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_7 : Operation 114 [1/1] (0.84ns)   --->   "%icmp_ln101 = icmp_eq  i8 %tmp_level, i8 127" [bfs.c:101]   --->   Operation 114 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln88_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/2] (1.23ns)   --->   "%level_load = load i8 %level_addr_1" [bfs.c:103]   --->   Operation 115 'load' 'level_load' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_7 : Operation 116 [1/1] (1.13ns)   --->   "%icmp_ln123 = icmp_eq  i64 %q_in_load_1, i64 0" [bfs.c:123]   --->   Operation 116 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.76ns)   --->   "%add_ln123 = add i8 %trunc_ln88, i8 255" [bfs.c:123]   --->   Operation 117 'add' 'add_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.39ns)   --->   "%select_ln123 = select i1 %icmp_ln123, i8 255, i8 %add_ln123" [bfs.c:123]   --->   Operation 118 'select' 'select_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %select_ln123" [bfs.c:123]   --->   Operation 119 'zext' 'zext_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%queue_addr_2 = getelementptr i32 %queue, i64 0, i64 %zext_ln123" [bfs.c:123]   --->   Operation 120 'getelementptr' 'queue_addr_2' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln123 = store i32 %trunc_ln89, i8 %queue_addr_2" [bfs.c:123]   --->   Operation 121 'store' 'store_ln123' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 122 [1/1] (0.76ns)   --->   "%q_in_1 = add i8 %trunc_ln88, i8 1" [bfs.c:123]   --->   Operation 122 'add' 'q_in_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i8 %q_in_1" [bfs.c:38]   --->   Operation 123 'zext' 'zext_ln38' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln124 = store i64 %zext_ln38, i64 %q_in" [bfs.c:124]   --->   Operation 124 'store' 'store_ln124' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.42>
ST_7 : Operation 125 [1/1] (1.08ns)   --->   "%e_2 = add i64 %e_1, i64 1" [bfs.c:88]   --->   Operation 125 'add' 'e_2' <Predicate = (!icmp_ln88_1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.41>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bfs.c:38]   --->   Operation 126 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [bfs.c:38]   --->   Operation 127 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.01ns)   --->   "%add_ln13_2 = add i32 %empty_14, i32 2" [../../common/hercules.c:13]   --->   Operation 128 'add' 'add_ln13_2' <Predicate = (!icmp_ln88_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split._crit_edge, void" [bfs.c:101]   --->   Operation 129 'br' 'br_ln101' <Predicate = (!icmp_ln88_1)> <Delay = 0.42>
ST_8 : Operation 130 [1/2] (1.23ns)   --->   "%level_load = load i8 %level_addr_1" [bfs.c:103]   --->   Operation 130 'load' 'level_load' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 131 [1/1] (0.76ns)   --->   "%tmp_level_1 = add i8 %level_load, i8 1" [bfs.c:103]   --->   Operation 131 'add' 'tmp_level_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln104 = store i8 %tmp_level_1, i8 %level_addr_2" [bfs.c:104]   --->   Operation 132 'store' 'store_ln104' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i32 %add_ln13_2" [../../common/hercules.c:9]   --->   Operation 133 'zext' 'zext_ln9_3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%checkdata_addr_3 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_3" [../../common/hercules.c:9]   --->   Operation 134 'getelementptr' 'checkdata_addr_3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_level_1, i32 7" [../../common/hercules.c:12]   --->   Operation 135 'bitselect' 'tmp_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.17ns)   --->   "%select_ln12 = select i1 %tmp_1, i24 16777215, i24 0" [../../common/hercules.c:12]   --->   Operation 136 'select' 'select_ln12' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i24.i8.i32.i32, i32 %add_ln13_2, i24 %select_ln12, i8 %tmp_level_1, i32 %trunc_ln89, i32 0" [../../common/hercules.c:12]   --->   Operation 137 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln12_3 = or i128 %tmp3, i128 12" [../../common/hercules.c:12]   --->   Operation 138 'or' 'or_ln12_3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_3, i128 %or_ln12_3, i16 65535" [../../common/hercules.c:12]   --->   Operation 139 'store' 'store_ln12' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_8 : Operation 140 [1/1] (1.01ns)   --->   "%add_ln13_3 = add i32 %empty_14, i32 3" [../../common/hercules.c:13]   --->   Operation 140 'add' 'add_ln13_3' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %tmp_level_1" [bfs.c:117]   --->   Operation 141 'zext' 'zext_ln117' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%level_counts_addr_1 = getelementptr i64 %level_counts, i64 0, i64 %zext_ln117" [bfs.c:117]   --->   Operation 142 'getelementptr' 'level_counts_addr_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (0.67ns)   --->   "%level_counts_load = load i4 %level_counts_addr_1" [bfs.c:117]   --->   Operation 143 'load' 'level_counts_load' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_8 : Operation 144 [1/1] (1.01ns)   --->   "%add_ln13_4 = add i32 %empty_14, i32 4" [../../common/hercules.c:13]   --->   Operation 144 'add' 'add_ln13_4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.42ns)   --->   "%br_ln124 = br void %.split._crit_edge" [bfs.c:124]   --->   Operation 145 'br' 'br_ln124' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 2.93>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i8 %tmp_level_1" [../../common/hercules.c:11]   --->   Operation 146 'sext' 'sext_ln11_1' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 147 [1/2] (0.67ns)   --->   "%level_counts_load = load i4 %level_counts_addr_1" [bfs.c:117]   --->   Operation 147 'load' 'level_counts_load' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i64 %level_counts_load" [bfs.c:117]   --->   Operation 148 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (1.08ns)   --->   "%add_ln117 = add i64 %level_counts_load, i64 1" [bfs.c:117]   --->   Operation 149 'add' 'add_ln117' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln117 = store i64 %add_ln117, i4 %level_counts_addr_1" [bfs.c:117]   --->   Operation 150 'store' 'store_ln117' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_9 : Operation 151 [1/1] (1.01ns)   --->   "%add_ln120 = add i32 %trunc_ln117, i32 1" [bfs.c:120]   --->   Operation 151 'add' 'add_ln120' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i32 %add_ln13_3" [../../common/hercules.c:9]   --->   Operation 152 'zext' 'zext_ln9_4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%checkdata_addr_4 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_4" [../../common/hercules.c:9]   --->   Operation 153 'getelementptr' 'checkdata_addr_4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln13_3, i32 %add_ln120, i32 %sext_ln11_1, i32 0" [../../common/hercules.c:12]   --->   Operation 154 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln12_4 = or i128 %tmp4, i128 13" [../../common/hercules.c:12]   --->   Operation 155 'or' 'or_ln12_4' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_4, i128 %or_ln12_4, i16 65535" [../../common/hercules.c:12]   --->   Operation 156 'store' 'store_ln12' <Predicate = (!icmp_ln88_1 & icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2097152> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%empty_15 = phi i32 %add_ln13_4, void, i32 %add_ln13_2, void %.split" [../../common/hercules.c:13]   --->   Operation 157 'phi' 'empty_15' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln88_1)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.42>
ST_10 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln13 = store i32 %empty_14, i32 %global_time_1" [../../common/hercules.c:13]   --->   Operation 159 'store' 'store_ln13' <Predicate = (icmp_ln88)> <Delay = 0.42>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln57 = br void %._crit_edge" [bfs.c:57]   --->   Operation 160 'br' 'br_ln57' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 161 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nodes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ edges]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ starting_node]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ level]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ level_counts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ checkdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ hercules_buffer_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ global_time_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_in                       (alloca                ) [ 01111111111]
starting_node_read         (read                  ) [ 00000000000]
empty                      (trunc                 ) [ 00000000000]
spectopmodule_ln0          (spectopmodule         ) [ 00000000000]
specinterface_ln0          (specinterface         ) [ 00000000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000000]
specinterface_ln0          (specinterface         ) [ 00000000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000000]
specinterface_ln0          (specinterface         ) [ 00000000000]
specinterface_ln0          (specinterface         ) [ 00000000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000000]
specinterface_ln0          (specinterface         ) [ 00000000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000000]
specinterface_ln0          (specinterface         ) [ 00000000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000000]
specbitsmap_ln0            (specbitsmap           ) [ 00000000000]
specinterface_ln0          (specinterface         ) [ 00000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
queue                      (alloca                ) [ 00111111111]
level_addr                 (getelementptr         ) [ 00000000000]
store_ln53                 (store                 ) [ 00000000000]
level_counts_addr          (getelementptr         ) [ 00000000000]
store_ln54                 (store                 ) [ 00000000000]
queue_addr                 (getelementptr         ) [ 00000000000]
store_ln55                 (store                 ) [ 00000000000]
store_ln57                 (store                 ) [ 00000000000]
br_ln57                    (br                    ) [ 01111111111]
dummy                      (phi                   ) [ 00100000000]
q_out                      (phi                   ) [ 00100000000]
tmp                        (bitselect             ) [ 00111111111]
empty_13                   (speclooptripcount     ) [ 00000000000]
dummy_1                    (add                   ) [ 01111111111]
br_ln57                    (br                    ) [ 00000000000]
q_in_load                  (load                  ) [ 00000000000]
zext_ln57                  (zext                  ) [ 00000000000]
zext_ln57_1                (zext                  ) [ 00000000000]
specloopname_ln38          (specloopname          ) [ 00000000000]
icmp_ln58                  (icmp                  ) [ 00111111111]
br_ln58                    (br                    ) [ 00000000000]
icmp_ln58_2                (icmp                  ) [ 00000000000]
icmp_ln58_3                (icmp                  ) [ 00000000000]
and_ln58                   (and                   ) [ 00111111111]
br_ln58                    (br                    ) [ 00000000000]
add_ln58                   (add                   ) [ 00000000000]
zext_ln58                  (zext                  ) [ 00000000000]
icmp_ln58_1                (icmp                  ) [ 00111111111]
br_ln58                    (br                    ) [ 00000000000]
queue_addr_1               (getelementptr         ) [ 00010000000]
q_out_1                    (add                   ) [ 01111111111]
global_time_1_load         (load                  ) [ 00000000000]
write_ln142                (write                 ) [ 00000000000]
ret_ln143                  (ret                   ) [ 00000000000]
n                          (load                  ) [ 00001000000]
zext_ln40                  (zext                  ) [ 00001000000]
nodes_addr                 (getelementptr         ) [ 00001000000]
trunc_ln87                 (trunc                 ) [ 00000000000]
zext_ln87                  (zext                  ) [ 00000000000]
nodes_addr_1               (getelementptr         ) [ 00001000000]
global_time_1_load_1       (load                  ) [ 00000000000]
zext_ln9                   (zext                  ) [ 00000000000]
checkdata_addr             (getelementptr         ) [ 00000000000]
tmp2                       (bitconcatenate        ) [ 00000000000]
or_ln12                    (or                    ) [ 00000000000]
store_ln12                 (store                 ) [ 00000000000]
add_ln13                   (add                   ) [ 00111111111]
store_ln13                 (store                 ) [ 00000000000]
nodes_load                 (load                  ) [ 00000000000]
tmp_begin                  (trunc                 ) [ 00111111111]
nodes_load_1               (load                  ) [ 00000000000]
tmp_end                    (partselect            ) [ 00000111110]
icmp_ln88                  (icmp                  ) [ 00111111111]
br_ln88                    (br                    ) [ 00000000000]
level_addr_1               (getelementptr         ) [ 00000111110]
br_ln88                    (br                    ) [ 00111111111]
e_1                        (phi                   ) [ 00000111000]
icmp_ln88_1                (icmp                  ) [ 00111111111]
br_ln88                    (br                    ) [ 00000000000]
edges_addr                 (getelementptr         ) [ 00000010000]
tmp_dst                    (load                  ) [ 00000000000]
trunc_ln89                 (trunc                 ) [ 00000101100]
level_addr_2               (getelementptr         ) [ 00000101100]
empty_14                   (phi                   ) [ 00000111101]
q_in_load_1                (load                  ) [ 00000000000]
trunc_ln88                 (trunc                 ) [ 00000000000]
zext_ln9_1                 (zext                  ) [ 00000000000]
checkdata_addr_1           (getelementptr         ) [ 00000000000]
tmp6                       (bitconcatenate        ) [ 00000000000]
or_ln12_1                  (or                    ) [ 00000000000]
store_ln12                 (store                 ) [ 00000000000]
add_ln13_1                 (add                   ) [ 00000000000]
tmp_level                  (load                  ) [ 00000000000]
zext_ln9_2                 (zext                  ) [ 00000000000]
checkdata_addr_2           (getelementptr         ) [ 00000000000]
sext_ln11                  (sext                  ) [ 00000000000]
tmp7                       (bitconcatenate        ) [ 00000000000]
or_ln12_2                  (or                    ) [ 00000000000]
store_ln12                 (store                 ) [ 00000000000]
icmp_ln101                 (icmp                  ) [ 00111111111]
icmp_ln123                 (icmp                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
select_ln123               (select                ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
queue_addr_2               (getelementptr         ) [ 00000000000]
store_ln123                (store                 ) [ 00000000000]
q_in_1                     (add                   ) [ 00000000000]
zext_ln38                  (zext                  ) [ 00000000000]
store_ln124                (store                 ) [ 00000000000]
e_2                        (add                   ) [ 00111110111]
specpipeline_ln38          (specpipeline          ) [ 00000000000]
specloopname_ln38          (specloopname          ) [ 00000000000]
add_ln13_2                 (add                   ) [ 00111111111]
br_ln101                   (br                    ) [ 00111111111]
level_load                 (load                  ) [ 00000000000]
tmp_level_1                (add                   ) [ 00000010010]
store_ln104                (store                 ) [ 00000000000]
zext_ln9_3                 (zext                  ) [ 00000000000]
checkdata_addr_3           (getelementptr         ) [ 00000000000]
tmp_1                      (bitselect             ) [ 00000000000]
select_ln12                (select                ) [ 00000000000]
tmp3                       (bitconcatenate        ) [ 00000000000]
or_ln12_3                  (or                    ) [ 00000000000]
store_ln12                 (store                 ) [ 00000000000]
add_ln13_3                 (add                   ) [ 00000010010]
zext_ln117                 (zext                  ) [ 00000000000]
level_counts_addr_1        (getelementptr         ) [ 00000010010]
add_ln13_4                 (add                   ) [ 00111111111]
br_ln124                   (br                    ) [ 00111111111]
sext_ln11_1                (sext                  ) [ 00000000000]
level_counts_load          (load                  ) [ 00000000000]
trunc_ln117                (trunc                 ) [ 00000000000]
add_ln117                  (add                   ) [ 00000000000]
store_ln117                (store                 ) [ 00000000000]
add_ln120                  (add                   ) [ 00000000000]
zext_ln9_4                 (zext                  ) [ 00000000000]
checkdata_addr_4           (getelementptr         ) [ 00000000000]
tmp4                       (bitconcatenate        ) [ 00000000000]
or_ln12_4                  (or                    ) [ 00000000000]
store_ln12                 (store                 ) [ 00000000000]
empty_15                   (phi                   ) [ 00111111011]
br_ln0                     (br                    ) [ 00111111111]
store_ln13                 (store                 ) [ 00000000000]
br_ln57                    (br                    ) [ 00000000000]
br_ln0                     (br                    ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodes"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edges">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edges"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="starting_node">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="starting_node"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="level">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="level_counts">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level_counts"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="checkdata">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checkdata"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="hercules_buffer_size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hercules_buffer_size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="global_time_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_time_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i128"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i24.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="q_in_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_in/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="queue_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="queue/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="starting_node_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="starting_node_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln142_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln142/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="level_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="64" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln53/1 tmp_level/6 level_load/7 store_ln104/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="level_counts_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_counts_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln54/1 level_counts_load/8 store_ln117/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="queue_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln55/1 n/2 store_ln123/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="queue_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_addr_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="nodes_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nodes_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="128" slack="0"/>
<pin id="205" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nodes_load/3 nodes_load_1/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="nodes_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="128" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="8" slack="0"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nodes_addr_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="checkdata_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="128" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="checkdata_addr/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="21" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="128" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="263" dir="0" index="4" bw="21" slack="2147483647"/>
<pin id="264" dir="0" index="5" bw="128" slack="0"/>
<pin id="265" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="128" slack="2147483647"/>
<pin id="266" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/4 store_ln12/7 store_ln12/7 store_ln12/8 store_ln12/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="level_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr_1/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="edges_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="64" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edges_addr/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dst/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="level_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="64" slack="0"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_addr_2/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="checkdata_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="128" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="checkdata_addr_1/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="checkdata_addr_2_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="128" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="checkdata_addr_2/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="queue_addr_2_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="queue_addr_2/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="checkdata_addr_3_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="128" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="checkdata_addr_3/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="level_counts_addr_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="level_counts_addr_1/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="checkdata_addr_4_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="128" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="checkdata_addr_4/9 "/>
</bind>
</comp>

<comp id="303" class="1005" name="dummy_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="1"/>
<pin id="305" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dummy (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="dummy_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="9" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dummy/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="q_out_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="q_out (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="q_out_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="8" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="q_out/2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="e_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="2"/>
<pin id="327" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="e_1 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="e_1_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="64" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e_1/5 "/>
</bind>
</comp>

<comp id="336" class="1005" name="empty_14_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_14_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="32" slack="3"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_14/7 "/>
</bind>
</comp>

<comp id="346" class="1005" name="empty_15_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_15 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_15_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="32" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_15/9 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_in_load/2 q_in_load_1/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_2/2 icmp_ln123/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_time_1_load/2 global_time_1_load_1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln57_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="dummy_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dummy_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln57_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln57_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln58_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln58_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_3/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="and_ln58_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln58_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln58_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln58_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="0" index="1" bw="9" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="q_out_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_out_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln40_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln87_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln87_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="128" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="1"/>
<pin id="467" dir="0" index="3" bw="1" slack="0"/>
<pin id="468" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln12_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="128" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln13_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln13_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_begin_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="128" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_begin/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_end_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="128" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="0" index="3" bw="8" slack="0"/>
<pin id="500" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_end/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln88_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln88_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="1"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88_1/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln89_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln88_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln9_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp6_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="128" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="1"/>
<pin id="533" dir="0" index="3" bw="1" slack="0"/>
<pin id="534" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln12_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="128" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_1/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln13_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln9_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln11_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="128" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="8" slack="0"/>
<pin id="564" dir="0" index="3" bw="1" slack="0"/>
<pin id="565" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln12_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="128" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="0"/>
<pin id="573" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_2/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln101_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln123_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln123_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="8" slack="0"/>
<pin id="593" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln123_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="q_in_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_in_1/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln38_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln124_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="6"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="e_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="2"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_2/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln13_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="3" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_level_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_level_1/8 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln9_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/8 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="0" index="2" bw="4" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln12_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp3_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="128" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="24" slack="0"/>
<pin id="661" dir="0" index="3" bw="8" slack="0"/>
<pin id="662" dir="0" index="4" bw="32" slack="2"/>
<pin id="663" dir="0" index="5" bw="1" slack="0"/>
<pin id="664" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln12_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="128" slack="0"/>
<pin id="672" dir="0" index="1" bw="5" slack="0"/>
<pin id="673" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_3/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln13_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="0" index="1" bw="3" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln117_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln13_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="0" index="1" bw="4" slack="0"/>
<pin id="691" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_4/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln11_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_1/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln117_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="0"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln117_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln120_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln9_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_4/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp4_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="128" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="0" index="3" bw="8" slack="0"/>
<pin id="723" dir="0" index="4" bw="1" slack="0"/>
<pin id="724" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_ln12_4_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="128" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_4/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="store_ln13_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/10 "/>
</bind>
</comp>

<comp id="742" class="1005" name="q_in_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="q_in "/>
</bind>
</comp>

<comp id="752" class="1005" name="dummy_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="9" slack="0"/>
<pin id="754" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="dummy_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="queue_addr_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="1"/>
<pin id="768" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="queue_addr_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="q_out_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="q_out_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="n_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="781" class="1005" name="zext_ln40_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="1"/>
<pin id="783" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="786" class="1005" name="nodes_addr_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="1"/>
<pin id="788" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="nodes_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="nodes_addr_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="1"/>
<pin id="793" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="nodes_addr_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln13_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="3"/>
<pin id="798" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_begin_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="1"/>
<pin id="803" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_begin "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_end_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="1"/>
<pin id="808" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_end "/>
</bind>
</comp>

<comp id="811" class="1005" name="icmp_ln88_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="815" class="1005" name="level_addr_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="3"/>
<pin id="817" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="level_addr_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="icmp_ln88_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="edges_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="12" slack="1"/>
<pin id="826" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="edges_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="trunc_ln89_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="836" class="1005" name="level_addr_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="1"/>
<pin id="838" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="level_addr_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln101_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="845" class="1005" name="e_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="e_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln13_2_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_level_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_level_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="add_ln13_3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="level_counts_addr_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="1"/>
<pin id="868" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="level_counts_addr_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln13_4_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="126" pin="2"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="174"><net_src comp="122" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="190" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="241" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="274" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="8" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="334"><net_src comp="328" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="345"><net_src comp="339" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="356"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="14" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="374"><net_src comp="126" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="307" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="307" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="318" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="403"><net_src comp="318" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="357" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="395" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="318" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="360" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="400" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="357" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="318" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="68" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="177" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="452"><net_src comp="177" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="461"><net_src comp="366" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="366" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="42" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="463" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="472" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="483"><net_src comp="366" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="16" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="14" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="197" pin="7"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="80" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="197" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="82" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="84" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="509"><net_src comp="491" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="495" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="328" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="241" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="357" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="339" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="535"><net_src comp="72" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="339" pin="4"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="42" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="542"><net_src comp="529" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="86" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="538" pin="2"/><net_sink comp="222" pin=5"/></net>

<net id="549"><net_src comp="339" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="16" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="559"><net_src comp="147" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="72" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="545" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="556" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="42" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="574"><net_src comp="560" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="88" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="570" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="581"><net_src comp="147" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="90" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="520" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="66" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="360" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="66" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="606"><net_src comp="520" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="68" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="325" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="40" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="336" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="96" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="147" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="629" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="639"><net_src comp="623" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="646"><net_src comp="98" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="629" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="100" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="102" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="104" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="623" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="649" pin="3"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="629" pin="2"/><net_sink comp="657" pin=3"/></net>

<net id="669"><net_src comp="28" pin="0"/><net_sink comp="657" pin=5"/></net>

<net id="674"><net_src comp="657" pin="6"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="108" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="676"><net_src comp="670" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="681"><net_src comp="336" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="110" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="629" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="692"><net_src comp="336" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="112" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="700"><net_src comp="162" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="162" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="40" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="707"><net_src comp="701" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="712"><net_src comp="697" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="16" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="714" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="725"><net_src comp="114" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="708" pin="2"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="694" pin="1"/><net_sink comp="718" pin=3"/></net>

<net id="728"><net_src comp="28" pin="0"/><net_sink comp="718" pin=4"/></net>

<net id="733"><net_src comp="718" pin="5"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="116" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="729" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="740"><net_src comp="336" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="14" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="118" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="755"><net_src comp="389" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="769"><net_src comp="183" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="774"><net_src comp="438" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="779"><net_src comp="177" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="784"><net_src comp="444" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="789"><net_src comp="190" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="794"><net_src comp="207" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="799"><net_src comp="479" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="804"><net_src comp="491" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="809"><net_src comp="495" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="814"><net_src comp="505" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="227" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="823"><net_src comp="511" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="234" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="832"><net_src comp="516" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="657" pin=4"/></net>

<net id="839"><net_src comp="247" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="844"><net_src comp="577" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="617" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="853"><net_src comp="623" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="858"><net_src comp="629" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="863"><net_src comp="677" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="869"><net_src comp="288" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="874"><net_src comp="688" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="350" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: level | {1 8 }
	Port: level_counts | {1 9 }
	Port: checkdata | {4 7 8 9 }
	Port: hercules_buffer_size | {2 }
	Port: global_time_1 | {4 10 }
 - Input state : 
	Port: bfs : nodes | {3 4 }
	Port: bfs : edges | {5 6 }
	Port: bfs : starting_node | {1 }
	Port: bfs : level | {6 7 8 }
	Port: bfs : level_counts | {8 9 }
	Port: bfs : global_time_1 | {2 4 }
  - Chain level:
	State 1
		store_ln53 : 1
		store_ln54 : 1
		queue_addr : 1
		store_ln55 : 2
		store_ln57 : 1
	State 2
		tmp : 1
		dummy_1 : 1
		br_ln57 : 2
		zext_ln57 : 1
		zext_ln57_1 : 1
		icmp_ln58 : 2
		br_ln58 : 3
		icmp_ln58_2 : 1
		icmp_ln58_3 : 1
		and_ln58 : 2
		br_ln58 : 2
		add_ln58 : 2
		zext_ln58 : 3
		icmp_ln58_1 : 4
		br_ln58 : 5
		queue_addr_1 : 2
		n : 3
		q_out_1 : 1
		write_ln142 : 1
	State 3
		zext_ln40 : 1
		nodes_addr : 2
		nodes_load : 3
		trunc_ln87 : 1
		zext_ln87 : 2
		nodes_addr_1 : 3
		nodes_load_1 : 4
	State 4
		zext_ln9 : 1
		checkdata_addr : 2
		tmp2 : 1
		or_ln12 : 2
		store_ln12 : 2
		add_ln13 : 1
		store_ln13 : 2
		tmp_begin : 1
		tmp_end : 1
		icmp_ln88 : 2
		br_ln88 : 3
	State 5
		icmp_ln88_1 : 1
		br_ln88 : 2
		edges_addr : 1
		tmp_dst : 2
	State 6
		trunc_ln89 : 1
		level_addr_2 : 1
		tmp_level : 2
	State 7
		trunc_ln88 : 1
		zext_ln9_1 : 1
		checkdata_addr_1 : 2
		tmp6 : 1
		or_ln12_1 : 2
		store_ln12 : 2
		add_ln13_1 : 1
		zext_ln9_2 : 2
		checkdata_addr_2 : 3
		sext_ln11 : 1
		tmp7 : 2
		or_ln12_2 : 3
		store_ln12 : 3
		icmp_ln101 : 1
		icmp_ln123 : 1
		add_ln123 : 2
		select_ln123 : 3
		zext_ln123 : 4
		queue_addr_2 : 5
		store_ln123 : 6
		q_in_1 : 2
		zext_ln38 : 3
		store_ln124 : 4
	State 8
		tmp_level_1 : 1
		store_ln104 : 2
		zext_ln9_3 : 1
		checkdata_addr_3 : 2
		tmp_1 : 2
		select_ln12 : 3
		tmp3 : 4
		or_ln12_3 : 5
		store_ln12 : 5
		zext_ln117 : 2
		level_counts_addr_1 : 3
		level_counts_load : 4
	State 9
		trunc_ln117 : 1
		add_ln117 : 1
		store_ln117 : 2
		add_ln120 : 2
		checkdata_addr_4 : 1
		tmp4 : 3
		or_ln12_4 : 4
		store_ln12 : 4
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         dummy_1_fu_389         |    0    |    16   |
|          |         add_ln58_fu_422        |    0    |    15   |
|          |         q_out_1_fu_438         |    0    |    15   |
|          |         add_ln13_fu_479        |    0    |    39   |
|          |        add_ln13_1_fu_545       |    0    |    39   |
|          |        add_ln123_fu_583        |    0    |    15   |
|    add   |          q_in_1_fu_602         |    0    |    15   |
|          |           e_2_fu_617           |    0    |    71   |
|          |        add_ln13_2_fu_623       |    0    |    39   |
|          |       tmp_level_1_fu_629       |    0    |    15   |
|          |        add_ln13_3_fu_677       |    0    |    39   |
|          |        add_ln13_4_fu_688       |    0    |    39   |
|          |        add_ln117_fu_701        |    0    |    71   |
|          |        add_ln120_fu_708        |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_360           |    0    |    29   |
|          |        icmp_ln58_fu_404        |    0    |    29   |
|          |       icmp_ln58_3_fu_410       |    0    |    11   |
|   icmp   |       icmp_ln58_1_fu_432       |    0    |    29   |
|          |        icmp_ln88_fu_505        |    0    |    29   |
|          |       icmp_ln88_1_fu_511       |    0    |    29   |
|          |        icmp_ln101_fu_577       |    0    |    11   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln123_fu_589      |    0    |    8    |
|          |       select_ln12_fu_649       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln58_fu_416        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   | starting_node_read_read_fu_126 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    write_ln142_write_fu_132    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          empty_fu_371          |    0    |    0    |
|          |        trunc_ln87_fu_449       |    0    |    0    |
|   trunc  |        tmp_begin_fu_491        |    0    |    0    |
|          |        trunc_ln89_fu_516       |    0    |    0    |
|          |        trunc_ln88_fu_520       |    0    |    0    |
|          |       trunc_ln117_fu_697       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|           tmp_fu_381           |    0    |    0    |
|          |          tmp_1_fu_641          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln57_fu_395        |    0    |    0    |
|          |       zext_ln57_1_fu_400       |    0    |    0    |
|          |        zext_ln58_fu_428        |    0    |    0    |
|          |        zext_ln40_fu_444        |    0    |    0    |
|          |        zext_ln87_fu_453        |    0    |    0    |
|          |         zext_ln9_fu_458        |    0    |    0    |
|   zext   |        zext_ln9_1_fu_524       |    0    |    0    |
|          |        zext_ln9_2_fu_551       |    0    |    0    |
|          |        zext_ln123_fu_597       |    0    |    0    |
|          |        zext_ln38_fu_608        |    0    |    0    |
|          |        zext_ln9_3_fu_636       |    0    |    0    |
|          |        zext_ln117_fu_683       |    0    |    0    |
|          |        zext_ln9_4_fu_714       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp2_fu_463          |    0    |    0    |
|          |           tmp6_fu_529          |    0    |    0    |
|bitconcatenate|           tmp7_fu_560          |    0    |    0    |
|          |           tmp3_fu_657          |    0    |    0    |
|          |           tmp4_fu_718          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         or_ln12_fu_472         |    0    |    0    |
|          |        or_ln12_1_fu_538        |    0    |    0    |
|    or    |        or_ln12_2_fu_570        |    0    |    0    |
|          |        or_ln12_3_fu_670        |    0    |    0    |
|          |        or_ln12_4_fu_729        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|         tmp_end_fu_495         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln11_fu_556        |    0    |    0    |
|          |       sext_ln11_1_fu_694       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   646   |
|----------|--------------------------------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|queue|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln13_2_reg_850    |   32   |
|     add_ln13_3_reg_860    |   32   |
|     add_ln13_4_reg_871    |   32   |
|      add_ln13_reg_796     |   32   |
|      dummy_1_reg_752      |    9   |
|       dummy_reg_303       |    9   |
|        e_1_reg_325        |   64   |
|        e_2_reg_845        |   64   |
|     edges_addr_reg_824    |   12   |
|      empty_14_reg_336     |   32   |
|      empty_15_reg_346     |   32   |
|     icmp_ln101_reg_841    |    1   |
|    icmp_ln88_1_reg_820    |    1   |
|     icmp_ln88_reg_811     |    1   |
|    level_addr_1_reg_815   |    8   |
|    level_addr_2_reg_836   |    8   |
|level_counts_addr_1_reg_866|    4   |
|         n_reg_776         |   32   |
|    nodes_addr_1_reg_791   |    8   |
|     nodes_addr_reg_786    |    8   |
|        q_in_reg_742       |   64   |
|      q_out_1_reg_771      |    8   |
|       q_out_reg_314       |    8   |
|    queue_addr_1_reg_766   |    8   |
|     tmp_begin_reg_801     |   64   |
|      tmp_end_reg_806      |   64   |
|    tmp_level_1_reg_855    |    8   |
|     trunc_ln89_reg_829    |   32   |
|     zext_ln40_reg_781     |   64   |
+---------------------------+--------+
|           Total           |   741  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_147 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_162 |  p0  |   3  |   4  |   12   ||    14   |
| grp_access_fu_162 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_177 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_177 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_197 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_222 |  p1  |   4  |  128 |   512  ||    20   |
| grp_access_fu_241 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   836  ||  4.613  ||   128   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   646  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   128  |
|  Register |    -   |    -   |   741  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   741  |   774  |
+-----------+--------+--------+--------+--------+
