// Seed: 1122074777
module module_0 (
    output wand id_0,
    input tri0 id_1
    , id_10,
    input tri1 id_2,
    input tri id_3,
    input wire id_4,
    input supply0 id_5
    , id_11,
    input supply0 id_6,
    input tri0 id_7,
    input wor id_8
);
  assign id_11 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd94
) (
    input wor id_0,
    input tri id_1,
    output wire id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wire id_6,
    input tri id_7,
    input supply0 id_8,
    output tri id_9,
    input wire id_10
);
  wire id_12, _id_13;
  wire [id_13 : 1] id_14;
  logic id_15;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5,
      id_7,
      id_5,
      id_8,
      id_10,
      id_5,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
