#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 27 13:33:31 2018
# Process ID: 318
# Current directory: /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_0_0/design_1_mnist_0_0.dcp' for cell 'design_1_i/mnist_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_1_0/design_1_mnist_1_0.dcp' for cell 'design_1_i/mnist_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_2_0/design_1_mnist_2_0.dcp' for cell 'design_1_i/mnist_2'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_3_0/design_1_mnist_3_0.dcp' for cell 'design_1_i/mnist_3'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_4_0/design_1_mnist_4_0.dcp' for cell 'design_1_i/mnist_4'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_5_0/design_1_mnist_5_0.dcp' for cell 'design_1_i/mnist_5'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_6_0/design_1_mnist_6_0.dcp' for cell 'design_1_i/mnist_6'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_7_0/design_1_mnist_7_0.dcp' for cell 'design_1_i/mnist_7'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_8_0/design_1_mnist_8_0.dcp' for cell 'design_1_i/mnist_8'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_9_0/design_1_mnist_9_0.dcp' for cell 'design_1_i/mnist_9'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_tmr_control_dut_0_0/design_1_tmr_control_dut_0_0.dcp' for cell 'design_1_i/tmr_control_dut_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_0_0/design_1_mnist_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_1_0/design_1_mnist_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_2_0/design_1_mnist_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_3_0/design_1_mnist_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_4_0/design_1_mnist_4_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_5_0/design_1_mnist_5_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_6_0/design_1_mnist_6_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_7_0/design_1_mnist_7_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_8_0/design_1_mnist_8_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_mnist_9_0/design_1_mnist_9_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1609 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1600 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 9 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1518.652 ; gain = 509.680 ; free physical = 3954 ; free virtual = 24447
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1583.684 ; gain = 65.031 ; free physical = 3947 ; free virtual = 24441
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1dc7c94ad

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 31 inverter(s) to 512 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1098045a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.176 ; gain = 0.000 ; free physical = 3487 ; free virtual = 23981

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 869 cells.
Phase 2 Constant propagation | Checksum: 158d9ae24

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2096.176 ; gain = 0.000 ; free physical = 3485 ; free virtual = 23978

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 18678 unconnected nets.
INFO: [Opt 31-11] Eliminated 1241 unconnected cells.
Phase 3 Sweep | Checksum: 215ff5d6e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2096.176 ; gain = 0.000 ; free physical = 3486 ; free virtual = 23979

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 18dce4af7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.176 ; gain = 0.000 ; free physical = 3486 ; free virtual = 23979

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2096.176 ; gain = 0.000 ; free physical = 3486 ; free virtual = 23979
Ending Logic Optimization Task | Checksum: 18dce4af7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2096.176 ; gain = 0.000 ; free physical = 3486 ; free virtual = 23979

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 102 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 20 Total Ports: 204
Ending PowerOpt Patch Enables Task | Checksum: 1303544d7

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3038 ; free virtual = 23531
Ending Power Optimization Task | Checksum: 1303544d7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2691.652 ; gain = 595.477 ; free physical = 3038 ; free virtual = 23531
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2691.652 ; gain = 1173.000 ; free physical = 3038 ; free virtual = 23531
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3036 ; free virtual = 23531
INFO: [Common 17-1381] The checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3023 ; free virtual = 23530
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_4/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_4/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_5/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_5/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_5/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_6/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_6/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_6/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_7/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_7/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_7/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_8/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_8/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_8/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_9/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_9/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - design_1_i/mnist_9/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 30 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3022 ; free virtual = 23529
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3018 ; free virtual = 23525

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10a687dc5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3015 ; free virtual = 23523

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 216fdd381

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23514

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 216fdd381

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23514
Phase 1 Placer Initialization | Checksum: 216fdd381

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23514

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18cc152b3

Time (s): cpu = 00:02:15 ; elapsed = 00:00:59 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3004 ; free virtual = 23512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18cc152b3

Time (s): cpu = 00:02:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3004 ; free virtual = 23512

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 191e6ccf0

Time (s): cpu = 00:02:35 ; elapsed = 00:01:06 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3003 ; free virtual = 23510

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1428cdf8b

Time (s): cpu = 00:02:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3003 ; free virtual = 23510

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d10deb77

Time (s): cpu = 00:02:36 ; elapsed = 00:01:06 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3003 ; free virtual = 23510

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 149075468

Time (s): cpu = 00:02:42 ; elapsed = 00:01:08 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3003 ; free virtual = 23510

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 216df6058

Time (s): cpu = 00:02:55 ; elapsed = 00:01:20 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3019 ; free virtual = 23527

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12a1d43b2

Time (s): cpu = 00:02:57 ; elapsed = 00:01:22 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3019 ; free virtual = 23527

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 175352dd9

Time (s): cpu = 00:02:58 ; elapsed = 00:01:22 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3019 ; free virtual = 23527
Phase 3 Detail Placement | Checksum: 175352dd9

Time (s): cpu = 00:02:58 ; elapsed = 00:01:22 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3019 ; free virtual = 23527

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.982. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cf57750d

Time (s): cpu = 00:03:28 ; elapsed = 00:01:30 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23515
Phase 4.1 Post Commit Optimization | Checksum: 1cf57750d

Time (s): cpu = 00:03:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23515

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf57750d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23515

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cf57750d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23515

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 241266acd

Time (s): cpu = 00:03:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23515
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 241266acd

Time (s): cpu = 00:03:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23515
Ending Placer Task | Checksum: 1684aa8af

Time (s): cpu = 00:03:31 ; elapsed = 00:01:32 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23515
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:40 ; elapsed = 00:01:37 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 3007 ; free virtual = 23515
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2947 ; free virtual = 23514
INFO: [Common 17-1381] The checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2987 ; free virtual = 23513
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2986 ; free virtual = 23513
report_utilization: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2987 ; free virtual = 23513
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2986 ; free virtual = 23513
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d92c54db ConstDB: 0 ShapeSum: 8f1e53d4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 92083ae2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2963 ; free virtual = 23490

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 92083ae2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2959 ; free virtual = 23486

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 92083ae2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2955 ; free virtual = 23482

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 92083ae2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2955 ; free virtual = 23482
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b488a915

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.938  | TNS=0.000  | WHS=-0.354 | THS=-665.639|

Phase 2 Router Initialization | Checksum: 222c81031

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fc24a483

Time (s): cpu = 00:01:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3680
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1769d7d03

Time (s): cpu = 00:02:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.809  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b2e7778d

Time (s): cpu = 00:02:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 18644fa2d

Time (s): cpu = 00:02:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.809  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 138415972

Time (s): cpu = 00:02:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481
Phase 4 Rip-up And Reroute | Checksum: 138415972

Time (s): cpu = 00:02:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 138415972

Time (s): cpu = 00:02:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 138415972

Time (s): cpu = 00:02:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481
Phase 5 Delay and Skew Optimization | Checksum: 138415972

Time (s): cpu = 00:02:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12711e371

Time (s): cpu = 00:02:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.809  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f7cd87ca

Time (s): cpu = 00:02:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481
Phase 6 Post Hold Fix | Checksum: f7cd87ca

Time (s): cpu = 00:02:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.20042 %
  Global Horizontal Routing Utilization  = 12.1382 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13b1c4a3f

Time (s): cpu = 00:02:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13b1c4a3f

Time (s): cpu = 00:02:51 ; elapsed = 00:00:49 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2954 ; free virtual = 23481

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ca70cb3c

Time (s): cpu = 00:02:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2953 ; free virtual = 23480

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.809  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ca70cb3c

Time (s): cpu = 00:02:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2953 ; free virtual = 23480
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:00 ; elapsed = 00:00:53 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2953 ; free virtual = 23480

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:08 ; elapsed = 00:00:58 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2953 ; free virtual = 23480
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2875 ; free virtual = 23479
INFO: [Common 17-1381] The checkpoint '/home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2929 ; free virtual = 23480
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2928 ; free virtual = 23479
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/fplibano/vivado/mnist_HLS_R/mnist_HLS_R.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:11 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2907 ; free virtual = 23458
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2691.652 ; gain = 0.000 ; free physical = 2881 ; free virtual = 23432
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2796.008 ; gain = 104.355 ; free physical = 2759 ; free virtual = 23323
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_0/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_0/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_0/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_0/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_1/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_1/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_1/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_1/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_2/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_2/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_2/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_2/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_3/U0/grp_conv1_fu_342/mnist_fmul_32ns_3dEe_U2/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fadd_32ns_3cud_x_U9/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_3/U0/grp_conv2_fu_352/mnist_fmul_32ns_3dEe_x_U10/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_3/U0/mnist_fadd_32ns_3cud_x_U18/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/mnist_3/U0/mnist_fmul_32ns_3dEe_x_U19/mnist_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/mnist_4/U0/grp_conv1_fu_342/mnist_fadd_32ns_3cud_U1/mnist_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 450 Warnings, 180 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 3085.637 ; gain = 289.629 ; free physical = 2405 ; free virtual = 22974
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 13:39:04 2018...
