# Copyright 2022 The ChromiumOS Authors
# Use of this source code is governed by a BSD-style license that can be
# found in the LICENSE file.

description: |
    Common fields for AP power sequence configuration
    The configuration consists of a number of mostly timing
    related values.

compatible: "intel,ap-pwrseq"

properties:
  dsw-pwrok-delay:
    type: int
    default: 10
    description: |
      Delay to set DSW_PWROK high to PCH after 3.3V rail stable,
      in milliseconds.

  rsmrst-delay:
    type: int
    default: 10
    description: |
      Delay to set RSMRST from EC to SoC, in milliseconds.

  sys-pwrok-delay:
    type: int
    default: 45
    description: |
      Delay from PG_EC_ALL_SYS_PWRGD high to set EC_PCH_SYS_PWROK high,
      in milliseconds.

  pm-pwrbtn-delay:
    type: int
    default: 200
    description: |
      Power button delay, in milliseconds.

  pch-pwrok-delay:
    type: int
    default: 2
    description: |
      Delay in ms from IMVP9_VRRDY high to PCH_PWROK high delay.

  vccst-pwrgd-delay:
    type: int
    default: 2
    description: |
      Delay in ms from PG_EC_ALL_SYS_PWRGD high
      to VCCST_PWRGD high.

  sys-reset-delay:
    type: int
    default: 32
    description: Debounce time for SYS_RESET_L.

  vrrdy-timeout:
    type: int
    default: 50
    description: |
      Timeout in ms for IMVP9_VRRDY high.

  all-sys-pwrgd-timeout:
    type: int
    default: 0
    description: |
      Timeout in ms for ALL_SYS_PWRGD input to EC to be high.

  wait-signal-timeout:
    type: int
    default: 1000
    description: |
      Timeout in ms for monitoring power signals.

  s5-inactivity-timeout:
    type: int
    default: 10
    description: |
      Timeout in seconds for dropping back from S5 to G3.
