

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Mon Apr 24 20:31:42 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_2b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6209|  6209|  6210|  6210|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  6207|  6207|        88|         24|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    824|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     419|    416|
|Memory           |        0|      -|    1024|    128|
|Multiplexer      |        -|      -|       -|    928|
|Register         |        -|      -|    1487|    107|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    2930|   2403|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       2|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U2  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    |matmul_hw_urem_6nfYi_U3  |matmul_hw_urem_6nfYi  |        0|      0|   71|   71|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  419|  416|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        0|  64|   8|    16|   32|     1|          512|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                    |        0|1024| 128|   256|  512|    16|         8192|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_942_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_936_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1616_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp_40_fu_1038_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_42_fu_1161_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_44_fu_1261_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_46_fu_1339_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_47_fu_1019_p2              |     +    |      0|  0|   6|           6|           5|
    |tmp_49_fu_1094_p2              |     +    |      0|  0|   7|           7|           6|
    |tmp_51_fu_1151_p2              |     +    |      0|  0|   7|           7|           7|
    |tmp_53_fu_1212_p2              |     +    |      0|  0|   8|           8|           7|
    |tmp_54_fu_1663_p2              |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_930_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_948_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp1_fu_968_p2                 |   icmp   |      0|  0|   2|           5|           1|
    |tmp_5_fu_1030_p2               |   icmp   |      0|  0|   2|           5|           1|
    |tmp_mid1_fu_962_p2             |   icmp   |      0|  0|   2|           5|           1|
    |tmp_10_fu_1124_p2              |    or    |      0|  0|  13|           9|           2|
    |tmp_12_fu_1182_p2              |    or    |      0|  0|  13|           9|           2|
    |tmp_14_fu_1234_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_16_fu_1274_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_18_fu_1312_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_20_fu_1352_p2              |    or    |      0|  0|  13|           9|           3|
    |tmp_22_fu_1392_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_24_fu_1409_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_26_fu_1439_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_28_fu_1469_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_30_fu_1499_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_32_fu_1529_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_34_fu_1559_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_36_fu_1589_p2              |    or    |      0|  0|  13|           9|           4|
    |tmp_6_fu_1064_p2               |    or    |      0|  0|  13|           9|           1|
    |a_row_load_10_fu_1513_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_11_fu_1543_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_12_fu_1573_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_13_fu_1603_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_14_fu_1642_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_15_fu_1635_p3       |  select  |      0|  0|  32|           1|          32|
    |a_row_load_1_fu_1138_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_1196_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_1248_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_4_fu_1288_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_5_fu_1326_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_6_fu_1379_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_7_fu_1423_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_8_fu_1453_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_9_fu_1483_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_1078_p3          |  select  |      0|  0|  32|           1|          32|
    |i2_mid2_v_fu_982_p3            |  select  |      0|  0|   5|           1|           5|
    |j_mid2_fu_954_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_fu_974_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 824|         276|         661|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  224|         25|   32|        800|
    |a_1_Addr_A_orig               |   64|         10|   32|        320|
    |a_1_WEN_A                     |    4|          2|    4|          8|
    |ap_NS_fsm                     |   21|         27|    1|         27|
    |ap_enable_reg_pp0_iter3       |    1|          2|    1|          2|
    |b_copy_0_address0             |    4|          3|    4|         12|
    |b_copy_10_address0            |    4|          3|    4|         12|
    |b_copy_11_address0            |    4|          3|    4|         12|
    |b_copy_12_address0            |    4|          3|    4|         12|
    |b_copy_13_address0            |    4|          3|    4|         12|
    |b_copy_14_address0            |    4|          3|    4|         12|
    |b_copy_15_address0            |    4|          3|    4|         12|
    |b_copy_1_address0             |    4|          3|    4|         12|
    |b_copy_2_address0             |    4|          3|    4|         12|
    |b_copy_3_address0             |    4|          3|    4|         12|
    |b_copy_4_address0             |    4|          3|    4|         12|
    |b_copy_5_address0             |    4|          3|    4|         12|
    |b_copy_6_address0             |    4|          3|    4|         12|
    |b_copy_7_address0             |    4|          3|    4|         12|
    |b_copy_8_address0             |    4|          3|    4|         12|
    |b_copy_9_address0             |    4|          3|    4|         12|
    |grp_fu_875_p0                 |   32|          6|   32|        192|
    |grp_fu_875_p1                 |  160|         17|   32|        544|
    |grp_fu_880_p0                 |  160|         17|   32|        544|
    |grp_fu_880_p1                 |  160|         17|   32|        544|
    |i_phi_fu_857_p4               |    5|          2|    5|         10|
    |i_reg_853                     |    5|          2|    5|         10|
    |indvar_flatten_phi_fu_846_p4  |    9|          2|    9|         18|
    |indvar_flatten_reg_842        |    9|          2|    9|         18|
    |j_phi_fu_868_p4               |    5|          2|    5|         10|
    |j_reg_864                     |    5|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  928|        183|  300|       3249|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |a_row_load_015_fu_138                         |  32|   0|   32|          0|
    |a_row_load_15_reg_2332                        |  32|   0|   32|          0|
    |a_row_load_16_fu_194                          |  32|   0|   32|          0|
    |a_row_load_17_fu_190                          |  32|   0|   32|          0|
    |a_row_load_18_fu_186                          |  32|   0|   32|          0|
    |a_row_load_19_fu_182                          |  32|   0|   32|          0|
    |a_row_load_20_fu_178                          |  32|   0|   32|          0|
    |a_row_load_21_fu_174                          |  32|   0|   32|          0|
    |a_row_load_22_fu_170                          |  32|   0|   32|          0|
    |a_row_load_23_fu_166                          |  32|   0|   32|          0|
    |a_row_load_24_fu_162                          |  32|   0|   32|          0|
    |a_row_load_25_fu_158                          |  32|   0|   32|          0|
    |a_row_load_26_fu_154                          |  32|   0|   32|          0|
    |a_row_load_27_fu_150                          |  32|   0|   32|          0|
    |a_row_load_28_fu_146                          |  32|   0|   32|          0|
    |a_row_load_29_fu_142                          |  32|   0|   32|          0|
    |a_row_load_s_fu_198                           |  32|   0|   32|          0|
    |ap_CS_fsm                                     |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_8_reg_2257   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_9_reg_2282   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_11_s_reg_2307   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_11_10_reg_2347  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_11_11_reg_2362  |  32|   0|   32|          0|
    |b_copy_15_load_reg_2357                       |  32|   0|   32|          0|
    |exitcond_flatten_reg_1769                     |   1|   0|    1|          0|
    |i2_mid2_v_reg_1800                            |   5|   0|    5|          0|
    |i_reg_853                                     |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1773                  |   9|   0|    9|          0|
    |indvar_flatten_reg_842                        |   9|   0|    9|          0|
    |j_1_reg_2327                                  |   5|   0|    5|          0|
    |j_mid2_reg_1778                               |   5|   0|    5|          0|
    |j_reg_864                                     |   5|   0|    5|          0|
    |reg_899                                       |  32|   0|   32|          0|
    |reg_903                                       |  32|   0|   32|          0|
    |reg_909                                       |  32|   0|   32|          0|
    |reg_914                                       |  32|   0|   32|          0|
    |reg_919                                       |  32|   0|   32|          0|
    |reg_924                                       |  32|   0|   32|          0|
    |tmp_11_10_reg_2347                            |  32|   0|   32|          0|
    |tmp_11_11_reg_2362                            |  32|   0|   32|          0|
    |tmp_11_12_reg_2367                            |  32|   0|   32|          0|
    |tmp_11_13_reg_2372                            |  32|   0|   32|          0|
    |tmp_11_14_reg_2377                            |  32|   0|   32|          0|
    |tmp_11_1_reg_2027                             |  32|   0|   32|          0|
    |tmp_11_2_reg_2057                             |  32|   0|   32|          0|
    |tmp_11_4_reg_2112                             |  32|   0|   32|          0|
    |tmp_11_5_reg_2147                             |  32|   0|   32|          0|
    |tmp_11_6_reg_2187                             |  32|   0|   32|          0|
    |tmp_11_7_reg_2232                             |  32|   0|   32|          0|
    |tmp_11_8_reg_2257                             |  32|   0|   32|          0|
    |tmp_11_9_reg_2282                             |  32|   0|   32|          0|
    |tmp_11_s_reg_2307                             |  32|   0|   32|          0|
    |tmp_1_reg_1837                                |   5|   0|    9|          4|
    |tmp_54_reg_2342                               |  10|   0|   10|          0|
    |tmp_5_reg_1866                                |   1|   0|    1|          0|
    |tmp_7_reg_1903                                |   5|   0|   64|         59|
    |tmp_8_cast6_reg_1937                          |   5|   0|    7|          2|
    |tmp_8_cast_reg_1886                           |   5|   0|    9|          4|
    |tmp_8_reg_1807                                |   5|   0|   64|         59|
    |tmp_mid2_reg_1796                             |   1|   0|    1|          0|
    |exitcond_flatten_reg_1769                     |   0|   1|    1|          0|
    |tmp_11_12_reg_2367                            |   0|  32|   32|          0|
    |tmp_11_13_reg_2372                            |   0|  32|   32|          0|
    |tmp_11_14_reg_2377                            |   0|  32|   32|          0|
    |tmp_54_reg_2342                               |   0|  10|   10|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1487| 107| 1722|        128|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
+------------+-----+-----+------------+--------------+--------------+

