Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 16:54:40 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/sigmoid_top_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k325tffg676-2
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                         Instance                         |                            Module                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                             |                                                        (top) |        339 |        308 |       0 |   31 | 180 |      0 |      0 |          6 |
|   bd_0_i                                                 |                                                         bd_0 |        339 |        308 |       0 |   31 | 180 |      0 |      0 |          6 |
|     hls_inst                                             |                                              bd_0_hls_inst_0 |        339 |        308 |       0 |   31 | 180 |      0 |      0 |          6 |
|       (hls_inst)                                         |                                              bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                               |                                  bd_0_hls_inst_0_sigmoid_top |        339 |        308 |       0 |   31 | 180 |      0 |      0 |          6 |
|         (inst)                                           |                                  bd_0_hls_inst_0_sigmoid_top |         79 |         48 |       0 |   31 | 121 |      0 |      0 |          1 |
|         dcmp_64ns_64ns_1_2_no_dsp_1_U1                   |      bd_0_hls_inst_0_sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1 |        162 |        162 |       0 |    0 |  59 |      0 |      0 |          0 |
|           (dcmp_64ns_64ns_1_2_no_dsp_1_U1)               |      bd_0_hls_inst_0_sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1 |         82 |         82 |       0 |    0 |  59 |      0 |      0 |          0 |
|           sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u   |   bd_0_hls_inst_0_sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip |         80 |         80 |       0 |    0 |   0 |      0 |      0 |          0 |
|         mul_17s_32ns_43_1_1_U2                           |              bd_0_hls_inst_0_sigmoid_top_mul_17s_32ns_43_1_1 |         43 |         43 |       0 |    0 |   0 |      0 |      0 |          2 |
|         mul_mul_15ns_15ns_30_4_1_U5                      |         bd_0_hls_inst_0_sigmoid_top_mul_mul_15ns_15ns_30_4_1 |         43 |         43 |       0 |    0 |   0 |      0 |      0 |          1 |
|           sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2_U | bd_0_hls_inst_0_sigmoid_top_mul_mul_15ns_15ns_30_4_1_DSP48_2 |         43 |         43 |       0 |    0 |   0 |      0 |      0 |          1 |
|         mul_mul_16ns_13ns_29_4_1_U3                      |         bd_0_hls_inst_0_sigmoid_top_mul_mul_16ns_13ns_29_4_1 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|           sigmoid_top_mul_mul_16ns_13ns_29_4_1_DSP48_0_U | bd_0_hls_inst_0_sigmoid_top_mul_mul_16ns_13ns_29_4_1_DSP48_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          1 |
|         mul_mul_8ns_12ns_20_4_1_U4                       |          bd_0_hls_inst_0_sigmoid_top_mul_mul_8ns_12ns_20_4_1 |         12 |         12 |       0 |    0 |   0 |      0 |      0 |          1 |
|           sigmoid_top_mul_mul_8ns_12ns_20_4_1_DSP48_1_U  |  bd_0_hls_inst_0_sigmoid_top_mul_mul_8ns_12ns_20_4_1_DSP48_1 |         12 |         12 |       0 |    0 |   0 |      0 |      0 |          1 |
+----------------------------------------------------------+--------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


