; SMT-LIBv2 description generated by Yosys 0.55+112 (git sha1 bf9aaac0f, clang++ 18.1.3 -fPIC -O3)
; yosys-smt2-module $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh
(declare-sort |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s| 0)
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_is| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) Bool)
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#0| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) Bool) ; \rst_n
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n rst_n| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#0| state))
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#1| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (_ BitVec 20)) ; \fully_flat_tile_valid_in
; yosys-smt2-output fully_flat_tile_valid_out 20
; yosys-smt2-wire fully_flat_tile_valid_out 20
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_valid_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 20) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#1| state))
; yosys-smt2-input fully_flat_tile_valid_in 20
; yosys-smt2-wire fully_flat_tile_valid_in 20
; yosys-smt2-witness {"offset": 0, "path": ["\\fully_flat_tile_valid_in"], "smtname": "fully_flat_tile_valid_in", "smtoffset": 0, "type": "input", "width": 20}
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_valid_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 20) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#1| state))
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#2| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (_ BitVec 20)) ; \fully_flat_tile_ready_in
; yosys-smt2-output fully_flat_tile_ready_out 20
; yosys-smt2-wire fully_flat_tile_ready_out 20
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_ready_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 20) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#2| state))
; yosys-smt2-input fully_flat_tile_ready_in 20
; yosys-smt2-wire fully_flat_tile_ready_in 20
; yosys-smt2-witness {"offset": 0, "path": ["\\fully_flat_tile_ready_in"], "smtname": "fully_flat_tile_ready_in", "smtoffset": 0, "type": "input", "width": 20}
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_ready_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 20) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#2| state))
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#3| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (_ BitVec 1280)) ; \fully_flat_tile_flit_in
; yosys-smt2-output fully_flat_tile_flit_out 1280
; yosys-smt2-wire fully_flat_tile_flit_out 1280
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_flit_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 1280) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#3| state))
; yosys-smt2-input fully_flat_tile_flit_in 1280
; yosys-smt2-wire fully_flat_tile_flit_in 1280
; yosys-smt2-witness {"offset": 0, "path": ["\\fully_flat_tile_flit_in"], "smtname": "fully_flat_tile_flit_in", "smtoffset": 0, "type": "input", "width": 1280}
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_flit_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 1280) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#3| state))
; yosys-smt2-wire flat_tile_valid_out 20
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n flat_tile_valid_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 20) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#1| state))
; yosys-smt2-wire flat_tile_valid_in 20
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n flat_tile_valid_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 20) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#1| state))
; yosys-smt2-wire flat_tile_ready_out 20
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n flat_tile_ready_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 20) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#2| state))
; yosys-smt2-wire flat_tile_ready_in 20
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n flat_tile_ready_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 20) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#2| state))
; yosys-smt2-wire flat_tile_flit_out 1280
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n flat_tile_flit_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 1280) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#3| state))
; yosys-smt2-wire flat_tile_flit_in 1280
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n flat_tile_flit_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 1280) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#3| state))
; yosys-smt2-anyseq $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#4 1 $auto$setundef.cc:348:execute$3
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_valid_out"], "smtname": 4, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#4| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (_ BitVec 1)) ; \ext_valid_out
; yosys-smt2-output ext_valid_out 1
; yosys-smt2-wire ext_valid_out 1
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_valid_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool (= ((_ extract 0 0) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#4| state)) #b1))
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#5| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) Bool) ; \ext_valid_in
; yosys-smt2-input ext_valid_in 1
; yosys-smt2-wire ext_valid_in 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_valid_in"], "smtname": "ext_valid_in", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_valid_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#5| state))
; yosys-smt2-anyseq $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#6 1 $auto$setundef.cc:348:execute$5
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_ready_out"], "smtname": 6, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#6| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (_ BitVec 1)) ; \ext_ready_out
; yosys-smt2-output ext_ready_out 1
; yosys-smt2-wire ext_ready_out 1
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_ready_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool (= ((_ extract 0 0) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#6| state)) #b1))
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#7| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) Bool) ; \ext_ready_in
; yosys-smt2-input ext_ready_in 1
; yosys-smt2-wire ext_ready_in 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_ready_in"], "smtname": "ext_ready_in", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_ready_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#7| state))
; yosys-smt2-anyseq $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#8 1 $auto$setundef.cc:348:execute$7
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_flit_out"], "smtname": 8, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#8| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (_ BitVec 1)) ; \ext_flit_out [0]
; yosys-smt2-anyseq $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#9 63 $auto$setundef.cc:348:execute$1
; yosys-smt2-witness {"offset": 1, "path": ["\\ext_flit_out"], "smtname": 9, "smtoffset": 0, "type": "seq", "width": 63}
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#9| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (_ BitVec 63)) ; \ext_flit_out [63:1]
; yosys-smt2-output ext_flit_out 64
; yosys-smt2-wire ext_flit_out 64
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_flit_out| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 64) (concat (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#9| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#8| state)))
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#10| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (_ BitVec 64)) ; \ext_flit_in
; yosys-smt2-input ext_flit_in 64
; yosys-smt2-wire ext_flit_in 64
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_flit_in"], "smtname": "ext_flit_in", "smtoffset": 0, "type": "input", "width": 64}
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_flit_in| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) (_ BitVec 64) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#10| state))
(declare-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#11| (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n clk| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh#11| state))
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_a| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool true)
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_u| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool true)
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_i| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool true)
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_h| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool true)
(define-fun |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_t| ((state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|) (next_state |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)) Bool true) ; end of module $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh
; yosys-smt2-module neuraedge_top
(declare-sort |neuraedge_top_s| 0)
(declare-fun |neuraedge_top_is| (|neuraedge_top_s|) Bool)
(declare-fun |neuraedge_top#0| (|neuraedge_top_s|) Bool) ; \rst_n
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |neuraedge_top_n rst_n| ((state |neuraedge_top_s|)) Bool (|neuraedge_top#0| state))
; yosys-smt2-anyseq neuraedge_top#1 1 $auto$setundef.cc:348:execute$11
; yosys-smt2-witness {"offset": 0, "path": ["\\irq_sec"], "smtname": 1, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#1| (|neuraedge_top_s|) (_ BitVec 1)) ; \irq_sec
; yosys-smt2-output irq_sec 1
; yosys-smt2-wire irq_sec 1
(define-fun |neuraedge_top_n irq_sec| ((state |neuraedge_top_s|)) Bool (= ((_ extract 0 0) (|neuraedge_top#1| state)) #b1))
; yosys-smt2-anyseq neuraedge_top#2 1 $auto$setundef.cc:348:execute$15
; yosys-smt2-witness {"offset": 0, "path": ["\\irq_power"], "smtname": 2, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#2| (|neuraedge_top_s|) (_ BitVec 1)) ; \irq_power [0]
; yosys-smt2-anyseq neuraedge_top#3 1 $auto$setundef.cc:348:execute$13
; yosys-smt2-witness {"offset": 1, "path": ["\\irq_power"], "smtname": 3, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#3| (|neuraedge_top_s|) (_ BitVec 1)) ; \irq_power [1]
; yosys-smt2-output irq_power 2
; yosys-smt2-wire irq_power 2
(define-fun |neuraedge_top_n irq_power| ((state |neuraedge_top_s|)) (_ BitVec 2) (concat (|neuraedge_top#3| state) (|neuraedge_top#2| state)))
; yosys-smt2-anyseq neuraedge_top#4 1 $auto$setundef.cc:348:execute$23
; yosys-smt2-witness {"offset": 0, "path": ["\\irq_perf"], "smtname": 4, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#4| (|neuraedge_top_s|) (_ BitVec 1)) ; \irq_perf [0]
; yosys-smt2-anyseq neuraedge_top#5 1 $auto$setundef.cc:348:execute$21
; yosys-smt2-witness {"offset": 1, "path": ["\\irq_perf"], "smtname": 5, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#5| (|neuraedge_top_s|) (_ BitVec 1)) ; \irq_perf [1]
; yosys-smt2-anyseq neuraedge_top#6 1 $auto$setundef.cc:348:execute$19
; yosys-smt2-witness {"offset": 2, "path": ["\\irq_perf"], "smtname": 6, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#6| (|neuraedge_top_s|) (_ BitVec 1)) ; \irq_perf [2]
; yosys-smt2-anyseq neuraedge_top#7 1 $auto$setundef.cc:348:execute$17
; yosys-smt2-witness {"offset": 3, "path": ["\\irq_perf"], "smtname": 7, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#7| (|neuraedge_top_s|) (_ BitVec 1)) ; \irq_perf [3]
; yosys-smt2-output irq_perf 4
; yosys-smt2-wire irq_perf 4
(define-fun |neuraedge_top_n irq_perf| ((state |neuraedge_top_s|)) (_ BitVec 4) (concat (|neuraedge_top#7| state) (concat (|neuraedge_top#6| state) (concat (|neuraedge_top#5| state) (|neuraedge_top#4| state)))))
; yosys-smt2-anyseq neuraedge_top#8 1 $auto$setundef.cc:348:execute$25
; yosys-smt2-witness {"offset": 0, "path": ["\\irq_global"], "smtname": 8, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#8| (|neuraedge_top_s|) (_ BitVec 1)) ; \irq_global
; yosys-smt2-output irq_global 1
; yosys-smt2-wire irq_global 1
(define-fun |neuraedge_top_n irq_global| ((state |neuraedge_top_s|)) Bool (= ((_ extract 0 0) (|neuraedge_top#8| state)) #b1))
; yosys-smt2-cell $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh mesh_inst
; yosys-smt2-witness {"path": ["\\mesh_inst"], "smtname": "mesh_inst", "type": "cell"}
(declare-fun |neuraedge_top#9| (|neuraedge_top_s|) (_ BitVec 20)) ; \fully_flat_tile_valid_out
(declare-fun |neuraedge_top#10| (|neuraedge_top_s|) (_ BitVec 20)) ; \fully_flat_tile_ready_out
(declare-fun |neuraedge_top#11| (|neuraedge_top_s|) (_ BitVec 1280)) ; \fully_flat_tile_flit_out
(declare-fun |neuraedge_top#12| (|neuraedge_top_s|) Bool) ; \ext_valid_out
(declare-fun |neuraedge_top#13| (|neuraedge_top_s|) Bool) ; \ext_ready_out
(declare-fun |neuraedge_top#14| (|neuraedge_top_s|) (_ BitVec 64)) ; \ext_flit_out
(declare-fun |neuraedge_top_h mesh_inst| (|neuraedge_top_s|) |$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_s|)
; yosys-smt2-wire fully_flat_tile_valid_out 20
(define-fun |neuraedge_top_n fully_flat_tile_valid_out| ((state |neuraedge_top_s|)) (_ BitVec 20) (|neuraedge_top#9| state))
; yosys-smt2-anyseq neuraedge_top#15 1 $auto$setundef.cc:348:execute$67
; yosys-smt2-witness {"offset": 0, "path": ["\\fully_flat_tile_valid_in"], "smtname": 15, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#15| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [0]
; yosys-smt2-anyseq neuraedge_top#16 1 $auto$setundef.cc:348:execute$65
; yosys-smt2-witness {"offset": 1, "path": ["\\fully_flat_tile_valid_in"], "smtname": 16, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#16| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [1]
; yosys-smt2-anyseq neuraedge_top#17 1 $auto$setundef.cc:348:execute$63
; yosys-smt2-witness {"offset": 2, "path": ["\\fully_flat_tile_valid_in"], "smtname": 17, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#17| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [2]
; yosys-smt2-anyseq neuraedge_top#18 1 $auto$setundef.cc:348:execute$61
; yosys-smt2-witness {"offset": 3, "path": ["\\fully_flat_tile_valid_in"], "smtname": 18, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#18| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [3]
; yosys-smt2-anyseq neuraedge_top#19 1 $auto$setundef.cc:348:execute$59
; yosys-smt2-witness {"offset": 4, "path": ["\\fully_flat_tile_valid_in"], "smtname": 19, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#19| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [4]
; yosys-smt2-anyseq neuraedge_top#20 1 $auto$setundef.cc:348:execute$57
; yosys-smt2-witness {"offset": 5, "path": ["\\fully_flat_tile_valid_in"], "smtname": 20, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#20| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [5]
; yosys-smt2-anyseq neuraedge_top#21 1 $auto$setundef.cc:348:execute$55
; yosys-smt2-witness {"offset": 6, "path": ["\\fully_flat_tile_valid_in"], "smtname": 21, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#21| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [6]
; yosys-smt2-anyseq neuraedge_top#22 1 $auto$setundef.cc:348:execute$53
; yosys-smt2-witness {"offset": 7, "path": ["\\fully_flat_tile_valid_in"], "smtname": 22, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#22| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [7]
; yosys-smt2-anyseq neuraedge_top#23 1 $auto$setundef.cc:348:execute$51
; yosys-smt2-witness {"offset": 8, "path": ["\\fully_flat_tile_valid_in"], "smtname": 23, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#23| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [8]
; yosys-smt2-anyseq neuraedge_top#24 1 $auto$setundef.cc:348:execute$49
; yosys-smt2-witness {"offset": 9, "path": ["\\fully_flat_tile_valid_in"], "smtname": 24, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#24| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [9]
; yosys-smt2-anyseq neuraedge_top#25 1 $auto$setundef.cc:348:execute$47
; yosys-smt2-witness {"offset": 10, "path": ["\\fully_flat_tile_valid_in"], "smtname": 25, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#25| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [10]
; yosys-smt2-anyseq neuraedge_top#26 1 $auto$setundef.cc:348:execute$45
; yosys-smt2-witness {"offset": 11, "path": ["\\fully_flat_tile_valid_in"], "smtname": 26, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#26| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [11]
; yosys-smt2-anyseq neuraedge_top#27 1 $auto$setundef.cc:348:execute$43
; yosys-smt2-witness {"offset": 12, "path": ["\\fully_flat_tile_valid_in"], "smtname": 27, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#27| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [12]
; yosys-smt2-anyseq neuraedge_top#28 1 $auto$setundef.cc:348:execute$41
; yosys-smt2-witness {"offset": 13, "path": ["\\fully_flat_tile_valid_in"], "smtname": 28, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#28| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [13]
; yosys-smt2-anyseq neuraedge_top#29 1 $auto$setundef.cc:348:execute$39
; yosys-smt2-witness {"offset": 14, "path": ["\\fully_flat_tile_valid_in"], "smtname": 29, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#29| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [14]
; yosys-smt2-anyseq neuraedge_top#30 1 $auto$setundef.cc:348:execute$37
; yosys-smt2-witness {"offset": 15, "path": ["\\fully_flat_tile_valid_in"], "smtname": 30, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#30| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [15]
; yosys-smt2-anyseq neuraedge_top#31 1 $auto$setundef.cc:348:execute$35
; yosys-smt2-witness {"offset": 16, "path": ["\\fully_flat_tile_valid_in"], "smtname": 31, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#31| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [16]
; yosys-smt2-anyseq neuraedge_top#32 1 $auto$setundef.cc:348:execute$33
; yosys-smt2-witness {"offset": 17, "path": ["\\fully_flat_tile_valid_in"], "smtname": 32, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#32| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [17]
; yosys-smt2-anyseq neuraedge_top#33 1 $auto$setundef.cc:348:execute$31
; yosys-smt2-witness {"offset": 18, "path": ["\\fully_flat_tile_valid_in"], "smtname": 33, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#33| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [18]
; yosys-smt2-anyseq neuraedge_top#34 1 $auto$setundef.cc:348:execute$29
; yosys-smt2-witness {"offset": 19, "path": ["\\fully_flat_tile_valid_in"], "smtname": 34, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#34| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_valid_in [19]
; yosys-smt2-wire fully_flat_tile_valid_in 20
(define-fun |neuraedge_top_n fully_flat_tile_valid_in| ((state |neuraedge_top_s|)) (_ BitVec 20) (concat (|neuraedge_top#34| state) (concat (|neuraedge_top#33| state) (concat (|neuraedge_top#32| state) (concat (|neuraedge_top#31| state) (concat (|neuraedge_top#30| state) (concat (|neuraedge_top#29| state) (concat (|neuraedge_top#28| state) (concat (|neuraedge_top#27| state) (concat (|neuraedge_top#26| state) (concat (|neuraedge_top#25| state) (concat (|neuraedge_top#24| state) (concat (|neuraedge_top#23| state) (concat (|neuraedge_top#22| state) (concat (|neuraedge_top#21| state) (concat (|neuraedge_top#20| state) (concat (|neuraedge_top#19| state) (concat (|neuraedge_top#18| state) (concat (|neuraedge_top#17| state) (concat (|neuraedge_top#16| state) (|neuraedge_top#15| state)))))))))))))))))))))
; yosys-smt2-wire fully_flat_tile_ready_out 20
(define-fun |neuraedge_top_n fully_flat_tile_ready_out| ((state |neuraedge_top_s|)) (_ BitVec 20) (|neuraedge_top#10| state))
; yosys-smt2-anyseq neuraedge_top#35 1 $auto$setundef.cc:348:execute$111
; yosys-smt2-witness {"offset": 0, "path": ["\\fully_flat_tile_ready_in"], "smtname": 35, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#35| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [0]
; yosys-smt2-anyseq neuraedge_top#36 1 $auto$setundef.cc:348:execute$109
; yosys-smt2-witness {"offset": 1, "path": ["\\fully_flat_tile_ready_in"], "smtname": 36, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#36| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [1]
; yosys-smt2-anyseq neuraedge_top#37 1 $auto$setundef.cc:348:execute$107
; yosys-smt2-witness {"offset": 2, "path": ["\\fully_flat_tile_ready_in"], "smtname": 37, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#37| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [2]
; yosys-smt2-anyseq neuraedge_top#38 1 $auto$setundef.cc:348:execute$105
; yosys-smt2-witness {"offset": 3, "path": ["\\fully_flat_tile_ready_in"], "smtname": 38, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#38| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [3]
; yosys-smt2-anyseq neuraedge_top#39 1 $auto$setundef.cc:348:execute$103
; yosys-smt2-witness {"offset": 4, "path": ["\\fully_flat_tile_ready_in"], "smtname": 39, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#39| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [4]
; yosys-smt2-anyseq neuraedge_top#40 1 $auto$setundef.cc:348:execute$101
; yosys-smt2-witness {"offset": 5, "path": ["\\fully_flat_tile_ready_in"], "smtname": 40, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#40| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [5]
; yosys-smt2-anyseq neuraedge_top#41 1 $auto$setundef.cc:348:execute$99
; yosys-smt2-witness {"offset": 6, "path": ["\\fully_flat_tile_ready_in"], "smtname": 41, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#41| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [6]
; yosys-smt2-anyseq neuraedge_top#42 1 $auto$setundef.cc:348:execute$97
; yosys-smt2-witness {"offset": 7, "path": ["\\fully_flat_tile_ready_in"], "smtname": 42, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#42| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [7]
; yosys-smt2-anyseq neuraedge_top#43 1 $auto$setundef.cc:348:execute$95
; yosys-smt2-witness {"offset": 8, "path": ["\\fully_flat_tile_ready_in"], "smtname": 43, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#43| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [8]
; yosys-smt2-anyseq neuraedge_top#44 1 $auto$setundef.cc:348:execute$93
; yosys-smt2-witness {"offset": 9, "path": ["\\fully_flat_tile_ready_in"], "smtname": 44, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#44| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [9]
; yosys-smt2-anyseq neuraedge_top#45 1 $auto$setundef.cc:348:execute$91
; yosys-smt2-witness {"offset": 10, "path": ["\\fully_flat_tile_ready_in"], "smtname": 45, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#45| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [10]
; yosys-smt2-anyseq neuraedge_top#46 1 $auto$setundef.cc:348:execute$89
; yosys-smt2-witness {"offset": 11, "path": ["\\fully_flat_tile_ready_in"], "smtname": 46, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#46| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [11]
; yosys-smt2-anyseq neuraedge_top#47 1 $auto$setundef.cc:348:execute$87
; yosys-smt2-witness {"offset": 12, "path": ["\\fully_flat_tile_ready_in"], "smtname": 47, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#47| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [12]
; yosys-smt2-anyseq neuraedge_top#48 1 $auto$setundef.cc:348:execute$85
; yosys-smt2-witness {"offset": 13, "path": ["\\fully_flat_tile_ready_in"], "smtname": 48, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#48| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [13]
; yosys-smt2-anyseq neuraedge_top#49 1 $auto$setundef.cc:348:execute$83
; yosys-smt2-witness {"offset": 14, "path": ["\\fully_flat_tile_ready_in"], "smtname": 49, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#49| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [14]
; yosys-smt2-anyseq neuraedge_top#50 1 $auto$setundef.cc:348:execute$81
; yosys-smt2-witness {"offset": 15, "path": ["\\fully_flat_tile_ready_in"], "smtname": 50, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#50| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [15]
; yosys-smt2-anyseq neuraedge_top#51 1 $auto$setundef.cc:348:execute$79
; yosys-smt2-witness {"offset": 16, "path": ["\\fully_flat_tile_ready_in"], "smtname": 51, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#51| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [16]
; yosys-smt2-anyseq neuraedge_top#52 1 $auto$setundef.cc:348:execute$77
; yosys-smt2-witness {"offset": 17, "path": ["\\fully_flat_tile_ready_in"], "smtname": 52, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#52| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [17]
; yosys-smt2-anyseq neuraedge_top#53 1 $auto$setundef.cc:348:execute$75
; yosys-smt2-witness {"offset": 18, "path": ["\\fully_flat_tile_ready_in"], "smtname": 53, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#53| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [18]
; yosys-smt2-anyseq neuraedge_top#54 1 $auto$setundef.cc:348:execute$73
; yosys-smt2-witness {"offset": 19, "path": ["\\fully_flat_tile_ready_in"], "smtname": 54, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#54| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_ready_in [19]
; yosys-smt2-wire fully_flat_tile_ready_in 20
(define-fun |neuraedge_top_n fully_flat_tile_ready_in| ((state |neuraedge_top_s|)) (_ BitVec 20) (concat (|neuraedge_top#54| state) (concat (|neuraedge_top#53| state) (concat (|neuraedge_top#52| state) (concat (|neuraedge_top#51| state) (concat (|neuraedge_top#50| state) (concat (|neuraedge_top#49| state) (concat (|neuraedge_top#48| state) (concat (|neuraedge_top#47| state) (concat (|neuraedge_top#46| state) (concat (|neuraedge_top#45| state) (concat (|neuraedge_top#44| state) (concat (|neuraedge_top#43| state) (concat (|neuraedge_top#42| state) (concat (|neuraedge_top#41| state) (concat (|neuraedge_top#40| state) (concat (|neuraedge_top#39| state) (concat (|neuraedge_top#38| state) (concat (|neuraedge_top#37| state) (concat (|neuraedge_top#36| state) (|neuraedge_top#35| state)))))))))))))))))))))
; yosys-smt2-wire fully_flat_tile_flit_out 1280
(define-fun |neuraedge_top_n fully_flat_tile_flit_out| ((state |neuraedge_top_s|)) (_ BitVec 1280) (|neuraedge_top#11| state))
; yosys-smt2-anyseq neuraedge_top#55 1195 $auto$setundef.cc:348:execute$123
; yosys-smt2-witness {"offset": 0, "path": ["\\fully_flat_tile_flit_in"], "smtname": 55, "smtoffset": 0, "type": "seq", "width": 1195}
(declare-fun |neuraedge_top#55| (|neuraedge_top_s|) (_ BitVec 1195)) ; \fully_flat_tile_flit_in [1194:0]
; yosys-smt2-anyseq neuraedge_top#56 20 $auto$setundef.cc:348:execute$27
; yosys-smt2-witness {"offset": 1195, "path": ["\\fully_flat_tile_flit_in"], "smtname": 56, "smtoffset": 0, "type": "seq", "width": 20}
(declare-fun |neuraedge_top#56| (|neuraedge_top_s|) (_ BitVec 20)) ; \fully_flat_tile_flit_in [1214:1195]
; yosys-smt2-anyseq neuraedge_top#57 16 $auto$setundef.cc:348:execute$69
; yosys-smt2-witness {"offset": 1215, "path": ["\\fully_flat_tile_flit_in"], "smtname": 57, "smtoffset": 0, "type": "seq", "width": 16}
(declare-fun |neuraedge_top#57| (|neuraedge_top_s|) (_ BitVec 16)) ; \fully_flat_tile_flit_in [1230:1215]
; yosys-smt2-anyseq neuraedge_top#58 1 $auto$setundef.cc:348:execute$115
; yosys-smt2-witness {"offset": 1231, "path": ["\\fully_flat_tile_flit_in"], "smtname": 58, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#58| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_flit_in [1231]
; yosys-smt2-anyseq neuraedge_top#59 1 $auto$setundef.cc:348:execute$119
; yosys-smt2-witness {"offset": 1232, "path": ["\\fully_flat_tile_flit_in"], "smtname": 59, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#59| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_flit_in [1232]
; yosys-smt2-anyseq neuraedge_top#60 1 $auto$setundef.cc:348:execute$9
; yosys-smt2-witness {"offset": 1233, "path": ["\\fully_flat_tile_flit_in"], "smtname": 60, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#60| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_flit_in [1233]
; yosys-smt2-anyseq neuraedge_top#61 1 $auto$setundef.cc:348:execute$71
; yosys-smt2-witness {"offset": 1234, "path": ["\\fully_flat_tile_flit_in"], "smtname": 61, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#61| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_flit_in [1234]
; yosys-smt2-anyseq neuraedge_top#62 43 $auto$setundef.cc:348:execute$113
; yosys-smt2-witness {"offset": 1235, "path": ["\\fully_flat_tile_flit_in"], "smtname": 62, "smtoffset": 0, "type": "seq", "width": 43}
(declare-fun |neuraedge_top#62| (|neuraedge_top_s|) (_ BitVec 43)) ; \fully_flat_tile_flit_in [1277:1235]
; yosys-smt2-anyseq neuraedge_top#63 1 $auto$setundef.cc:348:execute$117
; yosys-smt2-witness {"offset": 1278, "path": ["\\fully_flat_tile_flit_in"], "smtname": 63, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#63| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_flit_in [1278]
; yosys-smt2-anyseq neuraedge_top#64 1 $auto$setundef.cc:348:execute$121
; yosys-smt2-witness {"offset": 1279, "path": ["\\fully_flat_tile_flit_in"], "smtname": 64, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |neuraedge_top#64| (|neuraedge_top_s|) (_ BitVec 1)) ; \fully_flat_tile_flit_in [1279]
; yosys-smt2-wire fully_flat_tile_flit_in 1280
(define-fun |neuraedge_top_n fully_flat_tile_flit_in| ((state |neuraedge_top_s|)) (_ BitVec 1280) (concat (|neuraedge_top#64| state) (concat (|neuraedge_top#63| state) (concat (|neuraedge_top#62| state) (concat (|neuraedge_top#61| state) (concat (|neuraedge_top#60| state) (concat (|neuraedge_top#59| state) (concat (|neuraedge_top#58| state) (concat (|neuraedge_top#57| state) (concat (|neuraedge_top#56| state) (|neuraedge_top#55| state)))))))))))
; yosys-smt2-output ext_valid_out 1
; yosys-smt2-wire ext_valid_out 1
(define-fun |neuraedge_top_n ext_valid_out| ((state |neuraedge_top_s|)) Bool (|neuraedge_top#12| state))
(declare-fun |neuraedge_top#65| (|neuraedge_top_s|) Bool) ; \ext_valid_in
; yosys-smt2-input ext_valid_in 1
; yosys-smt2-wire ext_valid_in 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_valid_in"], "smtname": "ext_valid_in", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |neuraedge_top_n ext_valid_in| ((state |neuraedge_top_s|)) Bool (|neuraedge_top#65| state))
; yosys-smt2-output ext_ready_out 1
; yosys-smt2-wire ext_ready_out 1
(define-fun |neuraedge_top_n ext_ready_out| ((state |neuraedge_top_s|)) Bool (|neuraedge_top#13| state))
(declare-fun |neuraedge_top#66| (|neuraedge_top_s|) Bool) ; \ext_ready_in
; yosys-smt2-input ext_ready_in 1
; yosys-smt2-wire ext_ready_in 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_ready_in"], "smtname": "ext_ready_in", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |neuraedge_top_n ext_ready_in| ((state |neuraedge_top_s|)) Bool (|neuraedge_top#66| state))
; yosys-smt2-output ext_flit_out 64
; yosys-smt2-wire ext_flit_out 64
(define-fun |neuraedge_top_n ext_flit_out| ((state |neuraedge_top_s|)) (_ BitVec 64) (|neuraedge_top#14| state))
(declare-fun |neuraedge_top#67| (|neuraedge_top_s|) (_ BitVec 64)) ; \ext_flit_in
; yosys-smt2-input ext_flit_in 64
; yosys-smt2-wire ext_flit_in 64
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_flit_in"], "smtname": "ext_flit_in", "smtoffset": 0, "type": "input", "width": 64}
(define-fun |neuraedge_top_n ext_flit_in| ((state |neuraedge_top_s|)) (_ BitVec 64) (|neuraedge_top#67| state))
(declare-fun |neuraedge_top#68| (|neuraedge_top_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |neuraedge_top_n clk| ((state |neuraedge_top_s|)) Bool (|neuraedge_top#68| state))
(define-fun |neuraedge_top_a| ((state |neuraedge_top_s|)) Bool 
  (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_a| (|neuraedge_top_h mesh_inst| state))
)
(define-fun |neuraedge_top_u| ((state |neuraedge_top_s|)) Bool 
  (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_u| (|neuraedge_top_h mesh_inst| state))
)
(define-fun |neuraedge_top_i| ((state |neuraedge_top_s|)) Bool 
  (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_i| (|neuraedge_top_h mesh_inst| state))
)
(define-fun |neuraedge_top_h| ((state |neuraedge_top_s|)) Bool (and
  (= (|neuraedge_top_is| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_is| (|neuraedge_top_h mesh_inst| state)))
  (= (|neuraedge_top#0| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n rst_n| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.rst_n
  (= (|neuraedge_top#9| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_valid_out| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.fully_flat_tile_valid_out
  (= (concat (|neuraedge_top#34| state) (concat (|neuraedge_top#33| state) (concat (|neuraedge_top#32| state) (concat (|neuraedge_top#31| state) (concat (|neuraedge_top#30| state) (concat (|neuraedge_top#29| state) (concat (|neuraedge_top#28| state) (concat (|neuraedge_top#27| state) (concat (|neuraedge_top#26| state) (concat (|neuraedge_top#25| state) (concat (|neuraedge_top#24| state) (concat (|neuraedge_top#23| state) (concat (|neuraedge_top#22| state) (concat (|neuraedge_top#21| state) (concat (|neuraedge_top#20| state) (concat (|neuraedge_top#19| state) (concat (|neuraedge_top#18| state) (concat (|neuraedge_top#17| state) (concat (|neuraedge_top#16| state) (|neuraedge_top#15| state)))))))))))))))))))) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_valid_in| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.fully_flat_tile_valid_in
  (= (|neuraedge_top#10| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_ready_out| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.fully_flat_tile_ready_out
  (= (concat (|neuraedge_top#54| state) (concat (|neuraedge_top#53| state) (concat (|neuraedge_top#52| state) (concat (|neuraedge_top#51| state) (concat (|neuraedge_top#50| state) (concat (|neuraedge_top#49| state) (concat (|neuraedge_top#48| state) (concat (|neuraedge_top#47| state) (concat (|neuraedge_top#46| state) (concat (|neuraedge_top#45| state) (concat (|neuraedge_top#44| state) (concat (|neuraedge_top#43| state) (concat (|neuraedge_top#42| state) (concat (|neuraedge_top#41| state) (concat (|neuraedge_top#40| state) (concat (|neuraedge_top#39| state) (concat (|neuraedge_top#38| state) (concat (|neuraedge_top#37| state) (concat (|neuraedge_top#36| state) (|neuraedge_top#35| state)))))))))))))))))))) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_ready_in| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.fully_flat_tile_ready_in
  (= (|neuraedge_top#11| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_flit_out| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.fully_flat_tile_flit_out
  (= (concat (|neuraedge_top#64| state) (concat (|neuraedge_top#63| state) (concat (|neuraedge_top#62| state) (concat (|neuraedge_top#61| state) (concat (|neuraedge_top#60| state) (concat (|neuraedge_top#59| state) (concat (|neuraedge_top#58| state) (concat (|neuraedge_top#57| state) (concat (|neuraedge_top#56| state) (|neuraedge_top#55| state)))))))))) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n fully_flat_tile_flit_in| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.fully_flat_tile_flit_in
  (= (|neuraedge_top#12| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_valid_out| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.ext_valid_out
  (= (|neuraedge_top#65| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_valid_in| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.ext_valid_in
  (= (|neuraedge_top#13| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_ready_out| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.ext_ready_out
  (= (|neuraedge_top#66| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_ready_in| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.ext_ready_in
  (= (|neuraedge_top#14| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_flit_out| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.ext_flit_out
  (= (|neuraedge_top#67| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n ext_flit_in| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.ext_flit_in
  (= (|neuraedge_top#68| state) (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_n clk| (|neuraedge_top_h mesh_inst| state))) ; $paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh.clk
  (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_h| (|neuraedge_top_h mesh_inst| state))
))
(define-fun |neuraedge_top_t| ((state |neuraedge_top_s|) (next_state |neuraedge_top_s|)) Bool 
  (|$paramod$a2e82e56740f7f584c6e042978870310ec0d131d/router_mesh_t| (|neuraedge_top_h mesh_inst| state) (|neuraedge_top_h mesh_inst| next_state))
) ; end of module neuraedge_top
; yosys-smt2-topmod neuraedge_top
; end of yosys output
