Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: simple_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "simple_CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "simple_CPU"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : simple_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/FullAdder.vhd" in Library work.
Entity <FullAdder> compiled.
Entity <FullAdder> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/adder8.vhd" in Library work.
Entity <adder8> compiled.
Entity <adder8> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/ROM.vhd" in Library work.
Entity <rom> compiled.
Entity <ROM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/Register8bit.vhd" in Library work.
Entity <Register8Bit> compiled.
Entity <Register8Bit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/ALU_8bit.vhd" in Library work.
Entity <ALU_8bit> compiled.
Entity <ALU_8bit> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/Register9Bit.vhd" in Library work.
Entity <Register9Bit> compiled.
Entity <Register9Bit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/RAM.vhd" in Library work.
Entity <RAM16x8> compiled.
Entity <RAM16x8> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/simple_CPU.vhd" in Library work.
Entity <simple_CPU> compiled.
Entity <simple_CPU> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <simple_CPU> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ROM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Register8Bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ALU_8bit> in library <work> (architecture <structural>) with generics.
	N = 1

Analyzing hierarchy for entity <Register9Bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <RAM16x8> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <adder8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <FullAdder> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <simple_CPU> in library <work> (Architecture <structural>).
Entity <simple_CPU> analyzed. Unit <simple_CPU> generated.

Analyzing Entity <ROM> in library <work> (Architecture <Behavioral>).
Entity <ROM> analyzed. Unit <ROM> generated.

Analyzing Entity <Register8Bit> in library <work> (Architecture <Behavioral>).
Entity <Register8Bit> analyzed. Unit <Register8Bit> generated.

Analyzing generic Entity <ALU_8bit> in library <work> (Architecture <structural>).
	N = 1
WARNING:Xst:819 - "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/ALU_8bit.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <additionab>, <ca>, <additiona1>, <ca1>
Entity <ALU_8bit> analyzed. Unit <ALU_8bit> generated.

Analyzing Entity <adder8> in library <work> (Architecture <structural>).
Entity <adder8> analyzed. Unit <adder8> generated.

Analyzing Entity <FullAdder> in library <work> (Architecture <Behavioral>).
Entity <FullAdder> analyzed. Unit <FullAdder> generated.

Analyzing Entity <Register9Bit> in library <work> (Architecture <Behavioral>).
Entity <Register9Bit> analyzed. Unit <Register9Bit> generated.

Analyzing Entity <RAM16x8> in library <work> (Architecture <Behavioral>).
Entity <RAM16x8> analyzed. Unit <RAM16x8> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROM>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/ROM.vhd".
WARNING:Xst:1781 - Signal <rom> is used but never assigned. Tied to default value.
    Found 16x8-bit ROM for signal <$varindex0000> created at line 40.
    Found 8-bit register for signal <ROM_OutPut>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROM> synthesized.


Synthesizing Unit <Register8Bit>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/Register8bit.vhd".
    Found 8-bit register for signal <RegisterData>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Register8Bit> synthesized.


Synthesizing Unit <Register9Bit>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/Register9Bit.vhd".
    Found 9-bit register for signal <RegisterData>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Register9Bit> synthesized.


Synthesizing Unit <RAM16x8>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/RAM.vhd".
    Found 16x9-bit single-port RAM <Mram_rom> for signal <rom>.
    Found 9-bit register for signal <ROM_OutPut>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAM16x8> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/FullAdder.vhd".
    Found 1-bit xor2 for signal <Sum>.
    Found 1-bit xor2 for signal <firstXorGate>.
Unit <FullAdder> synthesized.


Synthesizing Unit <adder8>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/adder8.vhd".
Unit <adder8> synthesized.


Synthesizing Unit <ALU_8bit>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/ALU_8bit.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <carryout_sig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit 8-to-1 multiplexer for signal <ALU_Result>.
    Found 8-bit xor2 for signal <ALU_Result$xor0000> created at line 54.
    Summary:
	inferred   8 Multiplexer(s).
Unit <ALU_8bit> synthesized.


Synthesizing Unit <simple_CPU>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/simple_CPU_adder_Lab11/simple_CPU.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <simple_CPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x9-bit single-port RAM                              : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Registers                                            : 6
 8-bit register                                        : 3
 9-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 33
 1-bit xor2                                            : 32
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM16x8>.
INFO:Xst:3231 - The small RAM <Mram_rom> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <new_Data>      |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM16x8> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__varindex0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x9-bit single-port distributed RAM                  : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 33
 1-bit xor2                                            : 32
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ROM_OutPut_4> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROM_OutPut_5> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROM_OutPut_6> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROM_OutPut_7> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <simple_CPU> ...

Optimizing unit <Register8Bit> ...

Optimizing unit <Register9Bit> ...

Optimizing unit <RAM16x8> ...

Optimizing unit <adder8> ...

Optimizing unit <ALU_8bit> ...
WARNING:Xst:1710 - FF/Latch <firstRegister/RegisterData_7> (without init value) has a constant value of 0 in block <simple_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <firstRegister/RegisterData_6> (without init value) has a constant value of 0 in block <simple_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <firstRegister/RegisterData_5> (without init value) has a constant value of 0 in block <simple_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <firstRegister/RegisterData_4> (without init value) has a constant value of 0 in block <simple_CPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block simple_CPU, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : simple_CPU.ngr
Top Level Output File Name         : simple_CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 19
#      LUT4                        : 35
#      LUT4_D                      : 1
#      MUXF5                       : 26
#      MUXF6                       : 8
#      VCC                         : 1
# FlipFlops/Latches                : 44
#      FD                          : 13
#      FDE                         : 30
#      LD                          : 1
# RAMS                             : 9
#      RAM16X1S                    : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 19
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       47  out of    768     6%  
 Number of Slice Flip Flops:             44  out of   1536     2%  
 Number of 4 input LUTs:                 68  out of   1536     4%  
    Number used as logic:                59
    Number used as RAMs:                  9
 Number of IOs:                          30
 Number of bonded IOBs:                  29  out of    124    23%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)              | Load  |
-------------------------------------------------------------------------+------------------------------------+-------+
CLK                                                                      | BUFGP                              | 52    |
Alu_interface/carryout_sig_not0001(Alu_interface/carryout_sig_not00011:O)| NONE(*)(Alu_interface/carryout_sig)| 1     |
-------------------------------------------------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.651ns (Maximum Frequency: 176.969MHz)
   Minimum input arrival time before clock: 6.497ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.651ns (frequency: 176.969MHz)
  Total number of paths / destination ports: 225 / 39
-------------------------------------------------------------------------
Delay:               5.651ns (Levels of Logic = 5)
  Source:            secondRegister/RegisterData_5 (FF)
  Destination:       result_register/RegisterData_7 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: secondRegister/RegisterData_5 to result_register/RegisterData_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.626   1.142  secondRegister/RegisterData_5 (secondRegister/RegisterData_5)
     LUT2:I1->O            2   0.479   0.745  Alu_interface/addition1/Cout11_SW0 (N2)
     MUXF5:S->O            1   0.540   0.851  Alu_interface/addition1/Cout31_SW8 (N24)
     LUT4:I1->O            1   0.479   0.000  Alu_interface/Mmux_ALU_Result_47 (Alu_interface/Mmux_ALU_Result_47)
     MUXF5:I1->O           1   0.314   0.000  Alu_interface/Mmux_ALU_Result_3_f5_6 (Alu_interface/Mmux_ALU_Result_3_f57)
     MUXF6:I1->O           1   0.298   0.000  Alu_interface/Mmux_ALU_Result_2_f6_6 (ALUOutput<7>)
     FDE:D                     0.176          result_register/RegisterData_7
    ----------------------------------------
    Total                      5.651ns (2.912ns logic, 2.739ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 146 / 65
-------------------------------------------------------------------------
Offset:              6.497ns (Levels of Logic = 6)
  Source:            ALU_sel<0> (PAD)
  Destination:       result_register/RegisterData_7 (FF)
  Destination Clock: CLK rising

  Data Path: ALU_sel<0> to result_register/RegisterData_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   0.715   1.899  ALU_sel_0_IBUF (ALU_sel_0_IBUF)
     LUT2:I0->O            2   0.479   0.745  Alu_interface/addition1/Cout11_SW0 (N2)
     MUXF5:S->O            1   0.540   0.851  Alu_interface/addition1/Cout31_SW8 (N24)
     LUT4:I1->O            1   0.479   0.000  Alu_interface/Mmux_ALU_Result_47 (Alu_interface/Mmux_ALU_Result_47)
     MUXF5:I1->O           1   0.314   0.000  Alu_interface/Mmux_ALU_Result_3_f5_6 (Alu_interface/Mmux_ALU_Result_3_f57)
     MUXF6:I1->O           1   0.298   0.000  Alu_interface/Mmux_ALU_Result_2_f6_6 (ALUOutput<7>)
     FDE:D                     0.176          result_register/RegisterData_7
    ----------------------------------------
    Total                      6.497ns (3.001ns logic, 3.496ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Alu_interface/carryout_sig_not0001'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              3.144ns (Levels of Logic = 2)
  Source:            ALU_sel<0> (PAD)
  Destination:       Alu_interface/carryout_sig (LATCH)
  Destination Clock: Alu_interface/carryout_sig_not0001 falling

  Data Path: ALU_sel<0> to Alu_interface/carryout_sig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   0.715   1.774  ALU_sel_0_IBUF (ALU_sel_0_IBUF)
     LUT4:I1->O            1   0.479   0.000  Alu_interface/carryout_sig_mux00001 (Alu_interface/carryout_sig_mux0000)
     LD:D                      0.176          Alu_interface/carryout_sig
    ----------------------------------------
    Total                      3.144ns (1.370ns logic, 1.774ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            Register9Bit_Interface/RegisterData_8 (FF)
  Destination:       REG_out<8> (PAD)
  Source Clock:      CLK rising

  Data Path: Register9Bit_Interface/RegisterData_8 to REG_out<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.681  Register9Bit_Interface/RegisterData_8 (Register9Bit_Interface/RegisterData_8)
     OBUF:I->O                 4.909          REG_out_8_OBUF (REG_out<8>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.68 secs
 
--> 

Total memory usage is 4513464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    4 (   0 filtered)

