{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741629631492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741629631495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 11:00:31 2025 " "Processing started: Mon Mar 10 11:00:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741629631495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629631495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l6part4 -c l6part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l6part4 -c l6part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629631495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741629631661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741629631661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180/lab6/synthesis/part1/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /eec 180/lab6/synthesis/part1/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../Part1/mac.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part1/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741629635239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629635239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180/lab6/synthesis/part2/ramoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /eec 180/lab6/synthesis/part2/ramoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMOUTPUT " "Found entity 1: RAMOUTPUT" {  } { { "../Part2/ramOutput.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/ramOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741629635240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629635240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "l6part4.v(91) " "Verilog HDL information at l6part4.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741629635256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE l6part4.v(2) " "Verilog HDL Declaration information at l6part4.v(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741629635256 ""}
{ "Warning" "WSGN_SEARCH_FILE" "l6part4.v 1 1 " "Using design file l6part4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 l6part4 " "Found entity 1: l6part4" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741629635256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1741629635256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mac3Out l6part4.v(61) " "Verilog HDL Implicit Net warning at l6part4.v(61): created implicit net for \"mac3Out\"" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741629635256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mac4Out l6part4.v(69) " "Verilog HDL Implicit Net warning at l6part4.v(69): created implicit net for \"mac4Out\"" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741629635256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "l6part4 " "Elaborating entity \"l6part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741629635258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 l6part4.v(106) " "Verilog HDL assignment warning at l6part4.v(106): truncated value with size 32 to match size of target (11)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(133) " "Verilog HDL assignment warning at l6part4.v(133): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(139) " "Verilog HDL assignment warning at l6part4.v(139): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(145) " "Verilog HDL assignment warning at l6part4.v(145): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(159) " "Verilog HDL assignment warning at l6part4.v(159): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 l6part4.v(160) " "Verilog HDL assignment warning at l6part4.v(160): truncated value with size 32 to match size of target (6)" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.data_a 0 l6part4.v(28) " "Net \"memA.data_a\" at l6part4.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.waddr_a 0 l6part4.v(28) " "Net \"memA.waddr_a\" at l6part4.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.data_a 0 l6part4.v(29) " "Net \"memB.data_a\" at l6part4.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.waddr_a 0 l6part4.v(29) " "Net \"memB.waddr_a\" at l6part4.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.we_a 0 l6part4.v(28) " "Net \"memA.we_a\" at l6part4.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.we_a 0 l6part4.v(29) " "Net \"memB.we_a\" at l6part4.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "l6part4.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1741629635259 "|l6part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMOUTPUT RAMOUTPUT:RAMOUTPUT " "Elaborating entity \"RAMOUTPUT\" for hierarchy \"RAMOUTPUT:RAMOUTPUT\"" {  } { { "l6part4.v" "RAMOUTPUT" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741629635260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem ramOutput.v(9) " "Verilog HDL or VHDL warning at ramOutput.v(9): object \"mem\" assigned a value but never read" {  } { { "../Part2/ramOutput.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/ramOutput.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741629635260 "|l6part4|RAMOUTPUT:RAMOUTPUT"}
{ "Warning" "WSGN_EMPTY_SHELL" "RAMOUTPUT " "Entity \"RAMOUTPUT\" contains only dangling pins" {  } { { "l6part4.v" "RAMOUTPUT" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 38 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1741629635267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:mac1 " "Elaborating entity \"MAC\" for hierarchy \"MAC:mac1\"" {  } { { "l6part4.v" "mac1" { Text "C:/EEC 180/Lab6/synthesis/Part4/l6part4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741629635269 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741629635540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741629635591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EEC 180/Lab6/synthesis/Part4/l6part4.map.smsg " "Generated suppressed messages file C:/EEC 180/Lab6/synthesis/Part4/l6part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629635787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741629635874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741629635874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741629635965 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741629635965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741629635965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741629635965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741629635971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 11:00:35 2025 " "Processing ended: Mon Mar 10 11:00:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741629635971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741629635971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741629635971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741629635971 ""}
