# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_2_math.srcs/sources_1/new/adder.vhd" \
"../../../../lab_2_math.srcs/sources_1/new/ripple_adder.vhd" \
"../../../../lab_2_math.srcs/sim_1/new/ripple_adder_tb.vhd" \

# Do not sort compile order
nosort
