|CPU
clk => clk.IN8
en => en.IN1
we_IM => we_IM.IN1
codein[0] => codein[0].IN1
codein[1] => codein[1].IN1
codein[2] => codein[2].IN1
codein[3] => codein[3].IN1
codein[4] => codein[4].IN1
codein[5] => codein[5].IN1
codein[6] => codein[6].IN1
codein[7] => codein[7].IN1
codein[8] => codein[8].IN1
codein[9] => codein[9].IN1
codein[10] => codein[10].IN1
codein[11] => codein[11].IN1
codein[12] => codein[12].IN1
codein[13] => codein[13].IN1
codein[14] => codein[14].IN1
codein[15] => codein[15].IN1
codein[16] => codein[16].IN1
codein[17] => codein[17].IN1
codein[18] => codein[18].IN1
codein[19] => codein[19].IN1
codein[20] => codein[20].IN1
codein[21] => codein[21].IN1
codein[22] => codein[22].IN1
codein[23] => codein[23].IN1
codein[24] => codein[24].IN1
codein[25] => codein[25].IN1
codein[26] => codein[26].IN1
codein[27] => codein[27].IN1
codein[28] => codein[28].IN1
codein[29] => codein[29].IN1
codein[30] => codein[30].IN1
codein[31] => codein[31].IN1
immd[0] => immd[0].IN1
immd[1] => immd[1].IN1
immd[2] => immd[2].IN1
immd[3] => immd[3].IN1
immd[4] => immd[4].IN1
immd[5] => immd[5].IN1
immd[6] => immd[6].IN1
immd[7] => immd[7].IN1
immd[8] => immd[8].IN1
immd[9] => immd[9].IN1
immd[10] => immd[10].IN1
immd[11] => immd[11].IN1
za << zad.DB_MAX_OUTPUT_PORT_TYPE
zb << zbd.DB_MAX_OUTPUT_PORT_TYPE
eq << eqd.DB_MAX_OUTPUT_PORT_TYPE
gt << gtd.DB_MAX_OUTPUT_PORT_TYPE
lt << ltd.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instmem:a1
clk => mem.we_a.CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => outIM[0]~reg0.CLK
clk => outIM[1]~reg0.CLK
clk => outIM[2]~reg0.CLK
clk => outIM[3]~reg0.CLK
clk => outIM[4]~reg0.CLK
clk => outIM[5]~reg0.CLK
clk => outIM[6]~reg0.CLK
clk => outIM[7]~reg0.CLK
clk => outIM[8]~reg0.CLK
clk => outIM[9]~reg0.CLK
clk => outIM[10]~reg0.CLK
clk => outIM[11]~reg0.CLK
clk => outIM[12]~reg0.CLK
clk => outIM[13]~reg0.CLK
clk => outIM[14]~reg0.CLK
clk => outIM[15]~reg0.CLK
clk => mem.CLK0
we_IM => mem.we_a.DATAIN
we_IM => outIM[0]~reg0.ENA
we_IM => outIM[1]~reg0.ENA
we_IM => outIM[2]~reg0.ENA
we_IM => outIM[3]~reg0.ENA
we_IM => outIM[4]~reg0.ENA
we_IM => outIM[5]~reg0.ENA
we_IM => outIM[6]~reg0.ENA
we_IM => outIM[7]~reg0.ENA
we_IM => outIM[8]~reg0.ENA
we_IM => outIM[9]~reg0.ENA
we_IM => outIM[10]~reg0.ENA
we_IM => outIM[11]~reg0.ENA
we_IM => outIM[12]~reg0.ENA
we_IM => outIM[13]~reg0.ENA
we_IM => outIM[14]~reg0.ENA
we_IM => outIM[15]~reg0.ENA
we_IM => mem.WE
dataIM[0] => mem.data_a[0].DATAIN
dataIM[0] => mem.DATAIN
dataIM[1] => mem.data_a[1].DATAIN
dataIM[1] => mem.DATAIN1
dataIM[2] => mem.data_a[2].DATAIN
dataIM[2] => mem.DATAIN2
dataIM[3] => mem.data_a[3].DATAIN
dataIM[3] => mem.DATAIN3
dataIM[4] => mem.data_a[4].DATAIN
dataIM[4] => mem.DATAIN4
dataIM[5] => mem.data_a[5].DATAIN
dataIM[5] => mem.DATAIN5
dataIM[6] => mem.data_a[6].DATAIN
dataIM[6] => mem.DATAIN6
dataIM[7] => mem.data_a[7].DATAIN
dataIM[7] => mem.DATAIN7
dataIM[8] => mem.data_a[8].DATAIN
dataIM[8] => mem.DATAIN8
dataIM[9] => mem.data_a[9].DATAIN
dataIM[9] => mem.DATAIN9
dataIM[10] => mem.data_a[10].DATAIN
dataIM[10] => mem.DATAIN10
dataIM[11] => mem.data_a[11].DATAIN
dataIM[11] => mem.DATAIN11
dataIM[12] => mem.data_a[12].DATAIN
dataIM[12] => mem.DATAIN12
dataIM[13] => mem.data_a[13].DATAIN
dataIM[13] => mem.DATAIN13
dataIM[14] => mem.data_a[14].DATAIN
dataIM[14] => mem.DATAIN14
dataIM[15] => mem.data_a[15].DATAIN
dataIM[15] => mem.DATAIN15
addIM[0] => mem.waddr_a[0].DATAIN
addIM[0] => mem.WADDR
addIM[0] => mem.RADDR
addIM[1] => mem.waddr_a[1].DATAIN
addIM[1] => mem.WADDR1
addIM[1] => mem.RADDR1
addIM[2] => mem.waddr_a[2].DATAIN
addIM[2] => mem.WADDR2
addIM[2] => mem.RADDR2
addIM[3] => mem.waddr_a[3].DATAIN
addIM[3] => mem.WADDR3
addIM[3] => mem.RADDR3
addIM[4] => ~NO_FANOUT~
addIM[5] => ~NO_FANOUT~
addIM[6] => ~NO_FANOUT~
addIM[7] => ~NO_FANOUT~
addIM[8] => ~NO_FANOUT~
addIM[9] => ~NO_FANOUT~
addIM[10] => ~NO_FANOUT~
addIM[11] => ~NO_FANOUT~
outIM[0] <= outIM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[1] <= outIM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[2] <= outIM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[3] <= outIM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[4] <= outIM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[5] <= outIM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[6] <= outIM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[7] <= outIM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[8] <= outIM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[9] <= outIM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[10] <= outIM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[11] <= outIM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[12] <= outIM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[13] <= outIM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[14] <= outIM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outIM[15] <= outIM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|insReg:a2
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[3]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
loadIR => temp[0].ENA
loadIR => temp[1].ENA
loadIR => temp[2].ENA
loadIR => temp[3].ENA
loadIR => temp[4].ENA
loadIR => temp[5].ENA
loadIR => temp[6].ENA
loadIR => temp[7].ENA
loadIR => temp[8].ENA
loadIR => temp[9].ENA
loadIR => temp[10].ENA
loadIR => temp[11].ENA
loadIR => temp[12].ENA
loadIR => temp[13].ENA
loadIR => temp[14].ENA
loadIR => temp[15].ENA
insin[0] => temp[0].DATAIN
insin[1] => temp[1].DATAIN
insin[2] => temp[2].DATAIN
insin[3] => temp[3].DATAIN
insin[4] => temp[4].DATAIN
insin[5] => temp[5].DATAIN
insin[6] => temp[6].DATAIN
insin[7] => temp[7].DATAIN
insin[8] => temp[8].DATAIN
insin[9] => temp[9].DATAIN
insin[10] => temp[10].DATAIN
insin[11] => temp[11].DATAIN
insin[12] => temp[12].DATAIN
insin[13] => temp[13].DATAIN
insin[14] => temp[14].DATAIN
insin[15] => temp[15].DATAIN
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|controller:a3
clk => state~4.DATAIN
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => mode.IN1
en => loadIR.OUTPUTSELECT
en => next_state.load.OUTPUTSELECT
en => next_state.execute.OUTPUTSELECT
en => incPC.IN1
en => incPC.OUTPUTSELECT
en => loadPC$latch.ACLR
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
opcode[0] => Decoder0.IN3
opcode[1] => Decoder0.IN2
opcode[2] => Decoder0.IN1
opcode[3] => Decoder0.IN0
za => ~NO_FANOUT~
zb => ~NO_FANOUT~
eq => ~NO_FANOUT~
gt => ~NO_FANOUT~
lt => ~NO_FANOUT~
loadA <= <GND>
loadB <= <GND>
loadC <= <GND>
loadIR <= loadIR.DB_MAX_OUTPUT_PORT_TYPE
loadPC <= loadPC$latch.DB_MAX_OUTPUT_PORT_TYPE
incPC <= incPC$latch.DB_MAX_OUTPUT_PORT_TYPE
mode <= mode.DB_MAX_OUTPUT_PORT_TYPE
we_DM <= <GND>
selA <= <GND>
selB <= <GND>


|CPU|PC:a4
clk => execadd[0]~reg0.CLK
clk => execadd[1]~reg0.CLK
clk => execadd[2]~reg0.CLK
clk => execadd[3]~reg0.CLK
clk => execadd[4]~reg0.CLK
clk => execadd[5]~reg0.CLK
clk => execadd[6]~reg0.CLK
clk => execadd[7]~reg0.CLK
clk => execadd[8]~reg0.CLK
clk => execadd[9]~reg0.CLK
clk => execadd[10]~reg0.CLK
clk => execadd[11]~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
loadPC => always0.IN0
loadPC => always0.IN0
loadPC => always0.IN0
incPC => always0.IN1
incPC => always0.IN1
incPC => always0.IN1
address[0] => temp.DATAB
address[1] => temp.DATAB
address[2] => temp.DATAB
address[3] => temp.DATAB
address[4] => temp.DATAB
address[5] => temp.DATAB
address[6] => temp.DATAB
address[7] => temp.DATAB
address[8] => temp.DATAB
address[9] => temp.DATAB
address[10] => temp.DATAB
address[11] => temp.DATAB
execadd[0] <= execadd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[1] <= execadd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[2] <= execadd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[3] <= execadd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[4] <= execadd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[5] <= execadd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[6] <= execadd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[7] <= execadd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[8] <= execadd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[9] <= execadd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[10] <= execadd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
execadd[11] <= execadd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|muxB:a5
clk => outB[0]~reg0.CLK
clk => outB[1]~reg0.CLK
clk => outB[2]~reg0.CLK
clk => outB[3]~reg0.CLK
clk => outB[4]~reg0.CLK
clk => outB[5]~reg0.CLK
clk => outB[6]~reg0.CLK
clk => outB[7]~reg0.CLK
clk => outB[8]~reg0.CLK
clk => outB[9]~reg0.CLK
clk => outB[10]~reg0.CLK
clk => outB[11]~reg0.CLK
clk => outB[12]~reg0.CLK
clk => outB[13]~reg0.CLK
clk => outB[14]~reg0.CLK
clk => outB[15]~reg0.CLK
clk => outB[16]~reg0.CLK
clk => outB[17]~reg0.CLK
clk => outB[18]~reg0.CLK
clk => outB[19]~reg0.CLK
clk => outB[20]~reg0.CLK
clk => outB[21]~reg0.CLK
clk => outB[22]~reg0.CLK
clk => outB[23]~reg0.CLK
clk => outB[24]~reg0.CLK
clk => outB[25]~reg0.CLK
clk => outB[26]~reg0.CLK
clk => outB[27]~reg0.CLK
clk => outB[28]~reg0.CLK
clk => outB[29]~reg0.CLK
clk => outB[30]~reg0.CLK
clk => outB[31]~reg0.CLK
in1[0] => outB.DATAB
in1[1] => outB.DATAB
in1[2] => outB.DATAB
in1[3] => outB.DATAB
in1[4] => outB.DATAB
in1[5] => outB.DATAB
in1[6] => outB.DATAB
in1[7] => outB.DATAB
in1[8] => outB.DATAB
in1[9] => outB.DATAB
in1[10] => outB.DATAB
in1[11] => outB.DATAB
in1[12] => outB.DATAB
in1[13] => outB.DATAB
in1[14] => outB.DATAB
in1[15] => outB.DATAB
in1[16] => outB.DATAB
in1[17] => outB.DATAB
in1[18] => outB.DATAB
in1[19] => outB.DATAB
in1[20] => outB.DATAB
in1[21] => outB.DATAB
in1[22] => outB.DATAB
in1[23] => outB.DATAB
in1[24] => outB.DATAB
in1[25] => outB.DATAB
in1[26] => outB.DATAB
in1[27] => outB.DATAB
in1[28] => outB.DATAB
in1[29] => outB.DATAB
in1[30] => outB.DATAB
in1[31] => outB.DATAB
in2[0] => outB.DATAA
in2[1] => outB.DATAA
in2[2] => outB.DATAA
in2[3] => outB.DATAA
in2[4] => outB.DATAA
in2[5] => outB.DATAA
in2[6] => outB.DATAA
in2[7] => outB.DATAA
in2[8] => outB.DATAA
in2[9] => outB.DATAA
in2[10] => outB.DATAA
in2[11] => outB.DATAA
in2[12] => outB.DATAA
in2[13] => outB.DATAA
in2[14] => outB.DATAA
in2[15] => outB.DATAA
in2[16] => outB.DATAA
in2[17] => outB.DATAA
in2[18] => outB.DATAA
in2[19] => outB.DATAA
in2[20] => outB.DATAA
in2[21] => outB.DATAA
in2[22] => outB.DATAA
in2[23] => outB.DATAA
in2[24] => outB.DATAA
in2[25] => outB.DATAA
in2[26] => outB.DATAA
in2[27] => outB.DATAA
in2[28] => outB.DATAA
in2[29] => outB.DATAA
in2[30] => outB.DATAA
in2[31] => outB.DATAA
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
sel => outB.OUTPUTSELECT
outB[0] <= outB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[1] <= outB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[2] <= outB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[3] <= outB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[4] <= outB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[5] <= outB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[6] <= outB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[7] <= outB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[8] <= outB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[9] <= outB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[10] <= outB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[11] <= outB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[12] <= outB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[13] <= outB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[14] <= outB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[15] <= outB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[16] <= outB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[17] <= outB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[18] <= outB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[19] <= outB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[20] <= outB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[21] <= outB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[22] <= outB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[23] <= outB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[24] <= outB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[25] <= outB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[26] <= outB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[27] <= outB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[28] <= outB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[29] <= outB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[30] <= outB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outB[31] <= outB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|register_bank:reg_bank
clk => read_dataB[0]~reg0.CLK
clk => read_dataB[1]~reg0.CLK
clk => read_dataB[2]~reg0.CLK
clk => read_dataB[3]~reg0.CLK
clk => read_dataB[4]~reg0.CLK
clk => read_dataB[5]~reg0.CLK
clk => read_dataB[6]~reg0.CLK
clk => read_dataB[7]~reg0.CLK
clk => read_dataB[8]~reg0.CLK
clk => read_dataB[9]~reg0.CLK
clk => read_dataB[10]~reg0.CLK
clk => read_dataB[11]~reg0.CLK
clk => read_dataB[12]~reg0.CLK
clk => read_dataB[13]~reg0.CLK
clk => read_dataB[14]~reg0.CLK
clk => read_dataB[15]~reg0.CLK
clk => read_dataB[16]~reg0.CLK
clk => read_dataB[17]~reg0.CLK
clk => read_dataB[18]~reg0.CLK
clk => read_dataB[19]~reg0.CLK
clk => read_dataB[20]~reg0.CLK
clk => read_dataB[21]~reg0.CLK
clk => read_dataB[22]~reg0.CLK
clk => read_dataB[23]~reg0.CLK
clk => read_dataB[24]~reg0.CLK
clk => read_dataB[25]~reg0.CLK
clk => read_dataB[26]~reg0.CLK
clk => read_dataB[27]~reg0.CLK
clk => read_dataB[28]~reg0.CLK
clk => read_dataB[29]~reg0.CLK
clk => read_dataB[30]~reg0.CLK
clk => read_dataB[31]~reg0.CLK
clk => read_dataA[0]~reg0.CLK
clk => read_dataA[1]~reg0.CLK
clk => read_dataA[2]~reg0.CLK
clk => read_dataA[3]~reg0.CLK
clk => read_dataA[4]~reg0.CLK
clk => read_dataA[5]~reg0.CLK
clk => read_dataA[6]~reg0.CLK
clk => read_dataA[7]~reg0.CLK
clk => read_dataA[8]~reg0.CLK
clk => read_dataA[9]~reg0.CLK
clk => read_dataA[10]~reg0.CLK
clk => read_dataA[11]~reg0.CLK
clk => read_dataA[12]~reg0.CLK
clk => read_dataA[13]~reg0.CLK
clk => read_dataA[14]~reg0.CLK
clk => read_dataA[15]~reg0.CLK
clk => read_dataA[16]~reg0.CLK
clk => read_dataA[17]~reg0.CLK
clk => read_dataA[18]~reg0.CLK
clk => read_dataA[19]~reg0.CLK
clk => read_dataA[20]~reg0.CLK
clk => read_dataA[21]~reg0.CLK
clk => read_dataA[22]~reg0.CLK
clk => read_dataA[23]~reg0.CLK
clk => read_dataA[24]~reg0.CLK
clk => read_dataA[25]~reg0.CLK
clk => read_dataA[26]~reg0.CLK
clk => read_dataA[27]~reg0.CLK
clk => read_dataA[28]~reg0.CLK
clk => read_dataA[29]~reg0.CLK
clk => read_dataA[30]~reg0.CLK
clk => read_dataA[31]~reg0.CLK
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
clk => registers[31][16].CLK
clk => registers[31][17].CLK
clk => registers[31][18].CLK
clk => registers[31][19].CLK
clk => registers[31][20].CLK
clk => registers[31][21].CLK
clk => registers[31][22].CLK
clk => registers[31][23].CLK
clk => registers[31][24].CLK
clk => registers[31][25].CLK
clk => registers[31][26].CLK
clk => registers[31][27].CLK
clk => registers[31][28].CLK
clk => registers[31][29].CLK
clk => registers[31][30].CLK
clk => registers[31][31].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[30][16].CLK
clk => registers[30][17].CLK
clk => registers[30][18].CLK
clk => registers[30][19].CLK
clk => registers[30][20].CLK
clk => registers[30][21].CLK
clk => registers[30][22].CLK
clk => registers[30][23].CLK
clk => registers[30][24].CLK
clk => registers[30][25].CLK
clk => registers[30][26].CLK
clk => registers[30][27].CLK
clk => registers[30][28].CLK
clk => registers[30][29].CLK
clk => registers[30][30].CLK
clk => registers[30][31].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[29][16].CLK
clk => registers[29][17].CLK
clk => registers[29][18].CLK
clk => registers[29][19].CLK
clk => registers[29][20].CLK
clk => registers[29][21].CLK
clk => registers[29][22].CLK
clk => registers[29][23].CLK
clk => registers[29][24].CLK
clk => registers[29][25].CLK
clk => registers[29][26].CLK
clk => registers[29][27].CLK
clk => registers[29][28].CLK
clk => registers[29][29].CLK
clk => registers[29][30].CLK
clk => registers[29][31].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[28][16].CLK
clk => registers[28][17].CLK
clk => registers[28][18].CLK
clk => registers[28][19].CLK
clk => registers[28][20].CLK
clk => registers[28][21].CLK
clk => registers[28][22].CLK
clk => registers[28][23].CLK
clk => registers[28][24].CLK
clk => registers[28][25].CLK
clk => registers[28][26].CLK
clk => registers[28][27].CLK
clk => registers[28][28].CLK
clk => registers[28][29].CLK
clk => registers[28][30].CLK
clk => registers[28][31].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[27][16].CLK
clk => registers[27][17].CLK
clk => registers[27][18].CLK
clk => registers[27][19].CLK
clk => registers[27][20].CLK
clk => registers[27][21].CLK
clk => registers[27][22].CLK
clk => registers[27][23].CLK
clk => registers[27][24].CLK
clk => registers[27][25].CLK
clk => registers[27][26].CLK
clk => registers[27][27].CLK
clk => registers[27][28].CLK
clk => registers[27][29].CLK
clk => registers[27][30].CLK
clk => registers[27][31].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[26][16].CLK
clk => registers[26][17].CLK
clk => registers[26][18].CLK
clk => registers[26][19].CLK
clk => registers[26][20].CLK
clk => registers[26][21].CLK
clk => registers[26][22].CLK
clk => registers[26][23].CLK
clk => registers[26][24].CLK
clk => registers[26][25].CLK
clk => registers[26][26].CLK
clk => registers[26][27].CLK
clk => registers[26][28].CLK
clk => registers[26][29].CLK
clk => registers[26][30].CLK
clk => registers[26][31].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[25][16].CLK
clk => registers[25][17].CLK
clk => registers[25][18].CLK
clk => registers[25][19].CLK
clk => registers[25][20].CLK
clk => registers[25][21].CLK
clk => registers[25][22].CLK
clk => registers[25][23].CLK
clk => registers[25][24].CLK
clk => registers[25][25].CLK
clk => registers[25][26].CLK
clk => registers[25][27].CLK
clk => registers[25][28].CLK
clk => registers[25][29].CLK
clk => registers[25][30].CLK
clk => registers[25][31].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[24][16].CLK
clk => registers[24][17].CLK
clk => registers[24][18].CLK
clk => registers[24][19].CLK
clk => registers[24][20].CLK
clk => registers[24][21].CLK
clk => registers[24][22].CLK
clk => registers[24][23].CLK
clk => registers[24][24].CLK
clk => registers[24][25].CLK
clk => registers[24][26].CLK
clk => registers[24][27].CLK
clk => registers[24][28].CLK
clk => registers[24][29].CLK
clk => registers[24][30].CLK
clk => registers[24][31].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[23][16].CLK
clk => registers[23][17].CLK
clk => registers[23][18].CLK
clk => registers[23][19].CLK
clk => registers[23][20].CLK
clk => registers[23][21].CLK
clk => registers[23][22].CLK
clk => registers[23][23].CLK
clk => registers[23][24].CLK
clk => registers[23][25].CLK
clk => registers[23][26].CLK
clk => registers[23][27].CLK
clk => registers[23][28].CLK
clk => registers[23][29].CLK
clk => registers[23][30].CLK
clk => registers[23][31].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[22][16].CLK
clk => registers[22][17].CLK
clk => registers[22][18].CLK
clk => registers[22][19].CLK
clk => registers[22][20].CLK
clk => registers[22][21].CLK
clk => registers[22][22].CLK
clk => registers[22][23].CLK
clk => registers[22][24].CLK
clk => registers[22][25].CLK
clk => registers[22][26].CLK
clk => registers[22][27].CLK
clk => registers[22][28].CLK
clk => registers[22][29].CLK
clk => registers[22][30].CLK
clk => registers[22][31].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[21][16].CLK
clk => registers[21][17].CLK
clk => registers[21][18].CLK
clk => registers[21][19].CLK
clk => registers[21][20].CLK
clk => registers[21][21].CLK
clk => registers[21][22].CLK
clk => registers[21][23].CLK
clk => registers[21][24].CLK
clk => registers[21][25].CLK
clk => registers[21][26].CLK
clk => registers[21][27].CLK
clk => registers[21][28].CLK
clk => registers[21][29].CLK
clk => registers[21][30].CLK
clk => registers[21][31].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[20][16].CLK
clk => registers[20][17].CLK
clk => registers[20][18].CLK
clk => registers[20][19].CLK
clk => registers[20][20].CLK
clk => registers[20][21].CLK
clk => registers[20][22].CLK
clk => registers[20][23].CLK
clk => registers[20][24].CLK
clk => registers[20][25].CLK
clk => registers[20][26].CLK
clk => registers[20][27].CLK
clk => registers[20][28].CLK
clk => registers[20][29].CLK
clk => registers[20][30].CLK
clk => registers[20][31].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[19][16].CLK
clk => registers[19][17].CLK
clk => registers[19][18].CLK
clk => registers[19][19].CLK
clk => registers[19][20].CLK
clk => registers[19][21].CLK
clk => registers[19][22].CLK
clk => registers[19][23].CLK
clk => registers[19][24].CLK
clk => registers[19][25].CLK
clk => registers[19][26].CLK
clk => registers[19][27].CLK
clk => registers[19][28].CLK
clk => registers[19][29].CLK
clk => registers[19][30].CLK
clk => registers[19][31].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[18][16].CLK
clk => registers[18][17].CLK
clk => registers[18][18].CLK
clk => registers[18][19].CLK
clk => registers[18][20].CLK
clk => registers[18][21].CLK
clk => registers[18][22].CLK
clk => registers[18][23].CLK
clk => registers[18][24].CLK
clk => registers[18][25].CLK
clk => registers[18][26].CLK
clk => registers[18][27].CLK
clk => registers[18][28].CLK
clk => registers[18][29].CLK
clk => registers[18][30].CLK
clk => registers[18][31].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[17][16].CLK
clk => registers[17][17].CLK
clk => registers[17][18].CLK
clk => registers[17][19].CLK
clk => registers[17][20].CLK
clk => registers[17][21].CLK
clk => registers[17][22].CLK
clk => registers[17][23].CLK
clk => registers[17][24].CLK
clk => registers[17][25].CLK
clk => registers[17][26].CLK
clk => registers[17][27].CLK
clk => registers[17][28].CLK
clk => registers[17][29].CLK
clk => registers[17][30].CLK
clk => registers[17][31].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[16][16].CLK
clk => registers[16][17].CLK
clk => registers[16][18].CLK
clk => registers[16][19].CLK
clk => registers[16][20].CLK
clk => registers[16][21].CLK
clk => registers[16][22].CLK
clk => registers[16][23].CLK
clk => registers[16][24].CLK
clk => registers[16][25].CLK
clk => registers[16][26].CLK
clk => registers[16][27].CLK
clk => registers[16][28].CLK
clk => registers[16][29].CLK
clk => registers[16][30].CLK
clk => registers[16][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
write_address[0] => Decoder0.IN4
write_address[1] => Decoder0.IN3
write_address[2] => Decoder0.IN2
write_address[3] => Decoder0.IN1
write_address[4] => Decoder0.IN0
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[0] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[1] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[2] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[3] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[4] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[5] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[6] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[7] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[8] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[9] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[10] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[11] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[12] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[13] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[14] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[15] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[16] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[17] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[18] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[19] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[20] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[21] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[22] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[23] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[24] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[25] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[26] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[27] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[28] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[29] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[30] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
write_data[31] => registers.DATAB
read_addressA[0] => Mux0.IN4
read_addressA[0] => Mux1.IN4
read_addressA[0] => Mux2.IN4
read_addressA[0] => Mux3.IN4
read_addressA[0] => Mux4.IN4
read_addressA[0] => Mux5.IN4
read_addressA[0] => Mux6.IN4
read_addressA[0] => Mux7.IN4
read_addressA[0] => Mux8.IN4
read_addressA[0] => Mux9.IN4
read_addressA[0] => Mux10.IN4
read_addressA[0] => Mux11.IN4
read_addressA[0] => Mux12.IN4
read_addressA[0] => Mux13.IN4
read_addressA[0] => Mux14.IN4
read_addressA[0] => Mux15.IN4
read_addressA[0] => Mux16.IN4
read_addressA[0] => Mux17.IN4
read_addressA[0] => Mux18.IN4
read_addressA[0] => Mux19.IN4
read_addressA[0] => Mux20.IN4
read_addressA[0] => Mux21.IN4
read_addressA[0] => Mux22.IN4
read_addressA[0] => Mux23.IN4
read_addressA[0] => Mux24.IN4
read_addressA[0] => Mux25.IN4
read_addressA[0] => Mux26.IN4
read_addressA[0] => Mux27.IN4
read_addressA[0] => Mux28.IN4
read_addressA[0] => Mux29.IN4
read_addressA[0] => Mux30.IN4
read_addressA[0] => Mux31.IN4
read_addressA[1] => Mux0.IN3
read_addressA[1] => Mux1.IN3
read_addressA[1] => Mux2.IN3
read_addressA[1] => Mux3.IN3
read_addressA[1] => Mux4.IN3
read_addressA[1] => Mux5.IN3
read_addressA[1] => Mux6.IN3
read_addressA[1] => Mux7.IN3
read_addressA[1] => Mux8.IN3
read_addressA[1] => Mux9.IN3
read_addressA[1] => Mux10.IN3
read_addressA[1] => Mux11.IN3
read_addressA[1] => Mux12.IN3
read_addressA[1] => Mux13.IN3
read_addressA[1] => Mux14.IN3
read_addressA[1] => Mux15.IN3
read_addressA[1] => Mux16.IN3
read_addressA[1] => Mux17.IN3
read_addressA[1] => Mux18.IN3
read_addressA[1] => Mux19.IN3
read_addressA[1] => Mux20.IN3
read_addressA[1] => Mux21.IN3
read_addressA[1] => Mux22.IN3
read_addressA[1] => Mux23.IN3
read_addressA[1] => Mux24.IN3
read_addressA[1] => Mux25.IN3
read_addressA[1] => Mux26.IN3
read_addressA[1] => Mux27.IN3
read_addressA[1] => Mux28.IN3
read_addressA[1] => Mux29.IN3
read_addressA[1] => Mux30.IN3
read_addressA[1] => Mux31.IN3
read_addressA[2] => Mux0.IN2
read_addressA[2] => Mux1.IN2
read_addressA[2] => Mux2.IN2
read_addressA[2] => Mux3.IN2
read_addressA[2] => Mux4.IN2
read_addressA[2] => Mux5.IN2
read_addressA[2] => Mux6.IN2
read_addressA[2] => Mux7.IN2
read_addressA[2] => Mux8.IN2
read_addressA[2] => Mux9.IN2
read_addressA[2] => Mux10.IN2
read_addressA[2] => Mux11.IN2
read_addressA[2] => Mux12.IN2
read_addressA[2] => Mux13.IN2
read_addressA[2] => Mux14.IN2
read_addressA[2] => Mux15.IN2
read_addressA[2] => Mux16.IN2
read_addressA[2] => Mux17.IN2
read_addressA[2] => Mux18.IN2
read_addressA[2] => Mux19.IN2
read_addressA[2] => Mux20.IN2
read_addressA[2] => Mux21.IN2
read_addressA[2] => Mux22.IN2
read_addressA[2] => Mux23.IN2
read_addressA[2] => Mux24.IN2
read_addressA[2] => Mux25.IN2
read_addressA[2] => Mux26.IN2
read_addressA[2] => Mux27.IN2
read_addressA[2] => Mux28.IN2
read_addressA[2] => Mux29.IN2
read_addressA[2] => Mux30.IN2
read_addressA[2] => Mux31.IN2
read_addressA[3] => Mux0.IN1
read_addressA[3] => Mux1.IN1
read_addressA[3] => Mux2.IN1
read_addressA[3] => Mux3.IN1
read_addressA[3] => Mux4.IN1
read_addressA[3] => Mux5.IN1
read_addressA[3] => Mux6.IN1
read_addressA[3] => Mux7.IN1
read_addressA[3] => Mux8.IN1
read_addressA[3] => Mux9.IN1
read_addressA[3] => Mux10.IN1
read_addressA[3] => Mux11.IN1
read_addressA[3] => Mux12.IN1
read_addressA[3] => Mux13.IN1
read_addressA[3] => Mux14.IN1
read_addressA[3] => Mux15.IN1
read_addressA[3] => Mux16.IN1
read_addressA[3] => Mux17.IN1
read_addressA[3] => Mux18.IN1
read_addressA[3] => Mux19.IN1
read_addressA[3] => Mux20.IN1
read_addressA[3] => Mux21.IN1
read_addressA[3] => Mux22.IN1
read_addressA[3] => Mux23.IN1
read_addressA[3] => Mux24.IN1
read_addressA[3] => Mux25.IN1
read_addressA[3] => Mux26.IN1
read_addressA[3] => Mux27.IN1
read_addressA[3] => Mux28.IN1
read_addressA[3] => Mux29.IN1
read_addressA[3] => Mux30.IN1
read_addressA[3] => Mux31.IN1
read_addressA[4] => Mux0.IN0
read_addressA[4] => Mux1.IN0
read_addressA[4] => Mux2.IN0
read_addressA[4] => Mux3.IN0
read_addressA[4] => Mux4.IN0
read_addressA[4] => Mux5.IN0
read_addressA[4] => Mux6.IN0
read_addressA[4] => Mux7.IN0
read_addressA[4] => Mux8.IN0
read_addressA[4] => Mux9.IN0
read_addressA[4] => Mux10.IN0
read_addressA[4] => Mux11.IN0
read_addressA[4] => Mux12.IN0
read_addressA[4] => Mux13.IN0
read_addressA[4] => Mux14.IN0
read_addressA[4] => Mux15.IN0
read_addressA[4] => Mux16.IN0
read_addressA[4] => Mux17.IN0
read_addressA[4] => Mux18.IN0
read_addressA[4] => Mux19.IN0
read_addressA[4] => Mux20.IN0
read_addressA[4] => Mux21.IN0
read_addressA[4] => Mux22.IN0
read_addressA[4] => Mux23.IN0
read_addressA[4] => Mux24.IN0
read_addressA[4] => Mux25.IN0
read_addressA[4] => Mux26.IN0
read_addressA[4] => Mux27.IN0
read_addressA[4] => Mux28.IN0
read_addressA[4] => Mux29.IN0
read_addressA[4] => Mux30.IN0
read_addressA[4] => Mux31.IN0
read_addressB[0] => Mux32.IN4
read_addressB[0] => Mux33.IN4
read_addressB[0] => Mux34.IN4
read_addressB[0] => Mux35.IN4
read_addressB[0] => Mux36.IN4
read_addressB[0] => Mux37.IN4
read_addressB[0] => Mux38.IN4
read_addressB[0] => Mux39.IN4
read_addressB[0] => Mux40.IN4
read_addressB[0] => Mux41.IN4
read_addressB[0] => Mux42.IN4
read_addressB[0] => Mux43.IN4
read_addressB[0] => Mux44.IN4
read_addressB[0] => Mux45.IN4
read_addressB[0] => Mux46.IN4
read_addressB[0] => Mux47.IN4
read_addressB[0] => Mux48.IN4
read_addressB[0] => Mux49.IN4
read_addressB[0] => Mux50.IN4
read_addressB[0] => Mux51.IN4
read_addressB[0] => Mux52.IN4
read_addressB[0] => Mux53.IN4
read_addressB[0] => Mux54.IN4
read_addressB[0] => Mux55.IN4
read_addressB[0] => Mux56.IN4
read_addressB[0] => Mux57.IN4
read_addressB[0] => Mux58.IN4
read_addressB[0] => Mux59.IN4
read_addressB[0] => Mux60.IN4
read_addressB[0] => Mux61.IN4
read_addressB[0] => Mux62.IN4
read_addressB[0] => Mux63.IN4
read_addressB[1] => Mux32.IN3
read_addressB[1] => Mux33.IN3
read_addressB[1] => Mux34.IN3
read_addressB[1] => Mux35.IN3
read_addressB[1] => Mux36.IN3
read_addressB[1] => Mux37.IN3
read_addressB[1] => Mux38.IN3
read_addressB[1] => Mux39.IN3
read_addressB[1] => Mux40.IN3
read_addressB[1] => Mux41.IN3
read_addressB[1] => Mux42.IN3
read_addressB[1] => Mux43.IN3
read_addressB[1] => Mux44.IN3
read_addressB[1] => Mux45.IN3
read_addressB[1] => Mux46.IN3
read_addressB[1] => Mux47.IN3
read_addressB[1] => Mux48.IN3
read_addressB[1] => Mux49.IN3
read_addressB[1] => Mux50.IN3
read_addressB[1] => Mux51.IN3
read_addressB[1] => Mux52.IN3
read_addressB[1] => Mux53.IN3
read_addressB[1] => Mux54.IN3
read_addressB[1] => Mux55.IN3
read_addressB[1] => Mux56.IN3
read_addressB[1] => Mux57.IN3
read_addressB[1] => Mux58.IN3
read_addressB[1] => Mux59.IN3
read_addressB[1] => Mux60.IN3
read_addressB[1] => Mux61.IN3
read_addressB[1] => Mux62.IN3
read_addressB[1] => Mux63.IN3
read_addressB[2] => Mux32.IN2
read_addressB[2] => Mux33.IN2
read_addressB[2] => Mux34.IN2
read_addressB[2] => Mux35.IN2
read_addressB[2] => Mux36.IN2
read_addressB[2] => Mux37.IN2
read_addressB[2] => Mux38.IN2
read_addressB[2] => Mux39.IN2
read_addressB[2] => Mux40.IN2
read_addressB[2] => Mux41.IN2
read_addressB[2] => Mux42.IN2
read_addressB[2] => Mux43.IN2
read_addressB[2] => Mux44.IN2
read_addressB[2] => Mux45.IN2
read_addressB[2] => Mux46.IN2
read_addressB[2] => Mux47.IN2
read_addressB[2] => Mux48.IN2
read_addressB[2] => Mux49.IN2
read_addressB[2] => Mux50.IN2
read_addressB[2] => Mux51.IN2
read_addressB[2] => Mux52.IN2
read_addressB[2] => Mux53.IN2
read_addressB[2] => Mux54.IN2
read_addressB[2] => Mux55.IN2
read_addressB[2] => Mux56.IN2
read_addressB[2] => Mux57.IN2
read_addressB[2] => Mux58.IN2
read_addressB[2] => Mux59.IN2
read_addressB[2] => Mux60.IN2
read_addressB[2] => Mux61.IN2
read_addressB[2] => Mux62.IN2
read_addressB[2] => Mux63.IN2
read_addressB[3] => Mux32.IN1
read_addressB[3] => Mux33.IN1
read_addressB[3] => Mux34.IN1
read_addressB[3] => Mux35.IN1
read_addressB[3] => Mux36.IN1
read_addressB[3] => Mux37.IN1
read_addressB[3] => Mux38.IN1
read_addressB[3] => Mux39.IN1
read_addressB[3] => Mux40.IN1
read_addressB[3] => Mux41.IN1
read_addressB[3] => Mux42.IN1
read_addressB[3] => Mux43.IN1
read_addressB[3] => Mux44.IN1
read_addressB[3] => Mux45.IN1
read_addressB[3] => Mux46.IN1
read_addressB[3] => Mux47.IN1
read_addressB[3] => Mux48.IN1
read_addressB[3] => Mux49.IN1
read_addressB[3] => Mux50.IN1
read_addressB[3] => Mux51.IN1
read_addressB[3] => Mux52.IN1
read_addressB[3] => Mux53.IN1
read_addressB[3] => Mux54.IN1
read_addressB[3] => Mux55.IN1
read_addressB[3] => Mux56.IN1
read_addressB[3] => Mux57.IN1
read_addressB[3] => Mux58.IN1
read_addressB[3] => Mux59.IN1
read_addressB[3] => Mux60.IN1
read_addressB[3] => Mux61.IN1
read_addressB[3] => Mux62.IN1
read_addressB[3] => Mux63.IN1
read_addressB[4] => Mux32.IN0
read_addressB[4] => Mux33.IN0
read_addressB[4] => Mux34.IN0
read_addressB[4] => Mux35.IN0
read_addressB[4] => Mux36.IN0
read_addressB[4] => Mux37.IN0
read_addressB[4] => Mux38.IN0
read_addressB[4] => Mux39.IN0
read_addressB[4] => Mux40.IN0
read_addressB[4] => Mux41.IN0
read_addressB[4] => Mux42.IN0
read_addressB[4] => Mux43.IN0
read_addressB[4] => Mux44.IN0
read_addressB[4] => Mux45.IN0
read_addressB[4] => Mux46.IN0
read_addressB[4] => Mux47.IN0
read_addressB[4] => Mux48.IN0
read_addressB[4] => Mux49.IN0
read_addressB[4] => Mux50.IN0
read_addressB[4] => Mux51.IN0
read_addressB[4] => Mux52.IN0
read_addressB[4] => Mux53.IN0
read_addressB[4] => Mux54.IN0
read_addressB[4] => Mux55.IN0
read_addressB[4] => Mux56.IN0
read_addressB[4] => Mux57.IN0
read_addressB[4] => Mux58.IN0
read_addressB[4] => Mux59.IN0
read_addressB[4] => Mux60.IN0
read_addressB[4] => Mux61.IN0
read_addressB[4] => Mux62.IN0
read_addressB[4] => Mux63.IN0
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers.OUTPUTSELECT
write_enable => registers[31][0].ENA
write_enable => registers[31][1].ENA
write_enable => registers[31][2].ENA
write_enable => registers[31][3].ENA
write_enable => registers[31][4].ENA
write_enable => registers[31][5].ENA
write_enable => registers[31][6].ENA
write_enable => registers[31][7].ENA
write_enable => registers[31][8].ENA
write_enable => registers[31][9].ENA
write_enable => registers[31][10].ENA
write_enable => registers[31][11].ENA
write_enable => registers[31][12].ENA
write_enable => registers[31][13].ENA
write_enable => registers[31][14].ENA
write_enable => registers[31][15].ENA
write_enable => registers[31][16].ENA
write_enable => registers[31][17].ENA
write_enable => registers[31][18].ENA
write_enable => registers[31][19].ENA
write_enable => registers[31][20].ENA
write_enable => registers[31][21].ENA
write_enable => registers[31][22].ENA
write_enable => registers[31][23].ENA
write_enable => registers[31][24].ENA
write_enable => registers[31][25].ENA
write_enable => registers[31][26].ENA
write_enable => registers[31][27].ENA
write_enable => registers[31][28].ENA
write_enable => registers[31][29].ENA
write_enable => registers[31][30].ENA
write_enable => registers[31][31].ENA
write_enable => registers[30][0].ENA
write_enable => registers[30][1].ENA
write_enable => registers[30][2].ENA
write_enable => registers[30][3].ENA
write_enable => registers[30][4].ENA
write_enable => registers[30][5].ENA
write_enable => registers[30][6].ENA
write_enable => registers[30][7].ENA
write_enable => registers[30][8].ENA
write_enable => registers[30][9].ENA
write_enable => registers[30][10].ENA
write_enable => registers[30][11].ENA
write_enable => registers[30][12].ENA
write_enable => registers[30][13].ENA
write_enable => registers[30][14].ENA
write_enable => registers[30][15].ENA
write_enable => registers[30][16].ENA
write_enable => registers[30][17].ENA
write_enable => registers[30][18].ENA
write_enable => registers[30][19].ENA
write_enable => registers[30][20].ENA
write_enable => registers[30][21].ENA
write_enable => registers[30][22].ENA
write_enable => registers[30][23].ENA
write_enable => registers[30][24].ENA
write_enable => registers[30][25].ENA
write_enable => registers[30][26].ENA
write_enable => registers[30][27].ENA
write_enable => registers[30][28].ENA
write_enable => registers[30][29].ENA
write_enable => registers[30][30].ENA
write_enable => registers[30][31].ENA
write_enable => registers[29][0].ENA
write_enable => registers[29][1].ENA
write_enable => registers[29][2].ENA
write_enable => registers[29][3].ENA
write_enable => registers[29][4].ENA
write_enable => registers[29][5].ENA
write_enable => registers[29][6].ENA
write_enable => registers[29][7].ENA
write_enable => registers[29][8].ENA
write_enable => registers[29][9].ENA
write_enable => registers[29][10].ENA
write_enable => registers[29][11].ENA
write_enable => registers[29][12].ENA
write_enable => registers[29][13].ENA
write_enable => registers[29][14].ENA
write_enable => registers[29][15].ENA
write_enable => registers[29][16].ENA
write_enable => registers[29][17].ENA
write_enable => registers[29][18].ENA
write_enable => registers[29][19].ENA
write_enable => registers[29][20].ENA
write_enable => registers[29][21].ENA
write_enable => registers[29][22].ENA
write_enable => registers[29][23].ENA
write_enable => registers[29][24].ENA
write_enable => registers[29][25].ENA
write_enable => registers[29][26].ENA
write_enable => registers[29][27].ENA
write_enable => registers[29][28].ENA
write_enable => registers[29][29].ENA
write_enable => registers[29][30].ENA
write_enable => registers[29][31].ENA
write_enable => registers[28][0].ENA
write_enable => registers[28][1].ENA
write_enable => registers[28][2].ENA
write_enable => registers[28][3].ENA
write_enable => registers[28][4].ENA
write_enable => registers[28][5].ENA
write_enable => registers[28][6].ENA
write_enable => registers[28][7].ENA
write_enable => registers[28][8].ENA
write_enable => registers[28][9].ENA
write_enable => registers[28][10].ENA
write_enable => registers[28][11].ENA
write_enable => registers[28][12].ENA
write_enable => registers[28][13].ENA
write_enable => registers[28][14].ENA
write_enable => registers[28][15].ENA
write_enable => registers[28][16].ENA
write_enable => registers[28][17].ENA
write_enable => registers[28][18].ENA
write_enable => registers[28][19].ENA
write_enable => registers[28][20].ENA
write_enable => registers[28][21].ENA
write_enable => registers[28][22].ENA
write_enable => registers[28][23].ENA
write_enable => registers[28][24].ENA
write_enable => registers[28][25].ENA
write_enable => registers[28][26].ENA
write_enable => registers[28][27].ENA
write_enable => registers[28][28].ENA
write_enable => registers[28][29].ENA
write_enable => registers[28][30].ENA
write_enable => registers[28][31].ENA
write_enable => registers[27][0].ENA
write_enable => registers[27][1].ENA
write_enable => registers[27][2].ENA
write_enable => registers[27][3].ENA
write_enable => registers[27][4].ENA
write_enable => registers[27][5].ENA
write_enable => registers[27][6].ENA
write_enable => registers[27][7].ENA
write_enable => registers[27][8].ENA
write_enable => registers[27][9].ENA
write_enable => registers[27][10].ENA
write_enable => registers[27][11].ENA
write_enable => registers[27][12].ENA
write_enable => registers[27][13].ENA
write_enable => registers[27][14].ENA
write_enable => registers[27][15].ENA
write_enable => registers[27][16].ENA
write_enable => registers[27][17].ENA
write_enable => registers[27][18].ENA
write_enable => registers[27][19].ENA
write_enable => registers[27][20].ENA
write_enable => registers[27][21].ENA
write_enable => registers[27][22].ENA
write_enable => registers[27][23].ENA
write_enable => registers[27][24].ENA
write_enable => registers[27][25].ENA
write_enable => registers[27][26].ENA
write_enable => registers[27][27].ENA
write_enable => registers[27][28].ENA
write_enable => registers[27][29].ENA
write_enable => registers[27][30].ENA
write_enable => registers[27][31].ENA
write_enable => registers[26][0].ENA
write_enable => registers[26][1].ENA
write_enable => registers[26][2].ENA
write_enable => registers[26][3].ENA
write_enable => registers[26][4].ENA
write_enable => registers[26][5].ENA
write_enable => registers[26][6].ENA
write_enable => registers[26][7].ENA
write_enable => registers[26][8].ENA
write_enable => registers[26][9].ENA
write_enable => registers[26][10].ENA
write_enable => registers[26][11].ENA
write_enable => registers[26][12].ENA
write_enable => registers[26][13].ENA
write_enable => registers[26][14].ENA
write_enable => registers[26][15].ENA
write_enable => registers[26][16].ENA
write_enable => registers[26][17].ENA
write_enable => registers[26][18].ENA
write_enable => registers[26][19].ENA
write_enable => registers[26][20].ENA
write_enable => registers[26][21].ENA
write_enable => registers[26][22].ENA
write_enable => registers[26][23].ENA
write_enable => registers[26][24].ENA
write_enable => registers[26][25].ENA
write_enable => registers[26][26].ENA
write_enable => registers[26][27].ENA
write_enable => registers[26][28].ENA
write_enable => registers[26][29].ENA
write_enable => registers[26][30].ENA
write_enable => registers[26][31].ENA
write_enable => registers[25][0].ENA
write_enable => registers[25][1].ENA
write_enable => registers[25][2].ENA
write_enable => registers[25][3].ENA
write_enable => registers[25][4].ENA
write_enable => registers[25][5].ENA
write_enable => registers[25][6].ENA
write_enable => registers[25][7].ENA
write_enable => registers[25][8].ENA
write_enable => registers[25][9].ENA
write_enable => registers[25][10].ENA
write_enable => registers[25][11].ENA
write_enable => registers[25][12].ENA
write_enable => registers[25][13].ENA
write_enable => registers[25][14].ENA
write_enable => registers[25][15].ENA
write_enable => registers[25][16].ENA
write_enable => registers[25][17].ENA
write_enable => registers[25][18].ENA
write_enable => registers[25][19].ENA
write_enable => registers[25][20].ENA
write_enable => registers[25][21].ENA
write_enable => registers[25][22].ENA
write_enable => registers[25][23].ENA
write_enable => registers[25][24].ENA
write_enable => registers[25][25].ENA
write_enable => registers[25][26].ENA
write_enable => registers[25][27].ENA
write_enable => registers[25][28].ENA
write_enable => registers[25][29].ENA
write_enable => registers[25][30].ENA
write_enable => registers[25][31].ENA
write_enable => registers[24][0].ENA
write_enable => registers[24][1].ENA
write_enable => registers[24][2].ENA
write_enable => registers[24][3].ENA
write_enable => registers[24][4].ENA
write_enable => registers[24][5].ENA
write_enable => registers[24][6].ENA
write_enable => registers[24][7].ENA
write_enable => registers[24][8].ENA
write_enable => registers[24][9].ENA
write_enable => registers[24][10].ENA
write_enable => registers[24][11].ENA
write_enable => registers[24][12].ENA
write_enable => registers[24][13].ENA
write_enable => registers[24][14].ENA
write_enable => registers[24][15].ENA
write_enable => registers[24][16].ENA
write_enable => registers[24][17].ENA
write_enable => registers[24][18].ENA
write_enable => registers[24][19].ENA
write_enable => registers[24][20].ENA
write_enable => registers[24][21].ENA
write_enable => registers[24][22].ENA
write_enable => registers[24][23].ENA
write_enable => registers[24][24].ENA
write_enable => registers[24][25].ENA
write_enable => registers[24][26].ENA
write_enable => registers[24][27].ENA
write_enable => registers[24][28].ENA
write_enable => registers[24][29].ENA
write_enable => registers[24][30].ENA
write_enable => registers[24][31].ENA
write_enable => registers[23][0].ENA
write_enable => registers[23][1].ENA
write_enable => registers[23][2].ENA
write_enable => registers[23][3].ENA
write_enable => registers[23][4].ENA
write_enable => registers[23][5].ENA
write_enable => registers[23][6].ENA
write_enable => registers[23][7].ENA
write_enable => registers[23][8].ENA
write_enable => registers[23][9].ENA
write_enable => registers[23][10].ENA
write_enable => registers[23][11].ENA
write_enable => registers[23][12].ENA
write_enable => registers[23][13].ENA
write_enable => registers[23][14].ENA
write_enable => registers[23][15].ENA
write_enable => registers[23][16].ENA
write_enable => registers[23][17].ENA
write_enable => registers[23][18].ENA
write_enable => registers[23][19].ENA
write_enable => registers[23][20].ENA
write_enable => registers[23][21].ENA
write_enable => registers[23][22].ENA
write_enable => registers[23][23].ENA
write_enable => registers[23][24].ENA
write_enable => registers[23][25].ENA
write_enable => registers[23][26].ENA
write_enable => registers[23][27].ENA
write_enable => registers[23][28].ENA
write_enable => registers[23][29].ENA
write_enable => registers[23][30].ENA
write_enable => registers[23][31].ENA
write_enable => registers[22][0].ENA
write_enable => registers[22][1].ENA
write_enable => registers[22][2].ENA
write_enable => registers[22][3].ENA
write_enable => registers[22][4].ENA
write_enable => registers[22][5].ENA
write_enable => registers[22][6].ENA
write_enable => registers[22][7].ENA
write_enable => registers[22][8].ENA
write_enable => registers[22][9].ENA
write_enable => registers[22][10].ENA
write_enable => registers[22][11].ENA
write_enable => registers[22][12].ENA
write_enable => registers[22][13].ENA
write_enable => registers[22][14].ENA
write_enable => registers[22][15].ENA
write_enable => registers[22][16].ENA
write_enable => registers[22][17].ENA
write_enable => registers[22][18].ENA
write_enable => registers[22][19].ENA
write_enable => registers[22][20].ENA
write_enable => registers[22][21].ENA
write_enable => registers[22][22].ENA
write_enable => registers[22][23].ENA
write_enable => registers[22][24].ENA
write_enable => registers[22][25].ENA
write_enable => registers[22][26].ENA
write_enable => registers[22][27].ENA
write_enable => registers[22][28].ENA
write_enable => registers[22][29].ENA
write_enable => registers[22][30].ENA
write_enable => registers[22][31].ENA
write_enable => registers[21][0].ENA
write_enable => registers[21][1].ENA
write_enable => registers[21][2].ENA
write_enable => registers[21][3].ENA
write_enable => registers[21][4].ENA
write_enable => registers[21][5].ENA
write_enable => registers[21][6].ENA
write_enable => registers[21][7].ENA
write_enable => registers[21][8].ENA
write_enable => registers[21][9].ENA
write_enable => registers[21][10].ENA
write_enable => registers[21][11].ENA
write_enable => registers[21][12].ENA
write_enable => registers[21][13].ENA
write_enable => registers[21][14].ENA
write_enable => registers[21][15].ENA
write_enable => registers[21][16].ENA
write_enable => registers[21][17].ENA
write_enable => registers[21][18].ENA
write_enable => registers[21][19].ENA
write_enable => registers[21][20].ENA
write_enable => registers[21][21].ENA
write_enable => registers[21][22].ENA
write_enable => registers[21][23].ENA
write_enable => registers[21][24].ENA
write_enable => registers[21][25].ENA
write_enable => registers[21][26].ENA
write_enable => registers[21][27].ENA
write_enable => registers[21][28].ENA
write_enable => registers[21][29].ENA
write_enable => registers[21][30].ENA
write_enable => registers[21][31].ENA
write_enable => registers[20][0].ENA
write_enable => registers[20][1].ENA
write_enable => registers[20][2].ENA
write_enable => registers[20][3].ENA
write_enable => registers[20][4].ENA
write_enable => registers[20][5].ENA
write_enable => registers[20][6].ENA
write_enable => registers[20][7].ENA
write_enable => registers[20][8].ENA
write_enable => registers[20][9].ENA
write_enable => registers[20][10].ENA
write_enable => registers[20][11].ENA
write_enable => registers[20][12].ENA
write_enable => registers[20][13].ENA
write_enable => registers[20][14].ENA
write_enable => registers[20][15].ENA
write_enable => registers[20][16].ENA
write_enable => registers[20][17].ENA
write_enable => registers[20][18].ENA
write_enable => registers[20][19].ENA
write_enable => registers[20][20].ENA
write_enable => registers[20][21].ENA
write_enable => registers[20][22].ENA
write_enable => registers[20][23].ENA
write_enable => registers[20][24].ENA
write_enable => registers[20][25].ENA
write_enable => registers[20][26].ENA
write_enable => registers[20][27].ENA
write_enable => registers[20][28].ENA
write_enable => registers[20][29].ENA
write_enable => registers[20][30].ENA
write_enable => registers[20][31].ENA
write_enable => registers[19][0].ENA
write_enable => registers[19][1].ENA
write_enable => registers[19][2].ENA
write_enable => registers[19][3].ENA
write_enable => registers[19][4].ENA
write_enable => registers[19][5].ENA
write_enable => registers[19][6].ENA
write_enable => registers[19][7].ENA
write_enable => registers[19][8].ENA
write_enable => registers[19][9].ENA
write_enable => registers[19][10].ENA
write_enable => registers[19][11].ENA
write_enable => registers[19][12].ENA
write_enable => registers[19][13].ENA
write_enable => registers[19][14].ENA
write_enable => registers[19][15].ENA
write_enable => registers[19][16].ENA
write_enable => registers[19][17].ENA
write_enable => registers[19][18].ENA
write_enable => registers[19][19].ENA
write_enable => registers[19][20].ENA
write_enable => registers[19][21].ENA
write_enable => registers[19][22].ENA
write_enable => registers[19][23].ENA
write_enable => registers[19][24].ENA
write_enable => registers[19][25].ENA
write_enable => registers[19][26].ENA
write_enable => registers[19][27].ENA
write_enable => registers[19][28].ENA
write_enable => registers[19][29].ENA
write_enable => registers[19][30].ENA
write_enable => registers[19][31].ENA
write_enable => registers[18][0].ENA
write_enable => registers[18][1].ENA
write_enable => registers[18][2].ENA
write_enable => registers[18][3].ENA
write_enable => registers[18][4].ENA
write_enable => registers[18][5].ENA
write_enable => registers[18][6].ENA
write_enable => registers[18][7].ENA
write_enable => registers[18][8].ENA
write_enable => registers[18][9].ENA
write_enable => registers[18][10].ENA
write_enable => registers[18][11].ENA
write_enable => registers[18][12].ENA
write_enable => registers[18][13].ENA
write_enable => registers[18][14].ENA
write_enable => registers[18][15].ENA
write_enable => registers[18][16].ENA
write_enable => registers[18][17].ENA
write_enable => registers[18][18].ENA
write_enable => registers[18][19].ENA
write_enable => registers[18][20].ENA
write_enable => registers[18][21].ENA
write_enable => registers[18][22].ENA
write_enable => registers[18][23].ENA
write_enable => registers[18][24].ENA
write_enable => registers[18][25].ENA
write_enable => registers[18][26].ENA
write_enable => registers[18][27].ENA
write_enable => registers[18][28].ENA
write_enable => registers[18][29].ENA
write_enable => registers[18][30].ENA
write_enable => registers[18][31].ENA
write_enable => registers[17][0].ENA
write_enable => registers[17][1].ENA
write_enable => registers[17][2].ENA
write_enable => registers[17][3].ENA
write_enable => registers[17][4].ENA
write_enable => registers[17][5].ENA
write_enable => registers[17][6].ENA
write_enable => registers[17][7].ENA
write_enable => registers[17][8].ENA
write_enable => registers[17][9].ENA
write_enable => registers[17][10].ENA
write_enable => registers[17][11].ENA
write_enable => registers[17][12].ENA
write_enable => registers[17][13].ENA
write_enable => registers[17][14].ENA
write_enable => registers[17][15].ENA
write_enable => registers[17][16].ENA
write_enable => registers[17][17].ENA
write_enable => registers[17][18].ENA
write_enable => registers[17][19].ENA
write_enable => registers[17][20].ENA
write_enable => registers[17][21].ENA
write_enable => registers[17][22].ENA
write_enable => registers[17][23].ENA
write_enable => registers[17][24].ENA
write_enable => registers[17][25].ENA
write_enable => registers[17][26].ENA
write_enable => registers[17][27].ENA
write_enable => registers[17][28].ENA
write_enable => registers[17][29].ENA
write_enable => registers[17][30].ENA
write_enable => registers[17][31].ENA
write_enable => registers[16][0].ENA
write_enable => registers[16][1].ENA
write_enable => registers[16][2].ENA
write_enable => registers[16][3].ENA
write_enable => registers[16][4].ENA
write_enable => registers[16][5].ENA
write_enable => registers[16][6].ENA
write_enable => registers[16][7].ENA
write_enable => registers[16][8].ENA
write_enable => registers[16][9].ENA
write_enable => registers[16][10].ENA
write_enable => registers[16][11].ENA
write_enable => registers[16][12].ENA
write_enable => registers[16][13].ENA
write_enable => registers[16][14].ENA
write_enable => registers[16][15].ENA
write_enable => registers[16][16].ENA
write_enable => registers[16][17].ENA
write_enable => registers[16][18].ENA
write_enable => registers[16][19].ENA
write_enable => registers[16][20].ENA
write_enable => registers[16][21].ENA
write_enable => registers[16][22].ENA
write_enable => registers[16][23].ENA
write_enable => registers[16][24].ENA
write_enable => registers[16][25].ENA
write_enable => registers[16][26].ENA
write_enable => registers[16][27].ENA
write_enable => registers[16][28].ENA
write_enable => registers[16][29].ENA
write_enable => registers[16][30].ENA
write_enable => registers[16][31].ENA
write_enable => registers[15][0].ENA
write_enable => registers[15][1].ENA
write_enable => registers[15][2].ENA
write_enable => registers[15][3].ENA
write_enable => registers[15][4].ENA
write_enable => registers[15][5].ENA
write_enable => registers[15][6].ENA
write_enable => registers[15][7].ENA
write_enable => registers[15][8].ENA
write_enable => registers[15][9].ENA
write_enable => registers[15][10].ENA
write_enable => registers[15][11].ENA
write_enable => registers[15][12].ENA
write_enable => registers[15][13].ENA
write_enable => registers[15][14].ENA
write_enable => registers[15][15].ENA
write_enable => registers[15][16].ENA
write_enable => registers[15][17].ENA
write_enable => registers[15][18].ENA
write_enable => registers[15][19].ENA
write_enable => registers[15][20].ENA
write_enable => registers[15][21].ENA
write_enable => registers[15][22].ENA
write_enable => registers[15][23].ENA
write_enable => registers[15][24].ENA
write_enable => registers[15][25].ENA
write_enable => registers[15][26].ENA
write_enable => registers[15][27].ENA
write_enable => registers[15][28].ENA
write_enable => registers[15][29].ENA
write_enable => registers[15][30].ENA
write_enable => registers[15][31].ENA
write_enable => registers[14][0].ENA
write_enable => registers[14][1].ENA
write_enable => registers[14][2].ENA
write_enable => registers[14][3].ENA
write_enable => registers[14][4].ENA
write_enable => registers[14][5].ENA
write_enable => registers[14][6].ENA
write_enable => registers[14][7].ENA
write_enable => registers[14][8].ENA
write_enable => registers[14][9].ENA
write_enable => registers[14][10].ENA
write_enable => registers[14][11].ENA
write_enable => registers[14][12].ENA
write_enable => registers[14][13].ENA
write_enable => registers[14][14].ENA
write_enable => registers[14][15].ENA
write_enable => registers[14][16].ENA
write_enable => registers[14][17].ENA
write_enable => registers[14][18].ENA
write_enable => registers[14][19].ENA
write_enable => registers[14][20].ENA
write_enable => registers[14][21].ENA
write_enable => registers[14][22].ENA
write_enable => registers[14][23].ENA
write_enable => registers[14][24].ENA
write_enable => registers[14][25].ENA
write_enable => registers[14][26].ENA
write_enable => registers[14][27].ENA
write_enable => registers[14][28].ENA
write_enable => registers[14][29].ENA
write_enable => registers[14][30].ENA
write_enable => registers[14][31].ENA
write_enable => registers[13][0].ENA
write_enable => registers[13][1].ENA
write_enable => registers[13][2].ENA
write_enable => registers[13][3].ENA
write_enable => registers[13][4].ENA
write_enable => registers[13][5].ENA
write_enable => registers[13][6].ENA
write_enable => registers[13][7].ENA
write_enable => registers[13][8].ENA
write_enable => registers[13][9].ENA
write_enable => registers[13][10].ENA
write_enable => registers[13][11].ENA
write_enable => registers[13][12].ENA
write_enable => registers[13][13].ENA
write_enable => registers[13][14].ENA
write_enable => registers[13][15].ENA
write_enable => registers[13][16].ENA
write_enable => registers[13][17].ENA
write_enable => registers[13][18].ENA
write_enable => registers[13][19].ENA
write_enable => registers[13][20].ENA
write_enable => registers[13][21].ENA
write_enable => registers[13][22].ENA
write_enable => registers[13][23].ENA
write_enable => registers[13][24].ENA
write_enable => registers[13][25].ENA
write_enable => registers[13][26].ENA
write_enable => registers[13][27].ENA
write_enable => registers[13][28].ENA
write_enable => registers[13][29].ENA
write_enable => registers[13][30].ENA
write_enable => registers[13][31].ENA
write_enable => registers[12][0].ENA
write_enable => registers[12][1].ENA
write_enable => registers[12][2].ENA
write_enable => registers[12][3].ENA
write_enable => registers[12][4].ENA
write_enable => registers[12][5].ENA
write_enable => registers[12][6].ENA
write_enable => registers[12][7].ENA
write_enable => registers[12][8].ENA
write_enable => registers[12][9].ENA
write_enable => registers[12][10].ENA
write_enable => registers[12][11].ENA
write_enable => registers[12][12].ENA
write_enable => registers[12][13].ENA
write_enable => registers[12][14].ENA
write_enable => registers[12][15].ENA
write_enable => registers[12][16].ENA
write_enable => registers[12][17].ENA
write_enable => registers[12][18].ENA
write_enable => registers[12][19].ENA
write_enable => registers[12][20].ENA
write_enable => registers[12][21].ENA
write_enable => registers[12][22].ENA
write_enable => registers[12][23].ENA
write_enable => registers[12][24].ENA
write_enable => registers[12][25].ENA
write_enable => registers[12][26].ENA
write_enable => registers[12][27].ENA
write_enable => registers[12][28].ENA
write_enable => registers[12][29].ENA
write_enable => registers[12][30].ENA
write_enable => registers[12][31].ENA
write_enable => registers[11][0].ENA
write_enable => registers[11][1].ENA
write_enable => registers[11][2].ENA
write_enable => registers[11][3].ENA
write_enable => registers[11][4].ENA
write_enable => registers[11][5].ENA
write_enable => registers[11][6].ENA
write_enable => registers[11][7].ENA
write_enable => registers[11][8].ENA
write_enable => registers[11][9].ENA
write_enable => registers[11][10].ENA
write_enable => registers[11][11].ENA
write_enable => registers[11][12].ENA
write_enable => registers[11][13].ENA
write_enable => registers[11][14].ENA
write_enable => registers[11][15].ENA
write_enable => registers[11][16].ENA
write_enable => registers[11][17].ENA
write_enable => registers[11][18].ENA
write_enable => registers[11][19].ENA
write_enable => registers[11][20].ENA
write_enable => registers[11][21].ENA
write_enable => registers[11][22].ENA
write_enable => registers[11][23].ENA
write_enable => registers[11][24].ENA
write_enable => registers[11][25].ENA
write_enable => registers[11][26].ENA
write_enable => registers[11][27].ENA
write_enable => registers[11][28].ENA
write_enable => registers[11][29].ENA
write_enable => registers[11][30].ENA
write_enable => registers[11][31].ENA
write_enable => registers[10][0].ENA
write_enable => registers[10][1].ENA
write_enable => registers[10][2].ENA
write_enable => registers[10][3].ENA
write_enable => registers[10][4].ENA
write_enable => registers[10][5].ENA
write_enable => registers[10][6].ENA
write_enable => registers[10][7].ENA
write_enable => registers[10][8].ENA
write_enable => registers[10][9].ENA
write_enable => registers[10][10].ENA
write_enable => registers[10][11].ENA
write_enable => registers[10][12].ENA
write_enable => registers[10][13].ENA
write_enable => registers[10][14].ENA
write_enable => registers[10][15].ENA
write_enable => registers[10][16].ENA
write_enable => registers[10][17].ENA
write_enable => registers[10][18].ENA
write_enable => registers[10][19].ENA
write_enable => registers[10][20].ENA
write_enable => registers[10][21].ENA
write_enable => registers[10][22].ENA
write_enable => registers[10][23].ENA
write_enable => registers[10][24].ENA
write_enable => registers[10][25].ENA
write_enable => registers[10][26].ENA
write_enable => registers[10][27].ENA
write_enable => registers[10][28].ENA
write_enable => registers[10][29].ENA
write_enable => registers[10][30].ENA
write_enable => registers[10][31].ENA
write_enable => registers[9][0].ENA
write_enable => registers[9][1].ENA
write_enable => registers[9][2].ENA
write_enable => registers[9][3].ENA
write_enable => registers[9][4].ENA
write_enable => registers[9][5].ENA
write_enable => registers[9][6].ENA
write_enable => registers[9][7].ENA
write_enable => registers[9][8].ENA
write_enable => registers[9][9].ENA
write_enable => registers[9][10].ENA
write_enable => registers[9][11].ENA
write_enable => registers[9][12].ENA
write_enable => registers[9][13].ENA
write_enable => registers[9][14].ENA
write_enable => registers[9][15].ENA
write_enable => registers[9][16].ENA
write_enable => registers[9][17].ENA
write_enable => registers[9][18].ENA
write_enable => registers[9][19].ENA
write_enable => registers[9][20].ENA
write_enable => registers[9][21].ENA
write_enable => registers[9][22].ENA
write_enable => registers[9][23].ENA
write_enable => registers[9][24].ENA
write_enable => registers[9][25].ENA
write_enable => registers[9][26].ENA
write_enable => registers[9][27].ENA
write_enable => registers[9][28].ENA
write_enable => registers[9][29].ENA
write_enable => registers[9][30].ENA
write_enable => registers[9][31].ENA
write_enable => registers[8][0].ENA
write_enable => registers[8][1].ENA
write_enable => registers[8][2].ENA
write_enable => registers[8][3].ENA
write_enable => registers[8][4].ENA
write_enable => registers[8][5].ENA
write_enable => registers[8][6].ENA
write_enable => registers[8][7].ENA
write_enable => registers[8][8].ENA
write_enable => registers[8][9].ENA
write_enable => registers[8][10].ENA
write_enable => registers[8][11].ENA
write_enable => registers[8][12].ENA
write_enable => registers[8][13].ENA
write_enable => registers[8][14].ENA
write_enable => registers[8][15].ENA
write_enable => registers[8][16].ENA
write_enable => registers[8][17].ENA
write_enable => registers[8][18].ENA
write_enable => registers[8][19].ENA
write_enable => registers[8][20].ENA
write_enable => registers[8][21].ENA
write_enable => registers[8][22].ENA
write_enable => registers[8][23].ENA
write_enable => registers[8][24].ENA
write_enable => registers[8][25].ENA
write_enable => registers[8][26].ENA
write_enable => registers[8][27].ENA
write_enable => registers[8][28].ENA
write_enable => registers[8][29].ENA
write_enable => registers[8][30].ENA
write_enable => registers[8][31].ENA
write_enable => registers[7][0].ENA
write_enable => registers[7][1].ENA
write_enable => registers[7][2].ENA
write_enable => registers[7][3].ENA
write_enable => registers[7][4].ENA
write_enable => registers[7][5].ENA
write_enable => registers[7][6].ENA
write_enable => registers[7][7].ENA
write_enable => registers[7][8].ENA
write_enable => registers[7][9].ENA
write_enable => registers[7][10].ENA
write_enable => registers[7][11].ENA
write_enable => registers[7][12].ENA
write_enable => registers[7][13].ENA
write_enable => registers[7][14].ENA
write_enable => registers[7][15].ENA
write_enable => registers[7][16].ENA
write_enable => registers[7][17].ENA
write_enable => registers[7][18].ENA
write_enable => registers[7][19].ENA
write_enable => registers[7][20].ENA
write_enable => registers[7][21].ENA
write_enable => registers[7][22].ENA
write_enable => registers[7][23].ENA
write_enable => registers[7][24].ENA
write_enable => registers[7][25].ENA
write_enable => registers[7][26].ENA
write_enable => registers[7][27].ENA
write_enable => registers[7][28].ENA
write_enable => registers[7][29].ENA
write_enable => registers[7][30].ENA
write_enable => registers[7][31].ENA
write_enable => registers[6][0].ENA
write_enable => registers[6][1].ENA
write_enable => registers[6][2].ENA
write_enable => registers[6][3].ENA
write_enable => registers[6][4].ENA
write_enable => registers[6][5].ENA
write_enable => registers[6][6].ENA
write_enable => registers[6][7].ENA
write_enable => registers[6][8].ENA
write_enable => registers[6][9].ENA
write_enable => registers[6][10].ENA
write_enable => registers[6][11].ENA
write_enable => registers[6][12].ENA
write_enable => registers[6][13].ENA
write_enable => registers[6][14].ENA
write_enable => registers[6][15].ENA
write_enable => registers[6][16].ENA
write_enable => registers[6][17].ENA
write_enable => registers[6][18].ENA
write_enable => registers[6][19].ENA
write_enable => registers[6][20].ENA
write_enable => registers[6][21].ENA
write_enable => registers[6][22].ENA
write_enable => registers[6][23].ENA
write_enable => registers[6][24].ENA
write_enable => registers[6][25].ENA
write_enable => registers[6][26].ENA
write_enable => registers[6][27].ENA
write_enable => registers[6][28].ENA
write_enable => registers[6][29].ENA
write_enable => registers[6][30].ENA
write_enable => registers[6][31].ENA
write_enable => registers[5][0].ENA
write_enable => registers[5][1].ENA
write_enable => registers[5][2].ENA
write_enable => registers[5][3].ENA
write_enable => registers[5][4].ENA
write_enable => registers[5][5].ENA
write_enable => registers[5][6].ENA
write_enable => registers[5][7].ENA
write_enable => registers[5][8].ENA
write_enable => registers[5][9].ENA
write_enable => registers[5][10].ENA
write_enable => registers[5][11].ENA
write_enable => registers[5][12].ENA
write_enable => registers[5][13].ENA
write_enable => registers[5][14].ENA
write_enable => registers[5][15].ENA
write_enable => registers[5][16].ENA
write_enable => registers[5][17].ENA
write_enable => registers[5][18].ENA
write_enable => registers[5][19].ENA
write_enable => registers[5][20].ENA
write_enable => registers[5][21].ENA
write_enable => registers[5][22].ENA
write_enable => registers[5][23].ENA
write_enable => registers[5][24].ENA
write_enable => registers[5][25].ENA
write_enable => registers[5][26].ENA
write_enable => registers[5][27].ENA
write_enable => registers[5][28].ENA
write_enable => registers[5][29].ENA
write_enable => registers[5][30].ENA
write_enable => registers[5][31].ENA
write_enable => registers[4][0].ENA
write_enable => registers[4][1].ENA
write_enable => registers[4][2].ENA
write_enable => registers[4][3].ENA
write_enable => registers[4][4].ENA
write_enable => registers[4][5].ENA
write_enable => registers[4][6].ENA
write_enable => registers[4][7].ENA
write_enable => registers[4][8].ENA
write_enable => registers[4][9].ENA
write_enable => registers[4][10].ENA
write_enable => registers[4][11].ENA
write_enable => registers[4][12].ENA
write_enable => registers[4][13].ENA
write_enable => registers[4][14].ENA
write_enable => registers[4][15].ENA
write_enable => registers[4][16].ENA
write_enable => registers[4][17].ENA
write_enable => registers[4][18].ENA
write_enable => registers[4][19].ENA
write_enable => registers[4][20].ENA
write_enable => registers[4][21].ENA
write_enable => registers[4][22].ENA
write_enable => registers[4][23].ENA
write_enable => registers[4][24].ENA
write_enable => registers[4][25].ENA
write_enable => registers[4][26].ENA
write_enable => registers[4][27].ENA
write_enable => registers[4][28].ENA
write_enable => registers[4][29].ENA
write_enable => registers[4][30].ENA
write_enable => registers[4][31].ENA
write_enable => registers[3][0].ENA
write_enable => registers[3][1].ENA
write_enable => registers[3][2].ENA
write_enable => registers[3][3].ENA
write_enable => registers[3][4].ENA
write_enable => registers[3][5].ENA
write_enable => registers[3][6].ENA
write_enable => registers[3][7].ENA
write_enable => registers[3][8].ENA
write_enable => registers[3][9].ENA
write_enable => registers[3][10].ENA
write_enable => registers[3][11].ENA
write_enable => registers[3][12].ENA
write_enable => registers[3][13].ENA
write_enable => registers[3][14].ENA
write_enable => registers[3][15].ENA
write_enable => registers[3][16].ENA
write_enable => registers[3][17].ENA
write_enable => registers[3][18].ENA
write_enable => registers[3][19].ENA
write_enable => registers[3][20].ENA
write_enable => registers[3][21].ENA
write_enable => registers[3][22].ENA
write_enable => registers[3][23].ENA
write_enable => registers[3][24].ENA
write_enable => registers[3][25].ENA
write_enable => registers[3][26].ENA
write_enable => registers[3][27].ENA
write_enable => registers[3][28].ENA
write_enable => registers[3][29].ENA
write_enable => registers[3][30].ENA
write_enable => registers[3][31].ENA
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableA => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableB => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_enableC => registers.OUTPUTSELECT
write_dataC[0] => registers.DATAB
write_dataC[1] => registers.DATAB
write_dataC[2] => registers.DATAB
write_dataC[3] => registers.DATAB
write_dataC[4] => registers.DATAB
write_dataC[5] => registers.DATAB
write_dataC[6] => registers.DATAB
write_dataC[7] => registers.DATAB
write_dataC[8] => registers.DATAB
write_dataC[9] => registers.DATAB
write_dataC[10] => registers.DATAB
write_dataC[11] => registers.DATAB
write_dataC[12] => registers.DATAB
write_dataC[13] => registers.DATAB
write_dataC[14] => registers.DATAB
write_dataC[15] => registers.DATAB
write_dataC[16] => registers.DATAB
write_dataC[17] => registers.DATAB
write_dataC[18] => registers.DATAB
write_dataC[19] => registers.DATAB
write_dataC[20] => registers.DATAB
write_dataC[21] => registers.DATAB
write_dataC[22] => registers.DATAB
write_dataC[23] => registers.DATAB
write_dataC[24] => registers.DATAB
write_dataC[25] => registers.DATAB
write_dataC[26] => registers.DATAB
write_dataC[27] => registers.DATAB
write_dataC[28] => registers.DATAB
write_dataC[29] => registers.DATAB
write_dataC[30] => registers.DATAB
write_dataC[31] => registers.DATAB
read_dataA[0] <= read_dataA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[1] <= read_dataA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[2] <= read_dataA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[3] <= read_dataA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[4] <= read_dataA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[5] <= read_dataA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[6] <= read_dataA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[7] <= read_dataA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[8] <= read_dataA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[9] <= read_dataA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[10] <= read_dataA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[11] <= read_dataA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[12] <= read_dataA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[13] <= read_dataA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[14] <= read_dataA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[15] <= read_dataA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[16] <= read_dataA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[17] <= read_dataA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[18] <= read_dataA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[19] <= read_dataA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[20] <= read_dataA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[21] <= read_dataA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[22] <= read_dataA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[23] <= read_dataA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[24] <= read_dataA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[25] <= read_dataA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[26] <= read_dataA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[27] <= read_dataA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[28] <= read_dataA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[29] <= read_dataA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[30] <= read_dataA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataA[31] <= read_dataA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[0] <= read_dataB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[1] <= read_dataB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[2] <= read_dataB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[3] <= read_dataB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[4] <= read_dataB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[5] <= read_dataB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[6] <= read_dataB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[7] <= read_dataB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[8] <= read_dataB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[9] <= read_dataB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[10] <= read_dataB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[11] <= read_dataB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[12] <= read_dataB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[13] <= read_dataB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[14] <= read_dataB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[15] <= read_dataB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[16] <= read_dataB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[17] <= read_dataB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[18] <= read_dataB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[19] <= read_dataB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[20] <= read_dataB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[21] <= read_dataB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[22] <= read_dataB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[23] <= read_dataB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[24] <= read_dataB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[25] <= read_dataB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[26] <= read_dataB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[27] <= read_dataB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[28] <= read_dataB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[29] <= read_dataB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[30] <= read_dataB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dataB[31] <= read_dataB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|datamem:a9
clk => mem.we_a.CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => outDM[0]~reg0.CLK
clk => outDM[1]~reg0.CLK
clk => outDM[2]~reg0.CLK
clk => outDM[3]~reg0.CLK
clk => outDM[4]~reg0.CLK
clk => outDM[5]~reg0.CLK
clk => outDM[6]~reg0.CLK
clk => outDM[7]~reg0.CLK
clk => outDM[8]~reg0.CLK
clk => outDM[9]~reg0.CLK
clk => outDM[10]~reg0.CLK
clk => outDM[11]~reg0.CLK
clk => outDM[12]~reg0.CLK
clk => outDM[13]~reg0.CLK
clk => outDM[14]~reg0.CLK
clk => outDM[15]~reg0.CLK
clk => outDM[16]~reg0.CLK
clk => outDM[17]~reg0.CLK
clk => outDM[18]~reg0.CLK
clk => outDM[19]~reg0.CLK
clk => outDM[20]~reg0.CLK
clk => outDM[21]~reg0.CLK
clk => outDM[22]~reg0.CLK
clk => outDM[23]~reg0.CLK
clk => outDM[24]~reg0.CLK
clk => outDM[25]~reg0.CLK
clk => outDM[26]~reg0.CLK
clk => outDM[27]~reg0.CLK
clk => outDM[28]~reg0.CLK
clk => outDM[29]~reg0.CLK
clk => outDM[30]~reg0.CLK
clk => outDM[31]~reg0.CLK
clk => mem.CLK0
we_DM => mem.we_a.DATAIN
we_DM => outDM[0]~reg0.ENA
we_DM => outDM[1]~reg0.ENA
we_DM => outDM[2]~reg0.ENA
we_DM => outDM[3]~reg0.ENA
we_DM => outDM[4]~reg0.ENA
we_DM => outDM[5]~reg0.ENA
we_DM => outDM[6]~reg0.ENA
we_DM => outDM[7]~reg0.ENA
we_DM => outDM[8]~reg0.ENA
we_DM => outDM[9]~reg0.ENA
we_DM => outDM[10]~reg0.ENA
we_DM => outDM[11]~reg0.ENA
we_DM => outDM[12]~reg0.ENA
we_DM => outDM[13]~reg0.ENA
we_DM => outDM[14]~reg0.ENA
we_DM => outDM[15]~reg0.ENA
we_DM => outDM[16]~reg0.ENA
we_DM => outDM[17]~reg0.ENA
we_DM => outDM[18]~reg0.ENA
we_DM => outDM[19]~reg0.ENA
we_DM => outDM[20]~reg0.ENA
we_DM => outDM[21]~reg0.ENA
we_DM => outDM[22]~reg0.ENA
we_DM => outDM[23]~reg0.ENA
we_DM => outDM[24]~reg0.ENA
we_DM => outDM[25]~reg0.ENA
we_DM => outDM[26]~reg0.ENA
we_DM => outDM[27]~reg0.ENA
we_DM => outDM[28]~reg0.ENA
we_DM => outDM[29]~reg0.ENA
we_DM => outDM[30]~reg0.ENA
we_DM => outDM[31]~reg0.ENA
we_DM => mem.WE
dataDM[0] => mem.data_a[0].DATAIN
dataDM[0] => mem.DATAIN
dataDM[1] => mem.data_a[1].DATAIN
dataDM[1] => mem.DATAIN1
dataDM[2] => mem.data_a[2].DATAIN
dataDM[2] => mem.DATAIN2
dataDM[3] => mem.data_a[3].DATAIN
dataDM[3] => mem.DATAIN3
dataDM[4] => mem.data_a[4].DATAIN
dataDM[4] => mem.DATAIN4
dataDM[5] => mem.data_a[5].DATAIN
dataDM[5] => mem.DATAIN5
dataDM[6] => mem.data_a[6].DATAIN
dataDM[6] => mem.DATAIN6
dataDM[7] => mem.data_a[7].DATAIN
dataDM[7] => mem.DATAIN7
dataDM[8] => mem.data_a[8].DATAIN
dataDM[8] => mem.DATAIN8
dataDM[9] => mem.data_a[9].DATAIN
dataDM[9] => mem.DATAIN9
dataDM[10] => mem.data_a[10].DATAIN
dataDM[10] => mem.DATAIN10
dataDM[11] => mem.data_a[11].DATAIN
dataDM[11] => mem.DATAIN11
dataDM[12] => mem.data_a[12].DATAIN
dataDM[12] => mem.DATAIN12
dataDM[13] => mem.data_a[13].DATAIN
dataDM[13] => mem.DATAIN13
dataDM[14] => mem.data_a[14].DATAIN
dataDM[14] => mem.DATAIN14
dataDM[15] => mem.data_a[15].DATAIN
dataDM[15] => mem.DATAIN15
dataDM[16] => mem.data_a[16].DATAIN
dataDM[16] => mem.DATAIN16
dataDM[17] => mem.data_a[17].DATAIN
dataDM[17] => mem.DATAIN17
dataDM[18] => mem.data_a[18].DATAIN
dataDM[18] => mem.DATAIN18
dataDM[19] => mem.data_a[19].DATAIN
dataDM[19] => mem.DATAIN19
dataDM[20] => mem.data_a[20].DATAIN
dataDM[20] => mem.DATAIN20
dataDM[21] => mem.data_a[21].DATAIN
dataDM[21] => mem.DATAIN21
dataDM[22] => mem.data_a[22].DATAIN
dataDM[22] => mem.DATAIN22
dataDM[23] => mem.data_a[23].DATAIN
dataDM[23] => mem.DATAIN23
dataDM[24] => mem.data_a[24].DATAIN
dataDM[24] => mem.DATAIN24
dataDM[25] => mem.data_a[25].DATAIN
dataDM[25] => mem.DATAIN25
dataDM[26] => mem.data_a[26].DATAIN
dataDM[26] => mem.DATAIN26
dataDM[27] => mem.data_a[27].DATAIN
dataDM[27] => mem.DATAIN27
dataDM[28] => mem.data_a[28].DATAIN
dataDM[28] => mem.DATAIN28
dataDM[29] => mem.data_a[29].DATAIN
dataDM[29] => mem.DATAIN29
dataDM[30] => mem.data_a[30].DATAIN
dataDM[30] => mem.DATAIN30
dataDM[31] => mem.data_a[31].DATAIN
dataDM[31] => mem.DATAIN31
addDM[0] => mem.waddr_a[0].DATAIN
addDM[0] => mem.WADDR
addDM[0] => mem.RADDR
addDM[1] => mem.waddr_a[1].DATAIN
addDM[1] => mem.WADDR1
addDM[1] => mem.RADDR1
addDM[2] => mem.waddr_a[2].DATAIN
addDM[2] => mem.WADDR2
addDM[2] => mem.RADDR2
addDM[3] => mem.waddr_a[3].DATAIN
addDM[3] => mem.WADDR3
addDM[3] => mem.RADDR3
addDM[4] => mem.waddr_a[4].DATAIN
addDM[4] => mem.WADDR4
addDM[4] => mem.RADDR4
addDM[5] => ~NO_FANOUT~
addDM[6] => ~NO_FANOUT~
addDM[7] => ~NO_FANOUT~
addDM[8] => ~NO_FANOUT~
addDM[9] => ~NO_FANOUT~
addDM[10] => ~NO_FANOUT~
addDM[11] => ~NO_FANOUT~
addDM[12] => ~NO_FANOUT~
addDM[13] => ~NO_FANOUT~
addDM[14] => ~NO_FANOUT~
addDM[15] => ~NO_FANOUT~
addDM[16] => ~NO_FANOUT~
addDM[17] => ~NO_FANOUT~
addDM[18] => ~NO_FANOUT~
addDM[19] => ~NO_FANOUT~
addDM[20] => ~NO_FANOUT~
addDM[21] => ~NO_FANOUT~
addDM[22] => ~NO_FANOUT~
addDM[23] => ~NO_FANOUT~
addDM[24] => ~NO_FANOUT~
addDM[25] => ~NO_FANOUT~
addDM[26] => ~NO_FANOUT~
addDM[27] => ~NO_FANOUT~
addDM[28] => ~NO_FANOUT~
addDM[29] => ~NO_FANOUT~
addDM[30] => ~NO_FANOUT~
addDM[31] => ~NO_FANOUT~
outDM[0] <= outDM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[1] <= outDM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[2] <= outDM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[3] <= outDM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[4] <= outDM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[5] <= outDM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[6] <= outDM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[7] <= outDM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[8] <= outDM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[9] <= outDM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[10] <= outDM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[11] <= outDM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[12] <= outDM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[13] <= outDM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[14] <= outDM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[15] <= outDM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[16] <= outDM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[17] <= outDM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[18] <= outDM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[19] <= outDM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[20] <= outDM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[21] <= outDM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[22] <= outDM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[23] <= outDM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[24] <= outDM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[25] <= outDM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[26] <= outDM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[27] <= outDM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[28] <= outDM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[29] <= outDM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[30] <= outDM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outDM[31] <= outDM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|muxA:b1
clk => outA[0]~reg0.CLK
clk => outA[1]~reg0.CLK
clk => outA[2]~reg0.CLK
clk => outA[3]~reg0.CLK
clk => outA[4]~reg0.CLK
clk => outA[5]~reg0.CLK
clk => outA[6]~reg0.CLK
clk => outA[7]~reg0.CLK
clk => outA[8]~reg0.CLK
clk => outA[9]~reg0.CLK
clk => outA[10]~reg0.CLK
clk => outA[11]~reg0.CLK
clk => outA[12]~reg0.CLK
clk => outA[13]~reg0.CLK
clk => outA[14]~reg0.CLK
clk => outA[15]~reg0.CLK
clk => outA[16]~reg0.CLK
clk => outA[17]~reg0.CLK
clk => outA[18]~reg0.CLK
clk => outA[19]~reg0.CLK
clk => outA[20]~reg0.CLK
clk => outA[21]~reg0.CLK
clk => outA[22]~reg0.CLK
clk => outA[23]~reg0.CLK
clk => outA[24]~reg0.CLK
clk => outA[25]~reg0.CLK
clk => outA[26]~reg0.CLK
clk => outA[27]~reg0.CLK
clk => outA[28]~reg0.CLK
clk => outA[29]~reg0.CLK
clk => outA[30]~reg0.CLK
clk => outA[31]~reg0.CLK
in1[0] => outA.DATAB
in1[1] => outA.DATAB
in1[2] => outA.DATAB
in1[3] => outA.DATAB
in1[4] => outA.DATAB
in1[5] => outA.DATAB
in1[6] => outA.DATAB
in1[7] => outA.DATAB
in1[8] => outA.DATAB
in1[9] => outA.DATAB
in1[10] => outA.DATAB
in1[11] => outA.DATAB
in1[12] => outA.DATAB
in1[13] => outA.DATAB
in1[14] => outA.DATAB
in1[15] => outA.DATAB
in1[16] => outA.DATAB
in1[17] => outA.DATAB
in1[18] => outA.DATAB
in1[19] => outA.DATAB
in1[20] => outA.DATAB
in1[21] => outA.DATAB
in1[22] => outA.DATAB
in1[23] => outA.DATAB
in1[24] => outA.DATAB
in1[25] => outA.DATAB
in1[26] => outA.DATAB
in1[27] => outA.DATAB
in1[28] => outA.DATAB
in1[29] => outA.DATAB
in1[30] => outA.DATAB
in1[31] => outA.DATAB
in2[0] => outA.DATAA
in2[1] => outA.DATAA
in2[2] => outA.DATAA
in2[3] => outA.DATAA
in2[4] => outA.DATAA
in2[5] => outA.DATAA
in2[6] => outA.DATAA
in2[7] => outA.DATAA
in2[8] => outA.DATAA
in2[9] => outA.DATAA
in2[10] => outA.DATAA
in2[11] => outA.DATAA
in2[12] => outA.DATAA
in2[13] => outA.DATAA
in2[14] => outA.DATAA
in2[15] => outA.DATAA
in2[16] => outA.DATAA
in2[17] => outA.DATAA
in2[18] => outA.DATAA
in2[19] => outA.DATAA
in2[20] => outA.DATAA
in2[21] => outA.DATAA
in2[22] => outA.DATAA
in2[23] => outA.DATAA
in2[24] => outA.DATAA
in2[25] => outA.DATAA
in2[26] => outA.DATAA
in2[27] => outA.DATAA
in2[28] => outA.DATAA
in2[29] => outA.DATAA
in2[30] => outA.DATAA
in2[31] => outA.DATAA
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
sel => outA.OUTPUTSELECT
outA[0] <= outA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[1] <= outA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[2] <= outA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[3] <= outA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[4] <= outA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[5] <= outA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[6] <= outA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[7] <= outA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[8] <= outA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[9] <= outA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[10] <= outA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[11] <= outA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[12] <= outA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[13] <= outA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[14] <= outA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[15] <= outA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[16] <= outA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[17] <= outA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[18] <= outA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[19] <= outA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[20] <= outA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[21] <= outA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[22] <= outA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[23] <= outA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[24] <= outA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[25] <= outA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[26] <= outA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[27] <= outA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[28] <= outA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[29] <= outA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[30] <= outA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outA[31] <= outA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:b2
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
opcode[0] => opcode[0].IN2
opcode[1] => opcode[1].IN2
opcode[2] => opcode[2].IN2
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
mode => outALU.OUTPUTSELECT
outALU[0] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[1] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[2] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[3] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[4] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[5] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[6] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[7] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[8] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[9] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[10] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[11] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[12] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[13] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[14] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[15] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[16] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[17] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[18] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[19] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[20] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[21] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[22] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[23] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[24] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[25] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[26] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[27] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[28] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[29] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[30] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[31] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[32] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[33] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[34] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[35] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[36] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[37] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[38] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[39] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[40] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[41] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[42] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[43] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[44] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[45] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[46] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[47] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[48] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[49] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[50] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[51] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[52] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[53] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[54] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[55] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[56] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[57] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[58] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[59] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[60] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[61] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[62] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
outALU[63] <= outALU.DB_MAX_OUTPUT_PORT_TYPE
za <= logic:l1.za
zb <= logic:l1.zb
eq <= logic:l1.eq
gt <= logic:l1.gt
lt <= logic:l1.lt


|CPU|ALU:b2|arith:a1
a[0] => Add0.IN32
a[0] => Mult0.IN31
a[0] => Add1.IN64
a[0] => LessThan0.IN32
a[0] => Div0.IN31
a[0] => Div1.IN31
a[0] => Add2.IN32
a[1] => Add0.IN31
a[1] => Mult0.IN30
a[1] => Add1.IN63
a[1] => LessThan0.IN31
a[1] => Div0.IN30
a[1] => Div1.IN30
a[1] => Add2.IN31
a[2] => Add0.IN30
a[2] => Mult0.IN29
a[2] => Add1.IN62
a[2] => LessThan0.IN30
a[2] => Div0.IN29
a[2] => Div1.IN29
a[2] => Add2.IN30
a[3] => Add0.IN29
a[3] => Mult0.IN28
a[3] => Add1.IN61
a[3] => LessThan0.IN29
a[3] => Div0.IN28
a[3] => Div1.IN28
a[3] => Add2.IN29
a[4] => Add0.IN28
a[4] => Mult0.IN27
a[4] => Add1.IN60
a[4] => LessThan0.IN28
a[4] => Div0.IN27
a[4] => Div1.IN27
a[4] => Add2.IN28
a[5] => Add0.IN27
a[5] => Mult0.IN26
a[5] => Add1.IN59
a[5] => LessThan0.IN27
a[5] => Div0.IN26
a[5] => Div1.IN26
a[5] => Add2.IN27
a[6] => Add0.IN26
a[6] => Mult0.IN25
a[6] => Add1.IN58
a[6] => LessThan0.IN26
a[6] => Div0.IN25
a[6] => Div1.IN25
a[6] => Add2.IN26
a[7] => Add0.IN25
a[7] => Mult0.IN24
a[7] => Add1.IN57
a[7] => LessThan0.IN25
a[7] => Div0.IN24
a[7] => Div1.IN24
a[7] => Add2.IN25
a[8] => Add0.IN24
a[8] => Mult0.IN23
a[8] => Add1.IN56
a[8] => LessThan0.IN24
a[8] => Div0.IN23
a[8] => Div1.IN23
a[8] => Add2.IN24
a[9] => Add0.IN23
a[9] => Mult0.IN22
a[9] => Add1.IN55
a[9] => LessThan0.IN23
a[9] => Div0.IN22
a[9] => Div1.IN22
a[9] => Add2.IN23
a[10] => Add0.IN22
a[10] => Mult0.IN21
a[10] => Add1.IN54
a[10] => LessThan0.IN22
a[10] => Div0.IN21
a[10] => Div1.IN21
a[10] => Add2.IN22
a[11] => Add0.IN21
a[11] => Mult0.IN20
a[11] => Add1.IN53
a[11] => LessThan0.IN21
a[11] => Div0.IN20
a[11] => Div1.IN20
a[11] => Add2.IN21
a[12] => Add0.IN20
a[12] => Mult0.IN19
a[12] => Add1.IN52
a[12] => LessThan0.IN20
a[12] => Div0.IN19
a[12] => Div1.IN19
a[12] => Add2.IN20
a[13] => Add0.IN19
a[13] => Mult0.IN18
a[13] => Add1.IN51
a[13] => LessThan0.IN19
a[13] => Div0.IN18
a[13] => Div1.IN18
a[13] => Add2.IN19
a[14] => Add0.IN18
a[14] => Mult0.IN17
a[14] => Add1.IN50
a[14] => LessThan0.IN18
a[14] => Div0.IN17
a[14] => Div1.IN17
a[14] => Add2.IN18
a[15] => Add0.IN17
a[15] => Mult0.IN16
a[15] => Add1.IN49
a[15] => LessThan0.IN17
a[15] => Div0.IN16
a[15] => Div1.IN16
a[15] => Add2.IN17
a[16] => Add0.IN16
a[16] => Mult0.IN15
a[16] => Add1.IN48
a[16] => LessThan0.IN16
a[16] => Div0.IN15
a[16] => Div1.IN15
a[16] => Add2.IN16
a[17] => Add0.IN15
a[17] => Mult0.IN14
a[17] => Add1.IN47
a[17] => LessThan0.IN15
a[17] => Div0.IN14
a[17] => Div1.IN14
a[17] => Add2.IN15
a[18] => Add0.IN14
a[18] => Mult0.IN13
a[18] => Add1.IN46
a[18] => LessThan0.IN14
a[18] => Div0.IN13
a[18] => Div1.IN13
a[18] => Add2.IN14
a[19] => Add0.IN13
a[19] => Mult0.IN12
a[19] => Add1.IN45
a[19] => LessThan0.IN13
a[19] => Div0.IN12
a[19] => Div1.IN12
a[19] => Add2.IN13
a[20] => Add0.IN12
a[20] => Mult0.IN11
a[20] => Add1.IN44
a[20] => LessThan0.IN12
a[20] => Div0.IN11
a[20] => Div1.IN11
a[20] => Add2.IN12
a[21] => Add0.IN11
a[21] => Mult0.IN10
a[21] => Add1.IN43
a[21] => LessThan0.IN11
a[21] => Div0.IN10
a[21] => Div1.IN10
a[21] => Add2.IN11
a[22] => Add0.IN10
a[22] => Mult0.IN9
a[22] => Add1.IN42
a[22] => LessThan0.IN10
a[22] => Div0.IN9
a[22] => Div1.IN9
a[22] => Add2.IN10
a[23] => Add0.IN9
a[23] => Mult0.IN8
a[23] => Add1.IN41
a[23] => LessThan0.IN9
a[23] => Div0.IN8
a[23] => Div1.IN8
a[23] => Add2.IN9
a[24] => Add0.IN8
a[24] => Mult0.IN7
a[24] => Add1.IN40
a[24] => LessThan0.IN8
a[24] => Div0.IN7
a[24] => Div1.IN7
a[24] => Add2.IN8
a[25] => Add0.IN7
a[25] => Mult0.IN6
a[25] => Add1.IN39
a[25] => LessThan0.IN7
a[25] => Div0.IN6
a[25] => Div1.IN6
a[25] => Add2.IN7
a[26] => Add0.IN6
a[26] => Mult0.IN5
a[26] => Add1.IN38
a[26] => LessThan0.IN6
a[26] => Div0.IN5
a[26] => Div1.IN5
a[26] => Add2.IN6
a[27] => Add0.IN5
a[27] => Mult0.IN4
a[27] => Add1.IN37
a[27] => LessThan0.IN5
a[27] => Div0.IN4
a[27] => Div1.IN4
a[27] => Add2.IN5
a[28] => Add0.IN4
a[28] => Mult0.IN3
a[28] => Add1.IN36
a[28] => LessThan0.IN4
a[28] => Div0.IN3
a[28] => Div1.IN3
a[28] => Add2.IN4
a[29] => Add0.IN3
a[29] => Mult0.IN2
a[29] => Add1.IN35
a[29] => LessThan0.IN3
a[29] => Div0.IN2
a[29] => Div1.IN2
a[29] => Add2.IN3
a[30] => Add0.IN2
a[30] => Mult0.IN1
a[30] => Add1.IN34
a[30] => LessThan0.IN2
a[30] => Div0.IN1
a[30] => Div1.IN1
a[30] => Add2.IN2
a[31] => Add0.IN1
a[31] => Mult0.IN0
a[31] => Add1.IN33
a[31] => LessThan0.IN1
a[31] => Div0.IN0
a[31] => Div1.IN0
a[31] => Add2.IN1
b[0] => Add0.IN64
b[0] => Mult0.IN63
b[0] => Add2.IN64
b[0] => LessThan0.IN64
b[0] => Div0.IN63
b[0] => Div1.IN63
b[0] => Add1.IN32
b[0] => Equal0.IN31
b[1] => Add0.IN63
b[1] => Mult0.IN62
b[1] => Add2.IN63
b[1] => LessThan0.IN63
b[1] => Div0.IN62
b[1] => Div1.IN62
b[1] => Add1.IN31
b[1] => Equal0.IN30
b[2] => Add0.IN62
b[2] => Mult0.IN61
b[2] => Add2.IN62
b[2] => LessThan0.IN62
b[2] => Div0.IN61
b[2] => Div1.IN61
b[2] => Add1.IN30
b[2] => Equal0.IN29
b[3] => Add0.IN61
b[3] => Mult0.IN60
b[3] => Add2.IN61
b[3] => LessThan0.IN61
b[3] => Div0.IN60
b[3] => Div1.IN60
b[3] => Add1.IN29
b[3] => Equal0.IN28
b[4] => Add0.IN60
b[4] => Mult0.IN59
b[4] => Add2.IN60
b[4] => LessThan0.IN60
b[4] => Div0.IN59
b[4] => Div1.IN59
b[4] => Add1.IN28
b[4] => Equal0.IN27
b[5] => Add0.IN59
b[5] => Mult0.IN58
b[5] => Add2.IN59
b[5] => LessThan0.IN59
b[5] => Div0.IN58
b[5] => Div1.IN58
b[5] => Add1.IN27
b[5] => Equal0.IN26
b[6] => Add0.IN58
b[6] => Mult0.IN57
b[6] => Add2.IN58
b[6] => LessThan0.IN58
b[6] => Div0.IN57
b[6] => Div1.IN57
b[6] => Add1.IN26
b[6] => Equal0.IN25
b[7] => Add0.IN57
b[7] => Mult0.IN56
b[7] => Add2.IN57
b[7] => LessThan0.IN57
b[7] => Div0.IN56
b[7] => Div1.IN56
b[7] => Add1.IN25
b[7] => Equal0.IN24
b[8] => Add0.IN56
b[8] => Mult0.IN55
b[8] => Add2.IN56
b[8] => LessThan0.IN56
b[8] => Div0.IN55
b[8] => Div1.IN55
b[8] => Add1.IN24
b[8] => Equal0.IN23
b[9] => Add0.IN55
b[9] => Mult0.IN54
b[9] => Add2.IN55
b[9] => LessThan0.IN55
b[9] => Div0.IN54
b[9] => Div1.IN54
b[9] => Add1.IN23
b[9] => Equal0.IN22
b[10] => Add0.IN54
b[10] => Mult0.IN53
b[10] => Add2.IN54
b[10] => LessThan0.IN54
b[10] => Div0.IN53
b[10] => Div1.IN53
b[10] => Add1.IN22
b[10] => Equal0.IN21
b[11] => Add0.IN53
b[11] => Mult0.IN52
b[11] => Add2.IN53
b[11] => LessThan0.IN53
b[11] => Div0.IN52
b[11] => Div1.IN52
b[11] => Add1.IN21
b[11] => Equal0.IN20
b[12] => Add0.IN52
b[12] => Mult0.IN51
b[12] => Add2.IN52
b[12] => LessThan0.IN52
b[12] => Div0.IN51
b[12] => Div1.IN51
b[12] => Add1.IN20
b[12] => Equal0.IN19
b[13] => Add0.IN51
b[13] => Mult0.IN50
b[13] => Add2.IN51
b[13] => LessThan0.IN51
b[13] => Div0.IN50
b[13] => Div1.IN50
b[13] => Add1.IN19
b[13] => Equal0.IN18
b[14] => Add0.IN50
b[14] => Mult0.IN49
b[14] => Add2.IN50
b[14] => LessThan0.IN50
b[14] => Div0.IN49
b[14] => Div1.IN49
b[14] => Add1.IN18
b[14] => Equal0.IN17
b[15] => Add0.IN49
b[15] => Mult0.IN48
b[15] => Add2.IN49
b[15] => LessThan0.IN49
b[15] => Div0.IN48
b[15] => Div1.IN48
b[15] => Add1.IN17
b[15] => Equal0.IN16
b[16] => Add0.IN48
b[16] => Mult0.IN47
b[16] => Add2.IN48
b[16] => LessThan0.IN48
b[16] => Div0.IN47
b[16] => Div1.IN47
b[16] => Add1.IN16
b[16] => Equal0.IN15
b[17] => Add0.IN47
b[17] => Mult0.IN46
b[17] => Add2.IN47
b[17] => LessThan0.IN47
b[17] => Div0.IN46
b[17] => Div1.IN46
b[17] => Add1.IN15
b[17] => Equal0.IN14
b[18] => Add0.IN46
b[18] => Mult0.IN45
b[18] => Add2.IN46
b[18] => LessThan0.IN46
b[18] => Div0.IN45
b[18] => Div1.IN45
b[18] => Add1.IN14
b[18] => Equal0.IN13
b[19] => Add0.IN45
b[19] => Mult0.IN44
b[19] => Add2.IN45
b[19] => LessThan0.IN45
b[19] => Div0.IN44
b[19] => Div1.IN44
b[19] => Add1.IN13
b[19] => Equal0.IN12
b[20] => Add0.IN44
b[20] => Mult0.IN43
b[20] => Add2.IN44
b[20] => LessThan0.IN44
b[20] => Div0.IN43
b[20] => Div1.IN43
b[20] => Add1.IN12
b[20] => Equal0.IN11
b[21] => Add0.IN43
b[21] => Mult0.IN42
b[21] => Add2.IN43
b[21] => LessThan0.IN43
b[21] => Div0.IN42
b[21] => Div1.IN42
b[21] => Add1.IN11
b[21] => Equal0.IN10
b[22] => Add0.IN42
b[22] => Mult0.IN41
b[22] => Add2.IN42
b[22] => LessThan0.IN42
b[22] => Div0.IN41
b[22] => Div1.IN41
b[22] => Add1.IN10
b[22] => Equal0.IN9
b[23] => Add0.IN41
b[23] => Mult0.IN40
b[23] => Add2.IN41
b[23] => LessThan0.IN41
b[23] => Div0.IN40
b[23] => Div1.IN40
b[23] => Add1.IN9
b[23] => Equal0.IN8
b[24] => Add0.IN40
b[24] => Mult0.IN39
b[24] => Add2.IN40
b[24] => LessThan0.IN40
b[24] => Div0.IN39
b[24] => Div1.IN39
b[24] => Add1.IN8
b[24] => Equal0.IN7
b[25] => Add0.IN39
b[25] => Mult0.IN38
b[25] => Add2.IN39
b[25] => LessThan0.IN39
b[25] => Div0.IN38
b[25] => Div1.IN38
b[25] => Add1.IN7
b[25] => Equal0.IN6
b[26] => Add0.IN38
b[26] => Mult0.IN37
b[26] => Add2.IN38
b[26] => LessThan0.IN38
b[26] => Div0.IN37
b[26] => Div1.IN37
b[26] => Add1.IN6
b[26] => Equal0.IN5
b[27] => Add0.IN37
b[27] => Mult0.IN36
b[27] => Add2.IN37
b[27] => LessThan0.IN37
b[27] => Div0.IN36
b[27] => Div1.IN36
b[27] => Add1.IN5
b[27] => Equal0.IN4
b[28] => Add0.IN36
b[28] => Mult0.IN35
b[28] => Add2.IN36
b[28] => LessThan0.IN36
b[28] => Div0.IN35
b[28] => Div1.IN35
b[28] => Add1.IN4
b[28] => Equal0.IN3
b[29] => Add0.IN35
b[29] => Mult0.IN34
b[29] => Add2.IN35
b[29] => LessThan0.IN35
b[29] => Div0.IN34
b[29] => Div1.IN34
b[29] => Add1.IN3
b[29] => Equal0.IN2
b[30] => Add0.IN34
b[30] => Mult0.IN33
b[30] => Add2.IN34
b[30] => LessThan0.IN34
b[30] => Div0.IN33
b[30] => Div1.IN33
b[30] => Add1.IN2
b[30] => Equal0.IN1
b[31] => Add0.IN33
b[31] => Mult0.IN32
b[31] => Add2.IN33
b[31] => LessThan0.IN33
b[31] => Div0.IN32
b[31] => Div1.IN32
b[31] => Add1.IN1
b[31] => Equal0.IN0
opcode[0] => Mux0.IN10
opcode[0] => Mux1.IN10
opcode[0] => Mux2.IN10
opcode[0] => Mux3.IN10
opcode[0] => Mux4.IN10
opcode[0] => Mux5.IN10
opcode[0] => Mux6.IN10
opcode[0] => Mux7.IN10
opcode[0] => Mux8.IN10
opcode[0] => Mux9.IN10
opcode[0] => Mux10.IN10
opcode[0] => Mux11.IN10
opcode[0] => Mux12.IN10
opcode[0] => Mux13.IN10
opcode[0] => Mux14.IN10
opcode[0] => Mux15.IN10
opcode[0] => Mux16.IN10
opcode[0] => Mux17.IN10
opcode[0] => Mux18.IN10
opcode[0] => Mux19.IN10
opcode[0] => Mux20.IN10
opcode[0] => Mux21.IN10
opcode[0] => Mux22.IN10
opcode[0] => Mux23.IN10
opcode[0] => Mux24.IN10
opcode[0] => Mux25.IN10
opcode[0] => Mux26.IN10
opcode[0] => Mux27.IN10
opcode[0] => Mux28.IN10
opcode[0] => Mux29.IN10
opcode[0] => Mux30.IN10
opcode[0] => Mux31.IN10
opcode[1] => Mux0.IN9
opcode[1] => Mux1.IN9
opcode[1] => Mux2.IN9
opcode[1] => Mux3.IN9
opcode[1] => Mux4.IN9
opcode[1] => Mux5.IN9
opcode[1] => Mux6.IN9
opcode[1] => Mux7.IN9
opcode[1] => Mux8.IN9
opcode[1] => Mux9.IN9
opcode[1] => Mux10.IN9
opcode[1] => Mux11.IN9
opcode[1] => Mux12.IN9
opcode[1] => Mux13.IN9
opcode[1] => Mux14.IN9
opcode[1] => Mux15.IN9
opcode[1] => Mux16.IN9
opcode[1] => Mux17.IN9
opcode[1] => Mux18.IN9
opcode[1] => Mux19.IN9
opcode[1] => Mux20.IN9
opcode[1] => Mux21.IN9
opcode[1] => Mux22.IN9
opcode[1] => Mux23.IN9
opcode[1] => Mux24.IN9
opcode[1] => Mux25.IN9
opcode[1] => Mux26.IN9
opcode[1] => Mux27.IN9
opcode[1] => Mux28.IN9
opcode[1] => Mux29.IN9
opcode[1] => Mux30.IN9
opcode[1] => Mux31.IN9
opcode[2] => Mux0.IN8
opcode[2] => Mux1.IN8
opcode[2] => Mux2.IN8
opcode[2] => Mux3.IN8
opcode[2] => Mux4.IN8
opcode[2] => Mux5.IN8
opcode[2] => Mux6.IN8
opcode[2] => Mux7.IN8
opcode[2] => Mux8.IN8
opcode[2] => Mux9.IN8
opcode[2] => Mux10.IN8
opcode[2] => Mux11.IN8
opcode[2] => Mux12.IN8
opcode[2] => Mux13.IN8
opcode[2] => Mux14.IN8
opcode[2] => Mux15.IN8
opcode[2] => Mux16.IN8
opcode[2] => Mux17.IN8
opcode[2] => Mux18.IN8
opcode[2] => Mux19.IN8
opcode[2] => Mux20.IN8
opcode[2] => Mux21.IN8
opcode[2] => Mux22.IN8
opcode[2] => Mux23.IN8
opcode[2] => Mux24.IN8
opcode[2] => Mux25.IN8
opcode[2] => Mux26.IN8
opcode[2] => Mux27.IN8
opcode[2] => Mux28.IN8
opcode[2] => Mux29.IN8
opcode[2] => Mux30.IN8
opcode[2] => Mux31.IN8
outau[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
outau[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
outau[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
outau[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
outau[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
outau[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
outau[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
outau[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
outau[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
outau[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
outau[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
outau[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
outau[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
outau[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
outau[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
outau[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
outau[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outau[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outau[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outau[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outau[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outau[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outau[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outau[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outau[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outau[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outau[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outau[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outau[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outau[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outau[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outau[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:b2|logic:l1
a[0] => outlu.IN0
a[0] => outlu.IN0
a[0] => outlu.IN0
a[0] => Equal2.IN31
a[0] => LessThan0.IN32
a[0] => LessThan1.IN32
a[0] => Mux31.IN4
a[0] => Equal0.IN31
a[1] => outlu.IN0
a[1] => outlu.IN0
a[1] => outlu.IN0
a[1] => Equal2.IN30
a[1] => LessThan0.IN31
a[1] => LessThan1.IN31
a[1] => Mux30.IN4
a[1] => Equal0.IN30
a[2] => outlu.IN0
a[2] => outlu.IN0
a[2] => outlu.IN0
a[2] => Equal2.IN29
a[2] => LessThan0.IN30
a[2] => LessThan1.IN30
a[2] => Mux29.IN4
a[2] => Equal0.IN29
a[3] => outlu.IN0
a[3] => outlu.IN0
a[3] => outlu.IN0
a[3] => Equal2.IN28
a[3] => LessThan0.IN29
a[3] => LessThan1.IN29
a[3] => Mux28.IN4
a[3] => Equal0.IN28
a[4] => outlu.IN0
a[4] => outlu.IN0
a[4] => outlu.IN0
a[4] => Equal2.IN27
a[4] => LessThan0.IN28
a[4] => LessThan1.IN28
a[4] => Mux27.IN4
a[4] => Equal0.IN27
a[5] => outlu.IN0
a[5] => outlu.IN0
a[5] => outlu.IN0
a[5] => Equal2.IN26
a[5] => LessThan0.IN27
a[5] => LessThan1.IN27
a[5] => Mux26.IN4
a[5] => Equal0.IN26
a[6] => outlu.IN0
a[6] => outlu.IN0
a[6] => outlu.IN0
a[6] => Equal2.IN25
a[6] => LessThan0.IN26
a[6] => LessThan1.IN26
a[6] => Mux25.IN4
a[6] => Equal0.IN25
a[7] => outlu.IN0
a[7] => outlu.IN0
a[7] => outlu.IN0
a[7] => Equal2.IN24
a[7] => LessThan0.IN25
a[7] => LessThan1.IN25
a[7] => Mux24.IN4
a[7] => Equal0.IN24
a[8] => outlu.IN0
a[8] => outlu.IN0
a[8] => outlu.IN0
a[8] => Equal2.IN23
a[8] => LessThan0.IN24
a[8] => LessThan1.IN24
a[8] => Mux23.IN4
a[8] => Equal0.IN23
a[9] => outlu.IN0
a[9] => outlu.IN0
a[9] => outlu.IN0
a[9] => Equal2.IN22
a[9] => LessThan0.IN23
a[9] => LessThan1.IN23
a[9] => Mux22.IN4
a[9] => Equal0.IN22
a[10] => outlu.IN0
a[10] => outlu.IN0
a[10] => outlu.IN0
a[10] => Equal2.IN21
a[10] => LessThan0.IN22
a[10] => LessThan1.IN22
a[10] => Mux21.IN4
a[10] => Equal0.IN21
a[11] => outlu.IN0
a[11] => outlu.IN0
a[11] => outlu.IN0
a[11] => Equal2.IN20
a[11] => LessThan0.IN21
a[11] => LessThan1.IN21
a[11] => Mux20.IN4
a[11] => Equal0.IN20
a[12] => outlu.IN0
a[12] => outlu.IN0
a[12] => outlu.IN0
a[12] => Equal2.IN19
a[12] => LessThan0.IN20
a[12] => LessThan1.IN20
a[12] => Mux19.IN4
a[12] => Equal0.IN19
a[13] => outlu.IN0
a[13] => outlu.IN0
a[13] => outlu.IN0
a[13] => Equal2.IN18
a[13] => LessThan0.IN19
a[13] => LessThan1.IN19
a[13] => Mux18.IN4
a[13] => Equal0.IN18
a[14] => outlu.IN0
a[14] => outlu.IN0
a[14] => outlu.IN0
a[14] => Equal2.IN17
a[14] => LessThan0.IN18
a[14] => LessThan1.IN18
a[14] => Mux17.IN4
a[14] => Equal0.IN17
a[15] => outlu.IN0
a[15] => outlu.IN0
a[15] => outlu.IN0
a[15] => Equal2.IN16
a[15] => LessThan0.IN17
a[15] => LessThan1.IN17
a[15] => Mux16.IN4
a[15] => Equal0.IN16
a[16] => outlu.IN0
a[16] => outlu.IN0
a[16] => outlu.IN0
a[16] => Equal2.IN15
a[16] => LessThan0.IN16
a[16] => LessThan1.IN16
a[16] => Mux15.IN4
a[16] => Equal0.IN15
a[17] => outlu.IN0
a[17] => outlu.IN0
a[17] => outlu.IN0
a[17] => Equal2.IN14
a[17] => LessThan0.IN15
a[17] => LessThan1.IN15
a[17] => Mux14.IN4
a[17] => Equal0.IN14
a[18] => outlu.IN0
a[18] => outlu.IN0
a[18] => outlu.IN0
a[18] => Equal2.IN13
a[18] => LessThan0.IN14
a[18] => LessThan1.IN14
a[18] => Mux13.IN4
a[18] => Equal0.IN13
a[19] => outlu.IN0
a[19] => outlu.IN0
a[19] => outlu.IN0
a[19] => Equal2.IN12
a[19] => LessThan0.IN13
a[19] => LessThan1.IN13
a[19] => Mux12.IN4
a[19] => Equal0.IN12
a[20] => outlu.IN0
a[20] => outlu.IN0
a[20] => outlu.IN0
a[20] => Equal2.IN11
a[20] => LessThan0.IN12
a[20] => LessThan1.IN12
a[20] => Mux11.IN4
a[20] => Equal0.IN11
a[21] => outlu.IN0
a[21] => outlu.IN0
a[21] => outlu.IN0
a[21] => Equal2.IN10
a[21] => LessThan0.IN11
a[21] => LessThan1.IN11
a[21] => Mux10.IN4
a[21] => Equal0.IN10
a[22] => outlu.IN0
a[22] => outlu.IN0
a[22] => outlu.IN0
a[22] => Equal2.IN9
a[22] => LessThan0.IN10
a[22] => LessThan1.IN10
a[22] => Mux9.IN4
a[22] => Equal0.IN9
a[23] => outlu.IN0
a[23] => outlu.IN0
a[23] => outlu.IN0
a[23] => Equal2.IN8
a[23] => LessThan0.IN9
a[23] => LessThan1.IN9
a[23] => Mux8.IN4
a[23] => Equal0.IN8
a[24] => outlu.IN0
a[24] => outlu.IN0
a[24] => outlu.IN0
a[24] => Equal2.IN7
a[24] => LessThan0.IN8
a[24] => LessThan1.IN8
a[24] => Mux7.IN4
a[24] => Equal0.IN7
a[25] => outlu.IN0
a[25] => outlu.IN0
a[25] => outlu.IN0
a[25] => Equal2.IN6
a[25] => LessThan0.IN7
a[25] => LessThan1.IN7
a[25] => Mux6.IN4
a[25] => Equal0.IN6
a[26] => outlu.IN0
a[26] => outlu.IN0
a[26] => outlu.IN0
a[26] => Equal2.IN5
a[26] => LessThan0.IN6
a[26] => LessThan1.IN6
a[26] => Mux5.IN4
a[26] => Equal0.IN5
a[27] => outlu.IN0
a[27] => outlu.IN0
a[27] => outlu.IN0
a[27] => Equal2.IN4
a[27] => LessThan0.IN5
a[27] => LessThan1.IN5
a[27] => Mux4.IN4
a[27] => Equal0.IN4
a[28] => outlu.IN0
a[28] => outlu.IN0
a[28] => outlu.IN0
a[28] => Equal2.IN3
a[28] => LessThan0.IN4
a[28] => LessThan1.IN4
a[28] => Mux3.IN4
a[28] => Equal0.IN3
a[29] => outlu.IN0
a[29] => outlu.IN0
a[29] => outlu.IN0
a[29] => Equal2.IN2
a[29] => LessThan0.IN3
a[29] => LessThan1.IN3
a[29] => Mux2.IN4
a[29] => Equal0.IN2
a[30] => outlu.IN0
a[30] => outlu.IN0
a[30] => outlu.IN0
a[30] => Equal2.IN1
a[30] => LessThan0.IN2
a[30] => LessThan1.IN2
a[30] => Mux1.IN4
a[30] => Equal0.IN1
a[31] => outlu.IN0
a[31] => outlu.IN0
a[31] => outlu.IN0
a[31] => Equal2.IN0
a[31] => LessThan0.IN1
a[31] => LessThan1.IN1
a[31] => Mux0.IN4
a[31] => Equal0.IN0
b[0] => outlu.IN1
b[0] => outlu.IN1
b[0] => outlu.IN1
b[0] => Equal2.IN63
b[0] => LessThan0.IN64
b[0] => LessThan1.IN64
b[0] => Mux31.IN5
b[0] => Equal1.IN31
b[1] => outlu.IN1
b[1] => outlu.IN1
b[1] => outlu.IN1
b[1] => Equal2.IN62
b[1] => LessThan0.IN63
b[1] => LessThan1.IN63
b[1] => Mux30.IN5
b[1] => Equal1.IN30
b[2] => outlu.IN1
b[2] => outlu.IN1
b[2] => outlu.IN1
b[2] => Equal2.IN61
b[2] => LessThan0.IN62
b[2] => LessThan1.IN62
b[2] => Mux29.IN5
b[2] => Equal1.IN29
b[3] => outlu.IN1
b[3] => outlu.IN1
b[3] => outlu.IN1
b[3] => Equal2.IN60
b[3] => LessThan0.IN61
b[3] => LessThan1.IN61
b[3] => Mux28.IN5
b[3] => Equal1.IN28
b[4] => outlu.IN1
b[4] => outlu.IN1
b[4] => outlu.IN1
b[4] => Equal2.IN59
b[4] => LessThan0.IN60
b[4] => LessThan1.IN60
b[4] => Mux27.IN5
b[4] => Equal1.IN27
b[5] => outlu.IN1
b[5] => outlu.IN1
b[5] => outlu.IN1
b[5] => Equal2.IN58
b[5] => LessThan0.IN59
b[5] => LessThan1.IN59
b[5] => Mux26.IN5
b[5] => Equal1.IN26
b[6] => outlu.IN1
b[6] => outlu.IN1
b[6] => outlu.IN1
b[6] => Equal2.IN57
b[6] => LessThan0.IN58
b[6] => LessThan1.IN58
b[6] => Mux25.IN5
b[6] => Equal1.IN25
b[7] => outlu.IN1
b[7] => outlu.IN1
b[7] => outlu.IN1
b[7] => Equal2.IN56
b[7] => LessThan0.IN57
b[7] => LessThan1.IN57
b[7] => Mux24.IN5
b[7] => Equal1.IN24
b[8] => outlu.IN1
b[8] => outlu.IN1
b[8] => outlu.IN1
b[8] => Equal2.IN55
b[8] => LessThan0.IN56
b[8] => LessThan1.IN56
b[8] => Mux23.IN5
b[8] => Equal1.IN23
b[9] => outlu.IN1
b[9] => outlu.IN1
b[9] => outlu.IN1
b[9] => Equal2.IN54
b[9] => LessThan0.IN55
b[9] => LessThan1.IN55
b[9] => Mux22.IN5
b[9] => Equal1.IN22
b[10] => outlu.IN1
b[10] => outlu.IN1
b[10] => outlu.IN1
b[10] => Equal2.IN53
b[10] => LessThan0.IN54
b[10] => LessThan1.IN54
b[10] => Mux21.IN5
b[10] => Equal1.IN21
b[11] => outlu.IN1
b[11] => outlu.IN1
b[11] => outlu.IN1
b[11] => Equal2.IN52
b[11] => LessThan0.IN53
b[11] => LessThan1.IN53
b[11] => Mux20.IN5
b[11] => Equal1.IN20
b[12] => outlu.IN1
b[12] => outlu.IN1
b[12] => outlu.IN1
b[12] => Equal2.IN51
b[12] => LessThan0.IN52
b[12] => LessThan1.IN52
b[12] => Mux19.IN5
b[12] => Equal1.IN19
b[13] => outlu.IN1
b[13] => outlu.IN1
b[13] => outlu.IN1
b[13] => Equal2.IN50
b[13] => LessThan0.IN51
b[13] => LessThan1.IN51
b[13] => Mux18.IN5
b[13] => Equal1.IN18
b[14] => outlu.IN1
b[14] => outlu.IN1
b[14] => outlu.IN1
b[14] => Equal2.IN49
b[14] => LessThan0.IN50
b[14] => LessThan1.IN50
b[14] => Mux17.IN5
b[14] => Equal1.IN17
b[15] => outlu.IN1
b[15] => outlu.IN1
b[15] => outlu.IN1
b[15] => Equal2.IN48
b[15] => LessThan0.IN49
b[15] => LessThan1.IN49
b[15] => Mux16.IN5
b[15] => Equal1.IN16
b[16] => outlu.IN1
b[16] => outlu.IN1
b[16] => outlu.IN1
b[16] => Equal2.IN47
b[16] => LessThan0.IN48
b[16] => LessThan1.IN48
b[16] => Mux15.IN5
b[16] => Equal1.IN15
b[17] => outlu.IN1
b[17] => outlu.IN1
b[17] => outlu.IN1
b[17] => Equal2.IN46
b[17] => LessThan0.IN47
b[17] => LessThan1.IN47
b[17] => Mux14.IN5
b[17] => Equal1.IN14
b[18] => outlu.IN1
b[18] => outlu.IN1
b[18] => outlu.IN1
b[18] => Equal2.IN45
b[18] => LessThan0.IN46
b[18] => LessThan1.IN46
b[18] => Mux13.IN5
b[18] => Equal1.IN13
b[19] => outlu.IN1
b[19] => outlu.IN1
b[19] => outlu.IN1
b[19] => Equal2.IN44
b[19] => LessThan0.IN45
b[19] => LessThan1.IN45
b[19] => Mux12.IN5
b[19] => Equal1.IN12
b[20] => outlu.IN1
b[20] => outlu.IN1
b[20] => outlu.IN1
b[20] => Equal2.IN43
b[20] => LessThan0.IN44
b[20] => LessThan1.IN44
b[20] => Mux11.IN5
b[20] => Equal1.IN11
b[21] => outlu.IN1
b[21] => outlu.IN1
b[21] => outlu.IN1
b[21] => Equal2.IN42
b[21] => LessThan0.IN43
b[21] => LessThan1.IN43
b[21] => Mux10.IN5
b[21] => Equal1.IN10
b[22] => outlu.IN1
b[22] => outlu.IN1
b[22] => outlu.IN1
b[22] => Equal2.IN41
b[22] => LessThan0.IN42
b[22] => LessThan1.IN42
b[22] => Mux9.IN5
b[22] => Equal1.IN9
b[23] => outlu.IN1
b[23] => outlu.IN1
b[23] => outlu.IN1
b[23] => Equal2.IN40
b[23] => LessThan0.IN41
b[23] => LessThan1.IN41
b[23] => Mux8.IN5
b[23] => Equal1.IN8
b[24] => outlu.IN1
b[24] => outlu.IN1
b[24] => outlu.IN1
b[24] => Equal2.IN39
b[24] => LessThan0.IN40
b[24] => LessThan1.IN40
b[24] => Mux7.IN5
b[24] => Equal1.IN7
b[25] => outlu.IN1
b[25] => outlu.IN1
b[25] => outlu.IN1
b[25] => Equal2.IN38
b[25] => LessThan0.IN39
b[25] => LessThan1.IN39
b[25] => Mux6.IN5
b[25] => Equal1.IN6
b[26] => outlu.IN1
b[26] => outlu.IN1
b[26] => outlu.IN1
b[26] => Equal2.IN37
b[26] => LessThan0.IN38
b[26] => LessThan1.IN38
b[26] => Mux5.IN5
b[26] => Equal1.IN5
b[27] => outlu.IN1
b[27] => outlu.IN1
b[27] => outlu.IN1
b[27] => Equal2.IN36
b[27] => LessThan0.IN37
b[27] => LessThan1.IN37
b[27] => Mux4.IN5
b[27] => Equal1.IN4
b[28] => outlu.IN1
b[28] => outlu.IN1
b[28] => outlu.IN1
b[28] => Equal2.IN35
b[28] => LessThan0.IN36
b[28] => LessThan1.IN36
b[28] => Mux3.IN5
b[28] => Equal1.IN3
b[29] => outlu.IN1
b[29] => outlu.IN1
b[29] => outlu.IN1
b[29] => Equal2.IN34
b[29] => LessThan0.IN35
b[29] => LessThan1.IN35
b[29] => Mux2.IN5
b[29] => Equal1.IN2
b[30] => outlu.IN1
b[30] => outlu.IN1
b[30] => outlu.IN1
b[30] => Equal2.IN33
b[30] => LessThan0.IN34
b[30] => LessThan1.IN34
b[30] => Mux1.IN5
b[30] => Equal1.IN1
b[31] => outlu.IN1
b[31] => outlu.IN1
b[31] => outlu.IN1
b[31] => Equal2.IN32
b[31] => LessThan0.IN33
b[31] => LessThan1.IN33
b[31] => Mux0.IN5
b[31] => Equal1.IN0
opcode[0] => Mux0.IN10
opcode[0] => Mux1.IN10
opcode[0] => Mux2.IN10
opcode[0] => Mux3.IN10
opcode[0] => Mux4.IN10
opcode[0] => Mux5.IN10
opcode[0] => Mux6.IN10
opcode[0] => Mux7.IN10
opcode[0] => Mux8.IN10
opcode[0] => Mux9.IN10
opcode[0] => Mux10.IN10
opcode[0] => Mux11.IN10
opcode[0] => Mux12.IN10
opcode[0] => Mux13.IN10
opcode[0] => Mux14.IN10
opcode[0] => Mux15.IN10
opcode[0] => Mux16.IN10
opcode[0] => Mux17.IN10
opcode[0] => Mux18.IN10
opcode[0] => Mux19.IN10
opcode[0] => Mux20.IN10
opcode[0] => Mux21.IN10
opcode[0] => Mux22.IN10
opcode[0] => Mux23.IN10
opcode[0] => Mux24.IN10
opcode[0] => Mux25.IN10
opcode[0] => Mux26.IN10
opcode[0] => Mux27.IN10
opcode[0] => Mux28.IN10
opcode[0] => Mux29.IN10
opcode[0] => Mux30.IN10
opcode[0] => Mux31.IN10
opcode[1] => Mux0.IN9
opcode[1] => Mux1.IN9
opcode[1] => Mux2.IN9
opcode[1] => Mux3.IN9
opcode[1] => Mux4.IN9
opcode[1] => Mux5.IN9
opcode[1] => Mux6.IN9
opcode[1] => Mux7.IN9
opcode[1] => Mux8.IN9
opcode[1] => Mux9.IN9
opcode[1] => Mux10.IN9
opcode[1] => Mux11.IN9
opcode[1] => Mux12.IN9
opcode[1] => Mux13.IN9
opcode[1] => Mux14.IN9
opcode[1] => Mux15.IN9
opcode[1] => Mux16.IN9
opcode[1] => Mux17.IN9
opcode[1] => Mux18.IN9
opcode[1] => Mux19.IN9
opcode[1] => Mux20.IN9
opcode[1] => Mux21.IN9
opcode[1] => Mux22.IN9
opcode[1] => Mux23.IN9
opcode[1] => Mux24.IN9
opcode[1] => Mux25.IN9
opcode[1] => Mux26.IN9
opcode[1] => Mux27.IN9
opcode[1] => Mux28.IN9
opcode[1] => Mux29.IN9
opcode[1] => Mux30.IN9
opcode[1] => Mux31.IN9
opcode[2] => Mux0.IN8
opcode[2] => Mux1.IN8
opcode[2] => Mux2.IN8
opcode[2] => Mux3.IN8
opcode[2] => Mux4.IN8
opcode[2] => Mux5.IN8
opcode[2] => Mux6.IN8
opcode[2] => Mux7.IN8
opcode[2] => Mux8.IN8
opcode[2] => Mux9.IN8
opcode[2] => Mux10.IN8
opcode[2] => Mux11.IN8
opcode[2] => Mux12.IN8
opcode[2] => Mux13.IN8
opcode[2] => Mux14.IN8
opcode[2] => Mux15.IN8
opcode[2] => Mux16.IN8
opcode[2] => Mux17.IN8
opcode[2] => Mux18.IN8
opcode[2] => Mux19.IN8
opcode[2] => Mux20.IN8
opcode[2] => Mux21.IN8
opcode[2] => Mux22.IN8
opcode[2] => Mux23.IN8
opcode[2] => Mux24.IN8
opcode[2] => Mux25.IN8
opcode[2] => Mux26.IN8
opcode[2] => Mux27.IN8
opcode[2] => Mux28.IN8
opcode[2] => Mux29.IN8
opcode[2] => Mux30.IN8
opcode[2] => Mux31.IN8
outlu[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
outlu[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
outlu[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
outlu[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
outlu[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
outlu[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
outlu[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
outlu[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
outlu[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
outlu[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
outlu[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
outlu[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
outlu[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
outlu[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
outlu[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
outlu[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
outlu[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outlu[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outlu[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outlu[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outlu[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outlu[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outlu[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outlu[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outlu[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outlu[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outlu[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outlu[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outlu[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outlu[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outlu[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outlu[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
za <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
zb <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
eq <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
lt <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


