options debug
options numdgt=2

spice
R1 n2 0 1

.verilog
vsource #(.dc(3.0001)) V1 (.p(n1),.n(0));

gschem rail.sch module
rail.sch s1(n1 n2);
list

spice
.print dc v(nodes)
.dc
.end
