{
  "design": {
    "design_info": {
      "boundary_crc": "0xC75416A2004B99DD",
      "device": "xczu9eg-ffvb1156-2-e",
      "name": "pfm_dynamic",
      "pfm_name": "xilinx:xd:xilinx_zcu102_dynamic_5_1:5.1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.1.0",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_null": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "axi_interconnect_1": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "axi_interconnect_hpm0fpd": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "axi_mmu_2": "",
      "axi_mmu_3": "",
      "axi_mmu_4": "",
      "axi_mmu_5": "",
      "axi_register_slice_hpm0fpd": "",
      "axi_vip_2": "",
      "axi_vip_3": "",
      "axi_vip_4": "",
      "axi_vip_5": "",
      "axi_vip_ctrl_userpf": "",
      "axi_vip_hpm0fpd": "",
      "debug_bridge_xsdbm": "",
      "interconnect_axifull_1_user_slr1": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "interconnect_axifull_2_user_slr1": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "interconnect_axilite_user_slr1": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "interrupt_concat": {
        "xlconcat_interrupt_0": "",
        "xlconstant_gnd": ""
      },
      "reset_controllers": {
        "psreset_gate_pr_control": "",
        "psreset_gate_pr_kernel": "",
        "psreset_gate_pr_kernel2": "",
        "psreset_gate_pr_kernel3": "",
        "psreset_gate_pr_kernel4": "",
        "psreset_gate_pr_kernel5": "",
        "psreset_gate_pr_kernel6": ""
      }
    },
    "interface_ports": {
      "interconnect_aximm_ddrmem2_M00_AXI": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "interconnect_aximm_ddrmem2_M00_AXI",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "ID_WIDTH": {
            "value": "6",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel2_clk_out1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "AWID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wstrb",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_bid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "interconnect_aximm_ddrmem2_M00_AXI_rready",
            "direction": "O"
          }
        }
      },
      "interconnect_aximm_ddrmem3_M00_AXI": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "interconnect_aximm_ddrmem3_M00_AXI",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "ID_WIDTH": {
            "value": "6",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel2_clk_out1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "AWID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wstrb",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_bid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "interconnect_aximm_ddrmem3_M00_AXI_rready",
            "direction": "O"
          }
        }
      },
      "interconnect_aximm_ddrmem4_M00_AXI": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "interconnect_aximm_ddrmem4_M00_AXI",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "ID_WIDTH": {
            "value": "6",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel2_clk_out1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "AWID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wstrb",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_bid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "interconnect_aximm_ddrmem4_M00_AXI_rready",
            "direction": "O"
          }
        }
      },
      "interconnect_aximm_ddrmem5_M00_AXI": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "interconnect_aximm_ddrmem5_M00_AXI",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "ID_WIDTH": {
            "value": "6",
            "value_src": "default"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel2_clk_out1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "AWID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wstrb",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_wready",
            "direction": "I"
          },
          "BID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_bid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_bready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_arready",
            "direction": "I"
          },
          "RID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "interconnect_aximm_ddrmem5_M00_AXI_rready",
            "direction": "O"
          }
        }
      },
      "regslice_control_userpf_M_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_control_userpf_M_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "75000000"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "regslice_control_userpf_M_AXI_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_control_userpf_M_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "regslice_control_userpf_M_AXI_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_control_userpf_M_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "regslice_control_userpf_M_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_control_userpf_M_AXI_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "regslice_control_userpf_M_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_control_userpf_M_AXI_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "regslice_control_userpf_M_AXI_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "regslice_control_userpf_M_AXI_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_control_userpf_M_AXI_wvalid",
            "direction": "I"
          }
        }
      },
      "regslice_data_hpm0fpd_M_AXI1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "regslice_data_hpm0fpd_M_AXI1",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "ID_WIDTH": {
            "value": "16"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel2_clk_out1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arready",
            "direction": "O"
          },
          "ARREGION": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awready",
            "direction": "O"
          },
          "AWREGION": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_rdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_wdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_wstrb",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_arid",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "AWID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_awid",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "BID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_bid",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RID": {
            "physical_name": "regslice_data_hpm0fpd_M_AXI1_rid",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "bscanid_en": {
        "direction": "I"
      },
      "capture": {
        "direction": "I"
      },
      "clkwiz_kernel2_clk_out1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "interconnect_aximm_ddrmem2_M00_AXI:interconnect_aximm_ddrmem3_M00_AXI:interconnect_aximm_ddrmem4_M00_AXI:interconnect_aximm_ddrmem5_M00_AXI:regslice_data_hpm0fpd_M_AXI1",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel2_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_kernel2_clk_out1 {id \"1\" is_default \"false\" proc_sys_reset \"reset_controllers/psreset_gate_pr_kernel2\"  status \"fixed\"}  "
        }
      },
      "clkwiz_kernel2_locked": {
        "direction": "I"
      },
      "clkwiz_kernel3_clk_out": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel3_clk_out",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_kernel3_clk_out {id \"3\" is_default \"false\" proc_sys_reset \"/reset_controllers/psreset_gate_pr_kernel3\" status \"fixed\"}  "
        }
      },
      "clkwiz_kernel4_clk_out": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel4_clk_out",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_kernel4_clk_out {id \"4\" is_default \"false\" proc_sys_reset \"/reset_controllers/psreset_gate_pr_kernel4\" status \"fixed\"}  "
        }
      },
      "clkwiz_kernel5_clk_out": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel5_clk_out",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_kernel5_clk_out {id \"5\" is_default \"false\" proc_sys_reset \"/reset_controllers/psreset_gate_pr_kernel6\" status \"fixed\"}  "
        }
      },
      "clkwiz_kernel6_clk_out": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel6_clk_out",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "600000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_kernel6_clk_out {id \"6\" is_default \"false\" proc_sys_reset \"/reset_controllers/psreset_gate_pr_kernel5\" status \"fixed\"}  "
        }
      },
      "clkwiz_kernel_clk_out1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "150000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_kernel_clk_out1 {id \"0\" is_default \"true\" proc_sys_reset \"reset_controllers/psreset_gate_pr_kernel\"  status \"fixed\"}  "
        }
      },
      "clkwiz_kernel_locked": {
        "direction": "I"
      },
      "clkwiz_sysclks_clk_out2": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "regslice_control_userpf_M_AXI",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "75000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clkwiz_sysclks_clk_out2 {id \"2\" is_default \"false\" proc_sys_reset \"/reset_controllers/psreset_gate_pr_control\" status \"fixed\"}  "
        }
      },
      "clkwiz_sysclks_locked": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "drck": {
        "direction": "I"
      },
      "pr_reset_n": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "direction": "I"
      },
      "runtest": {
        "direction": "I"
      },
      "sel": {
        "direction": "I"
      },
      "shift": {
        "direction": "I"
      },
      "tck": {
        "direction": "I"
      },
      "tdi": {
        "direction": "I"
      },
      "tdo": {
        "direction": "O"
      },
      "tms": {
        "direction": "I"
      },
      "update": {
        "direction": "I"
      },
      "xlconcat_interrupt_dout": {
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "32",
            "value_src": "ip_prop"
          }
        }
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awid": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awaddr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_awready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_wdata": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_wstrb": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_wlast": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_wvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_wready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_bid": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_bvalid": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_bready": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arid": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_araddr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_arready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_rid": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_rdata": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_rlast": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_rvalid": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem3_M00_AXI_rready": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awid": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awaddr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_awready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_wdata": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_wstrb": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_wlast": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_wvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_wready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_bid": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_bvalid": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_bready": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arid": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_araddr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_arready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_rid": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_rdata": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_rlast": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_rvalid": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem2_M00_AXI_rready": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awid": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awaddr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_awready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_wdata": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_wstrb": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_wlast": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_wvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_wready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_bid": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_bvalid": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_bready": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arid": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_araddr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_arready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_rid": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_rdata": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_rlast": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_rvalid": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem4_M00_AXI_rready": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awid": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awaddr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_awready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_wdata": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_wstrb": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_wlast": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_wvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_wready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_bid": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_bvalid": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_bready": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arid": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_araddr": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arsize": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arqos": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arvalid": {
        "direction": "O"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_arready": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_rid": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_rdata": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_rlast": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_rvalid": {
        "direction": "I"
      },
      "interconnect_aximm_ddrmem5_M00_AXI_rready": {
        "direction": "O"
      },
      "regslice_data_hpm0fpd_M_AXI1_araddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arready": {
        "direction": "O"
      },
      "regslice_data_hpm0fpd_M_AXI1_arregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arsize": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_arvalid": {
        "direction": "I"
      },
      "regslice_data_hpm0fpd_M_AXI1_awaddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awqos": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awready": {
        "direction": "O"
      },
      "regslice_data_hpm0fpd_M_AXI1_awregion": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awsize": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awvalid": {
        "direction": "I"
      },
      "regslice_data_hpm0fpd_M_AXI1_bready": {
        "direction": "I"
      },
      "regslice_data_hpm0fpd_M_AXI1_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_bvalid": {
        "direction": "O"
      },
      "regslice_data_hpm0fpd_M_AXI1_rdata": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_rlast": {
        "direction": "O"
      },
      "regslice_data_hpm0fpd_M_AXI1_rready": {
        "direction": "I"
      },
      "regslice_data_hpm0fpd_M_AXI1_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_rvalid": {
        "direction": "O"
      },
      "regslice_data_hpm0fpd_M_AXI1_wdata": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_wlast": {
        "direction": "I"
      },
      "regslice_data_hpm0fpd_M_AXI1_wready": {
        "direction": "O"
      },
      "regslice_data_hpm0fpd_M_AXI1_wstrb": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_wvalid": {
        "direction": "I"
      },
      "regslice_data_hpm0fpd_M_AXI1_arid": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_awid": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_bid": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "regslice_data_hpm0fpd_M_AXI1_rid": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_araddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_arready": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_arvalid": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_awaddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_awready": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_awvalid": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_bready": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_bvalid": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_rready": {
        "direction": "I"
      },
      "regslice_control_userpf_M_AXI_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_rvalid": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_wready": {
        "direction": "O"
      },
      "regslice_control_userpf_M_AXI_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "regslice_control_userpf_M_AXI_wvalid": {
        "direction": "I"
      }
    },
    "components": {
      "axi_gpio_null": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "pfm_dynamic_axi_gpio_null_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "pfm_dynamic_axi_interconnect_0_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_dynamic_s00_regslice_18",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S02_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S03_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S04_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S05_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S06_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S07_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S08_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S09_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S10_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S11_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S12_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S13_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S14_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"} S15_AXI {memport \"S_AXI_HP\" sptag \"HP1\" memory \"interconnect_aximm_ddrmem4_M00_AXI Reg\"}"
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "pfm_dynamic_axi_interconnect_1_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_dynamic_s00_regslice_19",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S02_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S03_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S04_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S05_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S06_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S07_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S08_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S09_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S10_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S11_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S12_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S13_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S14_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"} S15_AXI {memport \"S_AXI_HP\" sptag \"HP2\" memory \"interconnect_aximm_ddrmem5_M00_AXI Reg\"}"
        }
      },
      "axi_interconnect_hpm0fpd": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "pfm_dynamic_axi_interconnect_hpm0fpd_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_dynamic_s00_regslice_20",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_hpm0fpd_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_hpm0fpd": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_hpm0fpd_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_hpm0fpd_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "hdl_attributes": {
          "DPA_TRACE_MASTER": {
            "value": "true"
          }
        }
      },
      "axi_mmu_2": {
        "vlnv": "xilinx.com:ip:axi_mmu:2.1",
        "xci_name": "pfm_dynamic_axi_mmu_2_0",
        "parameters": {
          "D000_ADDR_WIDTH": {
            "value": "32"
          },
          "ID_WIDTH": {
            "value": "6"
          }
        },
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "axi_mmu_3": {
        "vlnv": "xilinx.com:ip:axi_mmu:2.1",
        "xci_name": "pfm_dynamic_axi_mmu_3_0",
        "parameters": {
          "D000_ADDR_WIDTH": {
            "value": "32"
          },
          "ID_WIDTH": {
            "value": "6"
          }
        },
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "axi_mmu_4": {
        "vlnv": "xilinx.com:ip:axi_mmu:2.1",
        "xci_name": "pfm_dynamic_axi_mmu_4_0",
        "parameters": {
          "D000_ADDR_WIDTH": {
            "value": "32"
          },
          "ID_WIDTH": {
            "value": "6"
          }
        },
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "axi_mmu_5": {
        "vlnv": "xilinx.com:ip:axi_mmu:2.1",
        "xci_name": "pfm_dynamic_axi_mmu_5_0",
        "parameters": {
          "D000_ADDR_WIDTH": {
            "value": "32"
          },
          "ID_WIDTH": {
            "value": "6"
          }
        },
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "axi_register_slice_hpm0fpd": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "pfm_dynamic_axi_register_slice_hpm0fpd_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "128"
          }
        },
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "axi_vip_2": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "pfm_dynamic_axi_vip_2_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Master_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "axi_vip_3": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "pfm_dynamic_axi_vip_3_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Master_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "axi_vip_4": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "pfm_dynamic_axi_vip_4_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Master_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "axi_vip_5": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "pfm_dynamic_axi_vip_5_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Master_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "axi_vip_ctrl_userpf": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "pfm_dynamic_axi_vip_ctrl_userpf_0",
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "axi_vip_hpm0fpd": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "pfm_dynamic_axi_vip_hpm0fpd_0",
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "debug_bridge_xsdbm": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "pfm_dynamic_debug_bridge_xsdbm_0",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "1"
          },
          "C_DESIGN_TYPE": {
            "value": "1"
          },
          "C_ENABLE_CLK_DIVIDER": {
            "value": "false"
          }
        },
        "interface_ports": {
          "S_BSCAN": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_mm": {
              "address_blocks": {
                "REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "interconnect_axifull_1_user_slr1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "pfm_dynamic_interconnect_axifull_1_user_slr1_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_dynamic_s00_regslice_21",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_interconnect_axifull_1_user_slr1": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "interconnect_axifull_1_user_slr1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "interconnect_axifull_1_user_slr1_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnect_axifull_1_user_slr1_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S02_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S03_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S04_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S05_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S06_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S07_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S08_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S09_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S10_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S11_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S12_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S13_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S14_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"} S15_AXI {memport \"S_AXI_HP\" sptag \"HP3\" memory \"interconnect_aximm_ddrmem2_M00_AXI Reg\"}"
        }
      },
      "interconnect_axifull_2_user_slr1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "pfm_dynamic_interconnect_axifull_2_user_slr1_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_dynamic_s00_regslice_22",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_interconnect_axifull_2_user_slr1": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "interconnect_axifull_2_user_slr1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "interconnect_axifull_2_user_slr1_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnect_axifull_2_user_slr1_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "hdl_attributes": {
          "DPA_TRACE_SLAVE": {
            "value": "true"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S02_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S03_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S04_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S05_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S06_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S07_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S08_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S09_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S10_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S11_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S12_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S13_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S14_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"} S15_AXI {memport \"S_AXI_HP\" sptag \"HP0\" memory \"interconnect_aximm_ddrmem3_M00_AXI Reg\"}"
        }
      },
      "interconnect_axilite_user_slr1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "pfm_dynamic_interconnect_axilite_user_slr1_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "pfm_dynamic_s00_regslice_23",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_interconnect_axilite_user_slr1": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "interconnect_axilite_user_slr1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "interconnect_axilite_user_slr1_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnect_axilite_user_slr1_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "hdl_attributes": {
          "DPA_AXILITE_MASTER": {
            "value": "fallback"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"} M32_AXI {memport \"M_AXI_GP\"} M33_AXI {memport \"M_AXI_GP\"} M34_AXI {memport \"M_AXI_GP\"} M35_AXI {memport \"M_AXI_GP\"} M36_AXI {memport \"M_AXI_GP\"} M37_AXI {memport \"M_AXI_GP\"} M38_AXI {memport \"M_AXI_GP\"} M39_AXI {memport \"M_AXI_GP\"} M40_AXI {memport \"M_AXI_GP\"} M41_AXI {memport \"M_AXI_GP\"} M42_AXI {memport \"M_AXI_GP\"} M43_AXI {memport \"M_AXI_GP\"} M44_AXI {memport \"M_AXI_GP\"} M45_AXI {memport \"M_AXI_GP\"} M46_AXI {memport \"M_AXI_GP\"} M47_AXI {memport \"M_AXI_GP\"} M48_AXI {memport \"M_AXI_GP\"} M49_AXI {memport \"M_AXI_GP\"} M50_AXI {memport \"M_AXI_GP\"} M51_AXI {memport \"M_AXI_GP\"} M52_AXI {memport \"M_AXI_GP\"} M53_AXI {memport \"M_AXI_GP\"} M54_AXI {memport \"M_AXI_GP\"} M55_AXI {memport \"M_AXI_GP\"} M56_AXI {memport \"M_AXI_GP\"} M57_AXI {memport \"M_AXI_GP\"} M58_AXI {memport \"M_AXI_GP\"} M59_AXI {memport \"M_AXI_GP\"} M60_AXI {memport \"M_AXI_GP\"} M61_AXI {memport \"M_AXI_GP\"} M62_AXI {memport \"M_AXI_GP\"} M63_AXI {memport \"M_AXI_GP\"}"
        }
      },
      "interrupt_concat": {
        "ports": {
          "xlconcat_interrupt_dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_interrupt_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "pfm_dynamic_xlconcat_interrupt_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconstant_gnd": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "pfm_dynamic_xlconstant_gnd_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "nets": {
          "xlconcat_interrupt_0_dout": {
            "ports": [
              "xlconcat_interrupt_0/dout",
              "xlconcat_interrupt_dout"
            ]
          },
          "xlconstant_gnd_dout": {
            "ports": [
              "xlconstant_gnd/dout",
              "xlconcat_interrupt_0/In0",
              "xlconcat_interrupt_0/In1",
              "xlconcat_interrupt_0/In2",
              "xlconcat_interrupt_0/In3",
              "xlconcat_interrupt_0/In4",
              "xlconcat_interrupt_0/In5",
              "xlconcat_interrupt_0/In6",
              "xlconcat_interrupt_0/In7",
              "xlconcat_interrupt_0/In8",
              "xlconcat_interrupt_0/In9",
              "xlconcat_interrupt_0/In10",
              "xlconcat_interrupt_0/In11",
              "xlconcat_interrupt_0/In12",
              "xlconcat_interrupt_0/In13",
              "xlconcat_interrupt_0/In14",
              "xlconcat_interrupt_0/In15",
              "xlconcat_interrupt_0/In16",
              "xlconcat_interrupt_0/In17",
              "xlconcat_interrupt_0/In18",
              "xlconcat_interrupt_0/In19",
              "xlconcat_interrupt_0/In20",
              "xlconcat_interrupt_0/In21",
              "xlconcat_interrupt_0/In22",
              "xlconcat_interrupt_0/In23",
              "xlconcat_interrupt_0/In24",
              "xlconcat_interrupt_0/In25",
              "xlconcat_interrupt_0/In26",
              "xlconcat_interrupt_0/In27",
              "xlconcat_interrupt_0/In28",
              "xlconcat_interrupt_0/In29",
              "xlconcat_interrupt_0/In30",
              "xlconcat_interrupt_0/In31"
            ]
          }
        }
      },
      "reset_controllers": {
        "ports": {
          "clkwiz_kernel2_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel2_locked": {
            "direction": "I"
          },
          "clkwiz_kernel3_clk_out": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel4_clk_out": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel5_clk_out": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel6_clk_out": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel_locked": {
            "direction": "I"
          },
          "clkwiz_sysclks_clk_out2": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_sysclks_locked": {
            "direction": "I"
          },
          "psreset_gate_pr_control_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_control_peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_kernel2_interconnect_aresetn_0": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_kernel_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_kernel3_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_kernel4_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_kernel5_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_kernel6_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slice_reset_kernel_pr_Dout": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "psreset_gate_pr_control": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pfm_dynamic_psreset_gate_pr_control_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "psreset_gate_pr_kernel": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pfm_dynamic_psreset_gate_pr_kernel_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "psreset_gate_pr_kernel2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pfm_dynamic_psreset_gate_pr_kernel2_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "psreset_gate_pr_kernel3": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pfm_dynamic_psreset_gate_pr_kernel3_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "psreset_gate_pr_kernel4": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pfm_dynamic_psreset_gate_pr_kernel4_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "psreset_gate_pr_kernel5": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pfm_dynamic_psreset_gate_pr_kernel5_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "psreset_gate_pr_kernel6": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pfm_dynamic_psreset_gate_pr_kernel6_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "clkwiz_kernel3_clk_out_1": {
            "ports": [
              "clkwiz_kernel3_clk_out",
              "psreset_gate_pr_kernel3/slowest_sync_clk"
            ]
          },
          "clkwiz_kernel4_clk_out_1": {
            "ports": [
              "clkwiz_kernel4_clk_out",
              "psreset_gate_pr_kernel4/slowest_sync_clk"
            ]
          },
          "clkwiz_kernel5_clk_out_1": {
            "ports": [
              "clkwiz_kernel5_clk_out",
              "psreset_gate_pr_kernel6/slowest_sync_clk"
            ]
          },
          "clkwiz_kernel6_clk_out_1": {
            "ports": [
              "clkwiz_kernel6_clk_out",
              "psreset_gate_pr_kernel5/slowest_sync_clk"
            ]
          },
          "clkwiz_kernel_clk_out1": {
            "ports": [
              "clkwiz_kernel_clk_out1",
              "psreset_gate_pr_kernel/slowest_sync_clk"
            ]
          },
          "dcm_locked_1": {
            "ports": [
              "clkwiz_kernel_locked",
              "psreset_gate_pr_kernel/dcm_locked",
              "psreset_gate_pr_kernel3/dcm_locked",
              "psreset_gate_pr_kernel4/dcm_locked",
              "psreset_gate_pr_kernel5/dcm_locked",
              "psreset_gate_pr_kernel6/dcm_locked"
            ]
          },
          "dcm_locked_2": {
            "ports": [
              "clkwiz_sysclks_locked",
              "psreset_gate_pr_control/dcm_locked"
            ]
          },
          "dcm_locked_4": {
            "ports": [
              "clkwiz_kernel2_locked",
              "psreset_gate_pr_kernel2/dcm_locked"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "slice_reset_kernel_pr_Dout",
              "psreset_gate_pr_control/ext_reset_in",
              "psreset_gate_pr_kernel/ext_reset_in",
              "psreset_gate_pr_kernel2/ext_reset_in",
              "psreset_gate_pr_kernel3/ext_reset_in",
              "psreset_gate_pr_kernel4/ext_reset_in",
              "psreset_gate_pr_kernel5/ext_reset_in",
              "psreset_gate_pr_kernel6/ext_reset_in"
            ]
          },
          "psreset_gate_pr_control_interconnect_aresetn1": {
            "ports": [
              "psreset_gate_pr_control/interconnect_aresetn",
              "psreset_gate_pr_control_interconnect_aresetn"
            ]
          },
          "psreset_gate_pr_control_peripheral_aresetn": {
            "ports": [
              "psreset_gate_pr_control/peripheral_aresetn",
              "psreset_gate_pr_control_peripheral_aresetn"
            ]
          },
          "psreset_gate_pr_kernel2_interconnect_aresetn": {
            "ports": [
              "psreset_gate_pr_kernel2/interconnect_aresetn",
              "psreset_gate_pr_kernel2_interconnect_aresetn_0"
            ]
          },
          "psreset_gate_pr_kernel_interconnect_aresetn": {
            "ports": [
              "psreset_gate_pr_kernel/interconnect_aresetn",
              "psreset_gate_pr_kernel_interconnect_aresetn"
            ]
          },
          "psreset_gate_pr_kernel3_interconnect_aresetn": {
            "ports": [
              "psreset_gate_pr_kernel3/interconnect_aresetn",
              "psreset_gate_pr_kernel3_interconnect_aresetn"
            ]
          },
          "psreset_gate_pr_kernel4_interconnect_aresetn": {
            "ports": [
              "psreset_gate_pr_kernel4/interconnect_aresetn",
              "psreset_gate_pr_kernel4_interconnect_aresetn"
            ]
          },
          "psreset_gate_pr_kernel5_interconnect_aresetn": {
            "ports": [
              "psreset_gate_pr_kernel5/interconnect_aresetn",
              "psreset_gate_pr_kernel5_interconnect_aresetn"
            ]
          },
          "psreset_gate_pr_kernel6_interconnect_aresetn": {
            "ports": [
              "psreset_gate_pr_kernel6/interconnect_aresetn",
              "psreset_gate_pr_kernel6_interconnect_aresetn"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "clkwiz_sysclks_clk_out2",
              "psreset_gate_pr_control/slowest_sync_clk"
            ]
          },
          "slowest_sync_clk_4": {
            "ports": [
              "clkwiz_kernel2_clk_out1",
              "psreset_gate_pr_kernel2/slowest_sync_clk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_mmu_5_M_AXI": {
        "interface_ports": [
          "interconnect_aximm_ddrmem5_M00_AXI",
          "axi_mmu_5/M_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0fpd/M00_AXI",
          "axi_register_slice_hpm0fpd/S_AXI"
        ]
      },
      "axi_mmu_4_M_AXI": {
        "interface_ports": [
          "interconnect_aximm_ddrmem4_M00_AXI",
          "axi_mmu_4/M_AXI"
        ]
      },
      "regslice_control_userpf_M_AXI_1": {
        "interface_ports": [
          "regslice_control_userpf_M_AXI",
          "axi_vip_ctrl_userpf/S_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI1": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_mmu_4/S_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "axi_mmu_5/S_AXI"
        ]
      },
      "axi_mmu_0_M_AXI": {
        "interface_ports": [
          "interconnect_aximm_ddrmem3_M00_AXI",
          "axi_mmu_3/M_AXI"
        ]
      },
      "axi_mmu_2_M_AXI": {
        "interface_ports": [
          "interconnect_aximm_ddrmem2_M00_AXI",
          "axi_mmu_2/M_AXI"
        ]
      },
      "axi_vip_1_M_AXI": {
        "interface_ports": [
          "axi_interconnect_hpm0fpd/S00_AXI",
          "axi_vip_hpm0fpd/M_AXI"
        ]
      },
      "axi_vip_2_M_AXI": {
        "interface_ports": [
          "axi_vip_2/M_AXI",
          "interconnect_axifull_1_user_slr1/S00_AXI"
        ]
      },
      "axi_vip_3_M_AXI": {
        "interface_ports": [
          "axi_vip_3/M_AXI",
          "interconnect_axifull_2_user_slr1/S00_AXI"
        ]
      },
      "axi_vip_4_M_AXI": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "axi_vip_4/M_AXI"
        ]
      },
      "axi_vip_5_M_AXI": {
        "interface_ports": [
          "axi_interconnect_1/S00_AXI",
          "axi_vip_5/M_AXI"
        ]
      },
      "axi_vip_ctrl_userpf_M_AXI": {
        "interface_ports": [
          "axi_vip_ctrl_userpf/M_AXI",
          "interconnect_axilite_user_slr1/S00_AXI"
        ]
      },
      "interconnect_axifull_1_user_slr1_M00_AXI": {
        "interface_ports": [
          "axi_mmu_2/S_AXI",
          "interconnect_axifull_1_user_slr1/M00_AXI"
        ]
      },
      "interconnect_axifull_2_user_slr1_M00_AXI": {
        "interface_ports": [
          "axi_mmu_3/S_AXI",
          "interconnect_axifull_2_user_slr1/M00_AXI"
        ]
      },
      "interconnect_axilite_user_M00_AXI": {
        "interface_ports": [
          "axi_gpio_null/S_AXI",
          "interconnect_axilite_user_slr1/M00_AXI"
        ]
      },
      "regslice_data_hpm0fpd_M_AXI1_1": {
        "interface_ports": [
          "regslice_data_hpm0fpd_M_AXI1",
          "axi_vip_hpm0fpd/S_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "reset_controllers/psreset_gate_pr_control_interconnect_aresetn",
          "axi_gpio_null/s_axi_aresetn",
          "interconnect_axilite_user_slr1/ARESETN",
          "interconnect_axilite_user_slr1/M00_ARESETN",
          "interconnect_axilite_user_slr1/S00_ARESETN"
        ]
      },
      "M01_ACLK_1": {
        "ports": [
          "clkwiz_kernel2_clk_out1",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/M00_ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_interconnect_hpm0fpd/ACLK",
          "axi_interconnect_hpm0fpd/M00_ACLK",
          "axi_interconnect_hpm0fpd/S00_ACLK",
          "axi_mmu_2/aclk",
          "axi_mmu_3/aclk",
          "axi_mmu_4/aclk",
          "axi_mmu_5/aclk",
          "axi_register_slice_hpm0fpd/aclk",
          "axi_vip_2/aclk",
          "axi_vip_3/aclk",
          "axi_vip_4/aclk",
          "axi_vip_5/aclk",
          "axi_vip_hpm0fpd/aclk",
          "interconnect_axifull_1_user_slr1/ACLK",
          "interconnect_axifull_1_user_slr1/M00_ACLK",
          "interconnect_axifull_1_user_slr1/S00_ACLK",
          "interconnect_axifull_2_user_slr1/ACLK",
          "interconnect_axifull_2_user_slr1/M00_ACLK",
          "interconnect_axifull_2_user_slr1/S00_ACLK",
          "reset_controllers/clkwiz_kernel2_clk_out1"
        ]
      },
      "bscanid_en_1": {
        "ports": [
          "bscanid_en",
          "debug_bridge_xsdbm/S_BSCAN_bscanid_en"
        ]
      },
      "capture_1": {
        "ports": [
          "capture",
          "debug_bridge_xsdbm/S_BSCAN_capture"
        ]
      },
      "clkwiz_kernel3_clk_out_1": {
        "ports": [
          "clkwiz_kernel3_clk_out",
          "reset_controllers/clkwiz_kernel3_clk_out"
        ]
      },
      "clkwiz_kernel4_clk_out_1": {
        "ports": [
          "clkwiz_kernel4_clk_out",
          "reset_controllers/clkwiz_kernel4_clk_out"
        ]
      },
      "clkwiz_kernel5_clk_out_1": {
        "ports": [
          "clkwiz_kernel5_clk_out",
          "reset_controllers/clkwiz_kernel5_clk_out"
        ]
      },
      "clkwiz_kernel6_clk_out_1": {
        "ports": [
          "clkwiz_kernel6_clk_out",
          "reset_controllers/clkwiz_kernel6_clk_out"
        ]
      },
      "dcm_locked_1": {
        "ports": [
          "clkwiz_kernel_locked",
          "reset_controllers/clkwiz_kernel_locked"
        ]
      },
      "dcm_locked_3": {
        "ports": [
          "clkwiz_kernel2_locked",
          "reset_controllers/clkwiz_kernel2_locked"
        ]
      },
      "debug_bridge_xsdbm_S_BSCAN_tdo": {
        "ports": [
          "debug_bridge_xsdbm/S_BSCAN_tdo",
          "tdo"
        ]
      },
      "drck_1": {
        "ports": [
          "drck",
          "debug_bridge_xsdbm/S_BSCAN_drck"
        ]
      },
      "expanded_resets_interconnect_aresetn1": {
        "ports": [
          "reset_controllers/psreset_gate_pr_control_peripheral_aresetn",
          "axi_vip_ctrl_userpf/aresetn"
        ]
      },
      "ext_reset_in_1": {
        "ports": [
          "pr_reset_n",
          "reset_controllers/slice_reset_kernel_pr_Dout"
        ]
      },
      "interrupt_concat_xlconcat_interrupt_dout": {
        "ports": [
          "interrupt_concat/xlconcat_interrupt_dout",
          "xlconcat_interrupt_dout"
        ]
      },
      "logic_reset_op_Res_1": {
        "ports": [
          "clkwiz_sysclks_locked",
          "reset_controllers/clkwiz_sysclks_locked"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "debug_bridge_xsdbm/S_BSCAN_reset"
        ]
      },
      "reset_controllers_interconnect_aresetn": {
        "ports": [
          "reset_controllers/psreset_gate_pr_kernel2_interconnect_aresetn_0",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/M00_ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_hpm0fpd/ARESETN",
          "axi_interconnect_hpm0fpd/M00_ARESETN",
          "axi_interconnect_hpm0fpd/S00_ARESETN",
          "axi_mmu_2/aresetn",
          "axi_mmu_3/aresetn",
          "axi_mmu_4/aresetn",
          "axi_mmu_5/aresetn",
          "axi_register_slice_hpm0fpd/aresetn",
          "axi_vip_2/aresetn",
          "axi_vip_3/aresetn",
          "axi_vip_4/aresetn",
          "axi_vip_5/aresetn",
          "axi_vip_hpm0fpd/aresetn",
          "interconnect_axifull_1_user_slr1/ARESETN",
          "interconnect_axifull_1_user_slr1/M00_ARESETN",
          "interconnect_axifull_1_user_slr1/S00_ARESETN",
          "interconnect_axifull_2_user_slr1/ARESETN",
          "interconnect_axifull_2_user_slr1/M00_ARESETN",
          "interconnect_axifull_2_user_slr1/S00_ARESETN"
        ]
      },
      "runtest_1": {
        "ports": [
          "runtest",
          "debug_bridge_xsdbm/S_BSCAN_runtest"
        ]
      },
      "sel_1": {
        "ports": [
          "sel",
          "debug_bridge_xsdbm/S_BSCAN_sel"
        ]
      },
      "shift_1": {
        "ports": [
          "shift",
          "debug_bridge_xsdbm/S_BSCAN_shift"
        ]
      },
      "slowest_sync_clk_1": {
        "ports": [
          "clkwiz_sysclks_clk_out2",
          "axi_gpio_null/s_axi_aclk",
          "axi_vip_ctrl_userpf/aclk",
          "debug_bridge_xsdbm/clk",
          "interconnect_axilite_user_slr1/ACLK",
          "interconnect_axilite_user_slr1/M00_ACLK",
          "interconnect_axilite_user_slr1/S00_ACLK",
          "reset_controllers/clkwiz_sysclks_clk_out2"
        ]
      },
      "slowest_sync_clk_3": {
        "ports": [
          "clkwiz_kernel_clk_out1",
          "reset_controllers/clkwiz_kernel_clk_out1"
        ]
      },
      "tck_1": {
        "ports": [
          "tck",
          "debug_bridge_xsdbm/S_BSCAN_tck"
        ]
      },
      "tdi_1": {
        "ports": [
          "tdi",
          "debug_bridge_xsdbm/S_BSCAN_tdi"
        ]
      },
      "tms_1": {
        "ports": [
          "tms",
          "debug_bridge_xsdbm/S_BSCAN_tms"
        ]
      },
      "update_1": {
        "ports": [
          "update",
          "debug_bridge_xsdbm/S_BSCAN_update"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "regslice_control_userpf_M_AXI": {
            "range": "4G",
            "width": "32",
            "local_memory_map": {
              "name": "regslice_control_userpf_M_AXI",
              "description": "External Fixed Offset AddressSpace",
              "address_block": {
                "base_address": "0x80800000",
                "range": "8M",
                "width": "32"
              }
            },
            "segments": {
              "SEG_axi_gpio_null_Reg": {
                "address_block": "/axi_gpio_null/S_AXI/Reg",
                "offset": "0x80800000",
                "range": "64K"
              }
            }
          },
          "regslice_data_hpm0fpd_M_AXI1": {
            "range": "4G",
            "width": "32"
          }
        },
        "memory_maps": {
          "interconnect_aximm_ddrmem2_M00_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "interconnect_aximm_ddrmem3_M00_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "interconnect_aximm_ddrmem4_M00_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "interconnect_aximm_ddrmem5_M00_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_vip_2": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_interconnect_aximm_ddrmem2_M00_AXI_Reg": {
                "address_block": "/interconnect_aximm_ddrmem2_M00_AXI/Reg",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/axi_vip_3": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_interconnect_aximm_ddrmem3_M00_AXI_Reg": {
                "address_block": "/interconnect_aximm_ddrmem3_M00_AXI/Reg",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/axi_vip_4": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_interconnect_aximm_ddrmem4_M00_AXI_Reg": {
                "address_block": "/interconnect_aximm_ddrmem4_M00_AXI/Reg",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/axi_vip_5": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_interconnect_aximm_ddrmem5_M00_AXI_Reg": {
                "address_block": "/interconnect_aximm_ddrmem5_M00_AXI/Reg",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}