<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Basic Automation · VerilogWriter Document</title><script data-outdated-warner src="assets/warner.js"></script><link href="https://cdnjs.cloudflare.com/ajax/libs/lato-font/3.0.0/css/lato-font.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/juliamono/0.045/juliamono.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.24/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL="."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="assets/documenter.js"></script><script src="siteinfo.js"></script><script src="../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-dark.css" data-theme-name="documenter-dark" data-theme-primary-dark/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="assets/themeswap.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><div class="docs-package-name"><span class="docs-autofit"><a href="index.html">VerilogWriter Document</a></span></div><form class="docs-search" action="search.html"><input class="docs-search-query" id="documenter-search-query" name="q" type="text" placeholder="Search docs"/></form><ul class="docs-menu"><li><a class="tocitem" href="index.html">Examples</a></li><li><a class="tocitem" href="intro.html">Introduction</a></li><li><a class="tocitem" href="structs.html">Basic Structs</a></li><li class="is-active"><a class="tocitem" href="inference.html">Basic Automation</a><ul class="internal"><li><a class="tocitem" href="#Reset-in-Always-Blocks"><span>Reset in Always Blocks</span></a></li><li><a class="tocitem" href="#Automatic-Wire-Declaration"><span>Automatic Wire Declaration</span></a></li></ul></li><li><a class="tocitem" href="fsm.html">Finite State Machines</a></li><li><a class="tocitem" href="reference.html">Reference</a></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><nav class="breadcrumb"><ul class="is-hidden-mobile"><li class="is-active"><a href="inference.html">Basic Automation</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href="inference.html">Basic Automation</a></li></ul></nav><div class="docs-right"><a class="docs-edit-link" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/master/docs/src/inference.md" title="Edit on GitHub"><span class="docs-icon fab"></span><span class="docs-label is-hidden-touch">Edit on GitHub</span></a><a class="docs-settings-button fas fa-cog" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-sidebar-button fa fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a></div></header><article class="content" id="documenter-page"><h1 id="Basic-Automation"><a class="docs-heading-anchor" href="#Basic-Automation">Basic Automation</a><a id="Basic-Automation-1"></a><a class="docs-heading-anchor-permalink" href="#Basic-Automation" title="Permalink"></a></h1><p>We offer some tools to automatically add additional information inferred from a given Verilog-like codes.</p><h2 id="Reset-in-Always-Blocks"><a class="docs-heading-anchor" href="#Reset-in-Always-Blocks">Reset in Always Blocks</a><a id="Reset-in-Always-Blocks-1"></a><a class="docs-heading-anchor-permalink" href="#Reset-in-Always-Blocks" title="Permalink"></a></h2><p>Given a content of always blocks, you may automatically reset all wires which appear at the LHS in the block.</p><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.autoreset" href="#VerilogWriter.autoreset"><code>VerilogWriter.autoreset</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">autoreset(x::Ifcontent; clk=Wireexpr(&quot;CLK&quot;), rst=Wireexpr(&quot;RST&quot;), edge=posedge)</code></pre><p>Given <code>x::Ifcontent</code>, returns <code>always_ff/always</code> block that  resets every <code>wire/reg</code>s appear at Lhs of <code>x</code>.</p><p><strong>Example</strong></p><pre><code class="language-julia hljs">c = @ifcontent (
    r1 &lt;= r2;
    if b1 
        r2 &lt;= 0
        r3 &lt;= r3 + r4
    else 
        r3 &lt;= 0
    end
) 
r = autoreset(c; clk=(@wireexpr clk), rst=(@wireexpr ~resetn))
vshow(r)

# output

always_ff @( posedge clk ) begin
    if (~resetn) begin
        r1 &lt;= 0;
        r2 &lt;= 0;
        r3 &lt;= 0;
    end else begin
        r1 &lt;= r2;
        if (b1) begin
            r2 &lt;= 0;
            r3 &lt;= (r3 + r4);
        end else begin
            r3 &lt;= 0;
        end
    end
end
type: Alwayscontent</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/03ddc0b8851c6dd548c36ac3e5372368cf7886b1/src/autoreset.jl#L78-L117">source</a></section></article><h2 id="Automatic-Wire-Declaration"><a class="docs-heading-anchor" href="#Automatic-Wire-Declaration">Automatic Wire Declaration</a><a id="Automatic-Wire-Declaration-1"></a><a class="docs-heading-anchor-permalink" href="#Automatic-Wire-Declaration" title="Permalink"></a></h2><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.autodecl" href="#VerilogWriter.autodecl"><code>VerilogWriter.autodecl</code></a> — <span class="docstring-category">Function</span></header><section><div><pre><code class="language-julia hljs">autodecl(x::Ifcontent, env::Vmodenv)</code></pre><p>Declare wires in <code>x::Ifcontent</code> which are not yet declared in <code>env</code>. Raise error when not enough information to determine width of all wires is given.</p><p><strong>Examples</strong></p><p><strong>Inference Success</strong></p><pre><code class="language-julia hljs">pts = @ports (
        @in 16 din;
        @in b1
)
env = Vmodenv(Parameters(), pts, Localparams(), Decls())

c = @ifcontent (
    reg1 = 0;
    reg2 = din;
    if b1 
        reg1 = din[10:7]
    end
) 

newds = autodecl(c, env)
vshow(newds)

# output

reg [3:0] reg1;
reg [15:0] reg2;
type: Decls</code></pre><p><strong>Fail in Inference</strong></p><pre><code class="language-julia hljs">c = @ifcontent (
    reg1 = 0;
    reg2 = din;
    if b1 
        reg1 = din[10:7]
    end
) 

autodecl(c)

# output

ERROR: Wire width cannot be inferred for the following wires.
1. b1
2. reg2 = din</code></pre></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/03ddc0b8851c6dd548c36ac3e5372368cf7886b1/src/widthinference.jl#L337-L392">source</a></section><section><div><pre><code class="nohighlight hljs">autodecl(x::Ifcontent)</code></pre><p>Call <code>autodecl</code> under an empty environment.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/03ddc0b8851c6dd548c36ac3e5372368cf7886b1/src/widthinference.jl#L408-L412">source</a></section></article><p><code>env</code> in an argument for <code>autodecl</code> is of type <code>Vmodenv</code>.</p><pre class="documenter-example-output"><code class="nohighlight hljs ansi">Vmodenv(prms::Parameters, prts::Ports, lprms::Localparams, dcls::Decls)</code></pre><article class="docstring"><header><a class="docstring-binding" id="VerilogWriter.Vmodenv" href="#VerilogWriter.Vmodenv"><code>VerilogWriter.Vmodenv</code></a> — <span class="docstring-category">Type</span></header><section><div><p>Environment in which wire width inference is done.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/t-f-marfil/VerilogWriter.jl/blob/03ddc0b8851c6dd548c36ac3e5372368cf7886b1/src/widthinference.jl#L65">source</a></section></article></article><nav class="docs-footer"><a class="docs-footer-prevpage" href="structs.html">« Basic Structs</a><a class="docs-footer-nextpage" href="fsm.html">Finite State Machines »</a><div class="flexbox-break"></div><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> version 0.27.22 on <span class="colophon-date" title="Thursday 1 September 2022 00:08">Thursday 1 September 2022</span>. Using Julia version 1.7.2.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
