$date
	Thu Aug 29 17:43:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clocked_adder_tb $end
$var wire 5 ! sum [4:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 1 $ clk $end
$var wire 5 ' sum [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#5
1$
b11 #
b11 &
b101 !
b101 '
b10 "
b10 %
#10
0$
#15
1$
b101 #
b101 &
b1001 !
b1001 '
b100 "
b100 %
#20
0$
#25
1$
b110 #
b110 &
b1110 !
b1110 '
b1000 "
b1000 %
#30
0$
#35
1$
