{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1397541353933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AProp_top 5CEFA2F23I7 " "Selected device 5CEFA2F23I7 for design \"AProp_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1397541353999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1397541354052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1397541354052 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1397541354360 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1397541354389 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1397541354937 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1397541355066 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 69 " "No exact pin location assignment(s) for 32 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[0\] " "Pin port_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[0] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[1\] " "Pin port_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[1] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[2\] " "Pin port_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[2] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[3\] " "Pin port_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[3] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[4\] " "Pin port_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[4] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[5\] " "Pin port_b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[5] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[6\] " "Pin port_b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[6] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[7\] " "Pin port_b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[7] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[8\] " "Pin port_b\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[8] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[9\] " "Pin port_b\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[9] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[10\] " "Pin port_b\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[10] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[11\] " "Pin port_b\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[11] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[12\] " "Pin port_b\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[12] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[13\] " "Pin port_b\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[13] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[14\] " "Pin port_b\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[14] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[15\] " "Pin port_b\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[15] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[16\] " "Pin port_b\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[16] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[17\] " "Pin port_b\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[17] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[18\] " "Pin port_b\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[18] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[19\] " "Pin port_b\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[19] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[20\] " "Pin port_b\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[20] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[21\] " "Pin port_b\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[21] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[22\] " "Pin port_b\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[22] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[23\] " "Pin port_b\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[23] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[24\] " "Pin port_b\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[24] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[25\] " "Pin port_b\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[25] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[26\] " "Pin port_b\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[26] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[27\] " "Pin port_b\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[27] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[28\] " "Pin port_b\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[28] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[29\] " "Pin port_b\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[29] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[30\] " "Pin port_b\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[30] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "port_b\[31\] " "Pin port_b\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[31] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397541355490 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1397541355490 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1397541361860 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "internal_clk~CLKENA0 889 global CLKCTRL_G3 " "internal_clk~CLKENA0 with 889 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1397541362220 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LessThan0~CLKENA0 132 global CLKCTRL_G2 " "LessThan0~CLKENA0 with 132 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1397541362220 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_in~inputCLKENA0 6 global CLKCTRL_G12 " "clk_in~inputCLKENA0 with 6 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1397541362220 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1397541362220 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397541362402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AProp_top.sdc " "Synopsys Design Constraints File file not found: 'AProp_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1397541368208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1397541368209 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1397541368288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1397541368290 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1397541368293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1397541368400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1397541368408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1397541368417 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1397541368425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1397541368425 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1397541368432 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1397541368683 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1397541368692 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1397541368692 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397541369052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1397541378743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397541380921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1397541380947 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1397541402023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397541402024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1397541406463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X22_Y23 X32_Y33 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33" {  } { { "loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33"} 22 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1397541425868 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1397541425868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397541450581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1397541450595 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1397541450595 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.98 " "Total time spent on timing analysis during the Fitter is 10.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1397541457290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1397541457418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1397541468141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1397541468265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1397541481136 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:37 " "Fitter post-fit operations ending: elapsed time is 00:00:37" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397541494612 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1397541495251 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "2A " "Total number of single-ended output or bi-directional pins in bank 2A have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "8 2.5 V termination Series 50 Ohm " "There are 8 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[2\] C1 2.5 V PAD_16 " "Location C1 (pad PAD_16): Pin port_b\[2\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[2] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495295 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[11\] G1 2.5 V PAD_17 " "Location G1 (pad PAD_17): Pin port_b\[11\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[11] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495295 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[10\] C2 2.5 V PAD_18 " "Location C2 (pad PAD_18): Pin port_b\[10\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[10] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495295 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[12\] G2 2.5 V PAD_19 " "Location G2 (pad PAD_19): Pin port_b\[12\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[12] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495295 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[13\] E2 2.5 V PAD_20 " "Location E2 (pad PAD_20): Pin port_b\[13\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[13] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495295 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[8\] L1 2.5 V PAD_21 " "Location L1 (pad PAD_21): Pin port_b\[8\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[8] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495295 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[19\] D3 2.5 V PAD_22 " "Location D3 (pad PAD_22): Pin port_b\[19\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[19] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495295 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[20\] L2 2.5 V PAD_23 " "Location L2 (pad PAD_23): Pin port_b\[20\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[20] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495295 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1397541495295 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1397541495295 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "5A " "Total number of single-ended output or bi-directional pins in bank 5A have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "13 2.5 V termination Series 50 Ohm " "There are 13 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[16\] T19 2.5 V PAD_154 " "Location T19 (pad PAD_154): Pin port_a\[16\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[16\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[18\] T18 2.5 V PAD_155 " "Location T18 (pad PAD_155): Pin port_a\[18\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[18\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[17\] T20 2.5 V PAD_156 " "Location T20 (pad PAD_156): Pin port_a\[17\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[17\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[19\] T17 2.5 V PAD_157 " "Location T17 (pad PAD_157): Pin port_a\[19\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[19\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[0\] T22 2.5 V PAD_158 " "Location T22 (pad PAD_158): Pin port_a\[0\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[0\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[1\] T15 2.5 V PAD_159 " "Location T15 (pad PAD_159): Pin port_a\[1\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[1\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[2\] R22 2.5 V PAD_160 " "Location R22 (pad PAD_160): Pin port_a\[2\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[2\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[3\] R15 2.5 V PAD_161 " "Location R15 (pad PAD_161): Pin port_a\[3\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[3\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[4\] R21 2.5 V PAD_162 " "Location R21 (pad PAD_162): Pin port_a\[4\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[4\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[5\] R16 2.5 V PAD_163 " "Location R16 (pad PAD_163): Pin port_a\[5\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[5\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[6\] P22 2.5 V PAD_164 " "Location P22 (pad PAD_164): Pin port_a\[6\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[6\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[7\] R17 2.5 V PAD_165 " "Location R17 (pad PAD_165): Pin port_a\[7\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[7\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_b\[17\] P17 2.5 V PAD_169 " "Location P17 (pad PAD_169): Pin port_b\[17\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_b[17] } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_b[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495296 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1397541495296 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1397541495296 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "5B " "Total number of single-ended output or bi-directional pins in bank 5B have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "16 2.5 V termination Series 50 Ohm " "There are 16 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[26\] N16 2.5 V PAD_170 " "Location N16 (pad PAD_170): Pin port_a\[26\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[26\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[8\] N20 2.5 V PAD_171 " "Location N20 (pad PAD_171): Pin port_a\[8\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[8\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[27\] M16 2.5 V PAD_172 " "Location M16 (pad PAD_172): Pin port_a\[27\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[27\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[9\] N21 2.5 V PAD_173 " "Location N21 (pad PAD_173): Pin port_a\[9\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[9\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[24\] N19 2.5 V PAD_174 " "Location N19 (pad PAD_174): Pin port_a\[24\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[24\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[10\] M22 2.5 V PAD_175 " "Location M22 (pad PAD_175): Pin port_a\[10\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[10\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[25\] M18 2.5 V PAD_176 " "Location M18 (pad PAD_176): Pin port_a\[25\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[25\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[11\] L22 2.5 V PAD_177 " "Location L22 (pad PAD_177): Pin port_a\[11\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[11\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[22\] K17 2.5 V PAD_178 " "Location K17 (pad PAD_178): Pin port_a\[22\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[22\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[12\] M20 2.5 V PAD_179 " "Location M20 (pad PAD_179): Pin port_a\[12\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[12\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[23\] L17 2.5 V PAD_180 " "Location L17 (pad PAD_180): Pin port_a\[23\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[23\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[13\] M21 2.5 V PAD_181 " "Location M21 (pad PAD_181): Pin port_a\[13\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[13\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[20\] L19 2.5 V PAD_182 " "Location L19 (pad PAD_182): Pin port_a\[20\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[20\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[14\] K21 2.5 V PAD_183 " "Location K21 (pad PAD_183): Pin port_a\[14\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[14\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[21\] L18 2.5 V PAD_184 " "Location L18 (pad PAD_184): Pin port_a\[21\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[21\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[15\] K22 2.5 V PAD_185 " "Location K22 (pad PAD_185): Pin port_a\[15\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[15\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/AProp/01_Verilog/aprop.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/AProp/02_Altera/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1397541495299 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1397541495299 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1397541495299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tmp/ACog/AProp/02_Altera/output_files/AProp_top.fit.smsg " "Generated suppressed messages file D:/tmp/ACog/AProp/02_Altera/output_files/AProp_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1397541495796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1498 " "Peak virtual memory: 1498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397541498478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 07:58:18 2014 " "Processing ended: Tue Apr 15 07:58:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397541498478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397541498478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397541498478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1397541498478 ""}
