{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691559143359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691559143360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 00:32:23 2023 " "Processing started: Wed Aug  9 00:32:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691559143360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559143360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevelDesign -c TopLevelDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevelDesign -c TopLevelDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559143360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691559144584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691559144584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Found entity 1: SDRAM_Controller" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691559159874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559159874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intel80386dx/intel80386dx.sv 1 1 " "Found 1 design units, including 1 entities, in source file intel80386dx/intel80386dx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Intel80386DX " "Found entity 1: Intel80386DX" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691559159875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559159875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mt48lc8m8a2/mt48lc8m8a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mt48lc8m8a2/mt48lc8m8a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MT48LC8M8A2 " "Found entity 1: MT48LC8M8A2" {  } { { "MT48LC8M8A2/MT48LC8M8A2.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/MT48LC8M8A2/MT48LC8M8A2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691559159884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559159884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topleveldesign.sv 1 1 " "Found 1 design units, including 1 entities, in source file topleveldesign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelDesign " "Found entity 1: TopLevelDesign" {  } { { "TopLevelDesign.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/TopLevelDesign.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691559159891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559159891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllvco2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pllvco2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLLVCO2 " "Found entity 1: PLLVCO2" {  } { { "PLLVCO2.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/PLLVCO2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691559159897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559159897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nabee/onedrive/documents/github/source/cse4358/final project/sv_projects/sdram/controlsignalgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/nabee/onedrive/documents/github/source/cse4358/final project/sv_projects/sdram/controlsignalgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlsignalgenerator " "Found entity 1: controlsignalgenerator" {  } { { "../SDRAM/controlsignalgenerator.bdf" "" { Schematic "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/controlsignalgenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691559159898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559159898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevelDesign " "Elaborating entity \"TopLevelDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691559159942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLVCO2 PLLVCO2:inst_PLL " "Elaborating entity \"PLLVCO2\" for hierarchy \"PLLVCO2:inst_PLL\"" {  } { { "TopLevelDesign.sv" "inst_PLL" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/TopLevelDesign.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691559159954 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY PLLVCO2.sv(3) " "Output port \"READY\" at PLLVCO2.sv(3) has no driver" {  } { { "PLLVCO2.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/PLLVCO2.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159956 "|TopLevelDesign|PLLVCO2:inst_PLL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLKOUT PLLVCO2.sv(6) " "Output port \"CLKOUT\" at PLLVCO2.sv(6) has no driver" {  } { { "PLLVCO2.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/PLLVCO2.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159956 "|TopLevelDesign|PLLVCO2:inst_PLL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Intel80386DX Intel80386DX:inst_MP " "Elaborating entity \"Intel80386DX\" for hierarchy \"Intel80386DX:inst_MP\"" {  } { { "TopLevelDesign.sv" "inst_MP" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/TopLevelDesign.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691559159956 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A Intel80386DX.sv(4) " "Output port \"A\" at Intel80386DX.sv(4) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BE Intel80386DX.sv(5) " "Output port \"BE\" at Intel80386DX.sv(5) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK2 Intel80386DX.sv(2) " "Output port \"CLK2\" at Intel80386DX.sv(2) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WR Intel80386DX.sv(6) " "Output port \"WR\" at Intel80386DX.sv(6) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DC Intel80386DX.sv(7) " "Output port \"DC\" at Intel80386DX.sv(7) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIO Intel80386DX.sv(8) " "Output port \"MIO\" at Intel80386DX.sv(8) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LOCK Intel80386DX.sv(9) " "Output port \"LOCK\" at Intel80386DX.sv(9) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADS Intel80386DX.sv(10) " "Output port \"ADS\" at Intel80386DX.sv(10) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HLDA Intel80386DX.sv(15) " "Output port \"HLDA\" at Intel80386DX.sv(15) has no driver" {  } { { "Intel80386DX/Intel80386DX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/Intel80386DX/Intel80386DX.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159984 "|TopLevelDesign|Intel80386DX:inst_MP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Controller SDRAM_Controller:inst_SDRAMCont " "Elaborating entity \"SDRAM_Controller\" for hierarchy \"SDRAM_Controller:inst_SDRAMCont\"" {  } { { "TopLevelDesign.sv" "inst_SDRAMCont" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/TopLevelDesign.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691559159985 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_CMD SDRAM_Controller.sv(18) " "Output port \"SDRAM_CMD\" at SDRAM_Controller.sv(18) has no driver" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159995 "|TopLevelDesign|SDRAM_Controller:inst_SDRAMCont"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_A SDRAM_Controller.sv(19) " "Output port \"SDRAM_A\" at SDRAM_Controller.sv(19) has no driver" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159995 "|TopLevelDesign|SDRAM_Controller:inst_SDRAMCont"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_BA SDRAM_Controller.sv(22) " "Output port \"SDRAM_BA\" at SDRAM_Controller.sv(22) has no driver" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159995 "|TopLevelDesign|SDRAM_Controller:inst_SDRAMCont"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY SDRAM_Controller.sv(5) " "Output port \"READY\" at SDRAM_Controller.sv(5) has no driver" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159995 "|TopLevelDesign|SDRAM_Controller:inst_SDRAMCont"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_CLK SDRAM_Controller.sv(16) " "Output port \"SDRAM_CLK\" at SDRAM_Controller.sv(16) has no driver" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159995 "|TopLevelDesign|SDRAM_Controller:inst_SDRAMCont"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_CLK_EN SDRAM_Controller.sv(17) " "Output port \"SDRAM_CLK_EN\" at SDRAM_Controller.sv(17) has no driver" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159995 "|TopLevelDesign|SDRAM_Controller:inst_SDRAMCont"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_CS SDRAM_Controller.sv(21) " "Output port \"SDRAM_CS\" at SDRAM_Controller.sv(21) has no driver" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159995 "|TopLevelDesign|SDRAM_Controller:inst_SDRAMCont"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAM_DQM SDRAM_Controller.sv(24) " "Output port \"SDRAM_DQM\" at SDRAM_Controller.sv(24) has no driver" {  } { { "SDRAM_Controller/SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/SDRAM_Controller/SDRAM_Controller.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691559159995 "|TopLevelDesign|SDRAM_Controller:inst_SDRAMCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MT48LC8M8A2 MT48LC8M8A2:inst_MemoryDevice " "Elaborating entity \"MT48LC8M8A2\" for hierarchy \"MT48LC8M8A2:inst_MemoryDevice\"" {  } { { "TopLevelDesign.sv" "inst_MemoryDevice" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/TopLevelDesign.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691559159996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691559160533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691559160533 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_LG " "No output dependent on input pin \"RESET_LG\"" {  } { { "TopLevelDesign.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/TopLevelDesign/TopLevelDesign.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691559160567 "|TopLevelDesign|RESET_LG"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1691559160567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691559160567 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691559160567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691559160567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691559160585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  9 00:32:40 2023 " "Processing ended: Wed Aug  9 00:32:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691559160585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691559160585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691559160585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691559160585 ""}
