Protel Design System Design Rule Check
PCB File : C:\Users\amidg\OneDrive\GUSEV TECH\PROJECTS\2022\DDR_Brick\hardware\ddrlegobrick\ddrlegobrick.PcbDoc
Date     : 01-Mar-22
Time     : 19:02:47

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=3mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad 3V3-1(37.45mm,1.1mm) on TOP_PWR And Pad 5V-1(37.45mm,2.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad 3V3-2(39.55mm,1.1mm) on TOP_PWR And Pad 5V-2(39.55mm,2.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad 5V-2(39.55mm,2.75mm) on TOP_PWR And Via (39.285mm,3.95mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad BAT1-1(56mm,20mm) on SIGNAL And Pad BAT2-MP2(52.8mm,18.4mm) on SIGNAL [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad BAT1-MP1(58.25mm,17.6mm) on SIGNAL And Pad R46-1(58.1mm,15.85mm) on SIGNAL [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad BAT1-MP1(58.25mm,17.6mm) on SIGNAL And Pad R46-2(59.9mm,15.85mm) on SIGNAL [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad BAT1-MP1(58.25mm,17.6mm) on SIGNAL And Via (58.3mm,16.25mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad BAT1-MP2(58.25mm,24.4mm) on SIGNAL And Pad Free-3(59.5mm,27.5mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad BAT2-1(50.55mm,14mm) on SIGNAL And Via (47.675mm,13.05mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad BAT2-1(50.55mm,14mm) on SIGNAL And Via (47.675mm,15mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad BAT2-1(50.55mm,14mm) on SIGNAL And Via (52.85mm,12.95mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad BAT2-2(50.55mm,16mm) on SIGNAL And Via (47.675mm,15mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad BAT2-MP1(52.8mm,11.6mm) on SIGNAL And Pad BAT3-2(56mm,10mm) on SIGNAL [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad BAT2-MP1(52.8mm,11.6mm) on SIGNAL And Via (52.85mm,12.95mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad BAT2-MP2(52.8mm,18.4mm) on SIGNAL And Via (53.45mm,17.15mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad BAT3-MP1(58.25mm,5.6mm) on SIGNAL And Pad Free-3(59.5mm,2.5mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad BAT3-MP1(58.25mm,5.6mm) on SIGNAL And Via (57.65mm,4.25mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad BAT3-MP2(58.25mm,12.4mm) on SIGNAL And Pad R45-1(59.9mm,14.15mm) on SIGNAL [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad BAT3-MP2(58.25mm,12.4mm) on SIGNAL And Pad R45-2(58.1mm,14.15mm) on SIGNAL [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad BAT3-MP2(58.25mm,12.4mm) on SIGNAL And Via (58.3mm,13.8mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Pad C13-1(11.5mm,1.3mm) on TOP_PWR And Via (10.2mm,1.1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad C18-1(41.9mm,9.7mm) on TOP_PWR And Via (41.65mm,11.25mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad C3-2(16.125mm,11.75mm) on TOP_PWR And Via (16.975mm,12.5mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C4-1(11.5mm,11.3mm) on TOP_PWR And Pad C4-2(11.5mm,12.7mm) on TOP_PWR [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C6-1(18.8mm,15.25mm) on TOP_PWR And Pad C6-2(18.8mm,13.85mm) on TOP_PWR [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad ESP32_SLEEP-2(29.7mm,2mm) on TOP_PWR And Via (30.5mm,2.4mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad ESP32-1(22.5mm,22.26mm) on TOP_PWR And Via (24mm,21.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad ESP32-1(22.5mm,22.26mm) on TOP_PWR And Via (24mm,22.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad ESP32-14(22.5mm,5.75mm) on TOP_PWR And Via (22.908mm,4.85mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Pad ESP32-30(39.5mm,12.1mm) on TOP_PWR And Via (40.985mm,11.635mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad ESP32-39(28.165mm,16.595mm) on TOP_PWR And Via (27mm,16.25mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad ESP32-39(28.165mm,16.595mm) on TOP_PWR And Via (27mm,17mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad ESP32-6(22.5mm,15.91mm) on TOP_PWR And Via (21mm,15.65mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad ESP32-7(22.5mm,14.64mm) on TOP_PWR And Via (21.119mm,14.65mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Pad F2-2(55.25mm,3.045mm) on TOP_PWR And Via (53.5mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.254mm) Between Pad F2-2(55.25mm,3.045mm) on TOP_PWR And Via (54.25mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.254mm) Between Pad F2-2(55.25mm,3.045mm) on TOP_PWR And Via (55.75mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.061mm < 0.254mm) Between Pad F2-2(55.25mm,3.045mm) on TOP_PWR And Via (55mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.061mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.191mm < 0.254mm) Between Pad Free-3(59.5mm,2.5mm) on Multi-Layer And Via (57.65mm,4.25mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.191mm] / [Bottom Solder] Mask Sliver [0.191mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.254mm) Between Pad Free-3(59.5mm,2.5mm) on Multi-Layer And Via (57.6mm,0.85mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.161mm] / [Bottom Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad Free-3(59.5mm,27.5mm) on Multi-Layer And Via (57.5mm,29.1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.206mm] / [Bottom Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad Q3-D12(57.495mm,10.95mm) on TOP_PWR And Pad Q3-S1(57.495mm,11.9mm) on TOP_PWR [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad Q3-D12(57.495mm,10.95mm) on TOP_PWR And Pad Q3-S2(57.495mm,10mm) on TOP_PWR [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad Q3-D12(60.005mm,10.95mm) on TOP_PWR And Pad Q3-G1(60.005mm,11.9mm) on TOP_PWR [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad Q3-D12(60.005mm,10.95mm) on TOP_PWR And Pad Q3-G2(60.005mm,10mm) on TOP_PWR [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad Q4-D12(57.495mm,19.05mm) on TOP_PWR And Pad Q4-S1(57.495mm,20mm) on TOP_PWR [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad Q4-D12(57.495mm,19.05mm) on TOP_PWR And Pad Q4-S2(57.495mm,18.1mm) on TOP_PWR [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad Q4-D12(60.005mm,19.05mm) on TOP_PWR And Pad Q4-G1(60.005mm,20mm) on TOP_PWR [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad Q4-D12(60.005mm,19.05mm) on TOP_PWR And Pad Q4-G2(60.005mm,18.1mm) on TOP_PWR [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R1-1(19mm,15.95mm) on SIGNAL And Pad R2-2(17mm,15.95mm) on SIGNAL [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Pad R1-1(19mm,15.95mm) on SIGNAL And Via (20.35mm,15.95mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R1-2(19mm,14.05mm) on SIGNAL And Pad R2-1(17mm,14.05mm) on SIGNAL [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad R12-1(25.75mm,26.05mm) on TOP_PWR And Via (27.1mm,27mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad R12-2(25.75mm,27.95mm) on TOP_PWR And Via (27.1mm,27mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad R2-2(17mm,15.95mm) on SIGNAL And Via (17.95mm,17.242mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R3-1(26.75mm,13.5mm) on SIGNAL And Pad R33-1(25mm,13.5mm) on SIGNAL [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R3-1(26.75mm,13.5mm) on SIGNAL And Pad R4-1(28.5mm,13.5mm) on SIGNAL [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R3-2(26.75mm,11.5mm) on SIGNAL And Pad R33-2(25mm,11.5mm) on SIGNAL [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R3-2(26.75mm,11.5mm) on SIGNAL And Pad R4-2(28.5mm,11.5mm) on SIGNAL [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad R38-2(60mm,6mm) on TOP_PWR And Via (61.1mm,4.9mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R45-1(59.9mm,14.15mm) on SIGNAL And Pad R46-2(59.9mm,15.85mm) on SIGNAL [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R45-2(58.1mm,14.15mm) on SIGNAL And Pad R46-1(58.1mm,15.85mm) on SIGNAL [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad R5-1(13mm,18.4mm) on TOP_PWR And Pad U1-24(13.75mm,16.975mm) on TOP_PWR [Top Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA1-1(52.2mm,18.85mm) on TOP_PWR And Pad RA1-2(51.4mm,18.85mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA1-2(51.4mm,18.85mm) on TOP_PWR And Pad RA1-3(50.6mm,18.85mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA1-2(51.4mm,18.85mm) on TOP_PWR And Via (50.6mm,18.85mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA1-3(50.6mm,18.85mm) on TOP_PWR And Pad RA1-4(49.8mm,18.85mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA1-3(50.6mm,18.85mm) on TOP_PWR And Via (49.8mm,18.85mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.254mm) Between Pad RA1-3(50.6mm,18.85mm) on TOP_PWR And Via (50.176mm,19.726mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad RA1-4(49.8mm,18.85mm) on TOP_PWR And Via (50.176mm,19.726mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA1-4(49.8mm,18.85mm) on TOP_PWR And Via (50.6mm,18.85mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA1-5(49.8mm,17.15mm) on TOP_PWR And Pad RA1-6(50.6mm,17.15mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA1-6(50.6mm,17.15mm) on TOP_PWR And Pad RA1-7(51.4mm,17.15mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA1-7(51.4mm,17.15mm) on TOP_PWR And Pad RA1-8(52.2mm,17.15mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA2-1(49.8mm,11.15mm) on TOP_PWR And Pad RA2-2(50.6mm,11.15mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA2-1(49.8mm,11.15mm) on TOP_PWR And Via (50.6mm,11.15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA2-2(50.6mm,11.15mm) on TOP_PWR And Pad RA2-3(51.4mm,11.15mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA2-2(50.6mm,11.15mm) on TOP_PWR And Via (49.8mm,11.15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA2-3(51.4mm,11.15mm) on TOP_PWR And Pad RA2-4(52.2mm,11.15mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA2-3(51.4mm,11.15mm) on TOP_PWR And Via (50.6mm,11.15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad RA2-4(52.2mm,11.15mm) on TOP_PWR And Via (52.4mm,10.15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA2-5(52.2mm,12.85mm) on TOP_PWR And Pad RA2-6(51.4mm,12.85mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad RA2-5(52.2mm,12.85mm) on TOP_PWR And Via (52.85mm,12.95mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA2-6(51.4mm,12.85mm) on TOP_PWR And Pad RA2-7(50.6mm,12.85mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA2-7(50.6mm,12.85mm) on TOP_PWR And Pad RA2-8(49.8mm,12.85mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA3-1(38.65mm,28.2mm) on TOP_PWR And Pad RA3-2(38.65mm,27.4mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA3-1(38.65mm,28.2mm) on TOP_PWR And Via (38.65mm,27.4mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA3-2(38.65mm,27.4mm) on TOP_PWR And Pad RA3-3(38.65mm,26.6mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA3-2(38.65mm,27.4mm) on TOP_PWR And Via (38.65mm,26.6mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA3-2(38.65mm,27.4mm) on TOP_PWR And Via (38.65mm,28.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA3-3(38.65mm,26.6mm) on TOP_PWR And Pad RA3-4(38.65mm,25.8mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA3-3(38.65mm,26.6mm) on TOP_PWR And Via (38.65mm,27.4mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad RA3-4(38.65mm,25.8mm) on TOP_PWR And Via (38.65mm,26.6mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA3-5(40.35mm,25.8mm) on TOP_PWR And Pad RA3-6(40.35mm,26.6mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA3-6(40.35mm,26.6mm) on TOP_PWR And Pad RA3-7(40.35mm,27.4mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad RA3-7(40.35mm,27.4mm) on TOP_PWR And Pad RA3-8(40.35mm,28.2mm) on TOP_PWR [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RX-1(22.45mm,1.1mm) on TOP_PWR And Pad TX-1(22.45mm,2.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RX-2(24.55mm,1.1mm) on TOP_PWR And Pad TX-2(24.55mm,2.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Pad SERVO-3(28.46mm,27mm) on Multi-Layer And Via (27.1mm,27mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.204mm] / [Bottom Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SYS_LED-1(34.915mm,1.45mm) on TOP_PWR And Pad SYS_LED-2(34.915mm,2.55mm) on TOP_PWR [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SYS_LED-3(33.085mm,2.55mm) on TOP_PWR And Pad SYS_LED-4(33.085mm,1.45mm) on TOP_PWR [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad TX-1(22.45mm,2.75mm) on TOP_PWR And Via (21.7mm,3.85mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-1(13.025mm,16.25mm) on TOP_PWR And Pad U1-2(13.025mm,15.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-1(13.025mm,16.25mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-10(15.25mm,13.025mm) on TOP_PWR And Pad U1-11(15.75mm,13.025mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-10(15.25mm,13.025mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-10(15.25mm,13.025mm) on TOP_PWR And Pad U1-9(14.75mm,13.025mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-11(15.75mm,13.025mm) on TOP_PWR And Pad U1-12(16.25mm,13.025mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-11(15.75mm,13.025mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-12(16.25mm,13.025mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-13(16.975mm,13.75mm) on TOP_PWR And Pad U1-14(16.975mm,14.25mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-13(16.975mm,13.75mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad U11-3(21.7mm,2.35mm) on SIGNAL And Via (20.75mm,1.15mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad U11-3(21.7mm,2.35mm) on SIGNAL And Via (21.7mm,3.85mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-14(16.975mm,14.25mm) on TOP_PWR And Pad U1-15(16.975mm,14.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-14(16.975mm,14.25mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-15(16.975mm,14.75mm) on TOP_PWR And Pad U1-16(16.975mm,15.25mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-15(16.975mm,14.75mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-16(16.975mm,15.25mm) on TOP_PWR And Pad U1-17(16.975mm,15.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-16(16.975mm,15.25mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-17(16.975mm,15.75mm) on TOP_PWR And Pad U1-18(16.975mm,16.25mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-17(16.975mm,15.75mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-18(16.975mm,16.25mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-19(16.25mm,16.975mm) on TOP_PWR And Pad U1-20(15.75mm,16.975mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-19(16.25mm,16.975mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-2(13.025mm,15.75mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-2(13.025mm,15.75mm) on TOP_PWR And Pad U1-3(13.025mm,15.25mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-20(15.75mm,16.975mm) on TOP_PWR And Pad U1-21(15.25mm,16.975mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-20(15.75mm,16.975mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-21(15.25mm,16.975mm) on TOP_PWR And Pad U1-22(14.75mm,16.975mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-21(15.25mm,16.975mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-22(14.75mm,16.975mm) on TOP_PWR And Pad U1-23(14.25mm,16.975mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-22(14.75mm,16.975mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-23(14.25mm,16.975mm) on TOP_PWR And Pad U1-24(13.75mm,16.975mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-23(14.25mm,16.975mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-24(13.75mm,16.975mm) on TOP_PWR And Pad U1-25(15mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Pad U12-4(27.1mm,18.6mm) on SIGNAL And Via (25mm,18.9mm) from TOP_PWR to SIGNAL [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-25(15mm,15mm) on TOP_PWR And Pad U1-3(13.025mm,15.25mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-25(15mm,15mm) on TOP_PWR And Pad U1-4(13.025mm,14.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-25(15mm,15mm) on TOP_PWR And Pad U1-5(13.025mm,14.25mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-25(15mm,15mm) on TOP_PWR And Pad U1-6(13.025mm,13.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-25(15mm,15mm) on TOP_PWR And Pad U1-7(13.75mm,13.025mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-25(15mm,15mm) on TOP_PWR And Pad U1-8(14.25mm,13.025mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-25(15mm,15mm) on TOP_PWR And Pad U1-9(14.75mm,13.025mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-3(13.025mm,15.25mm) on TOP_PWR And Pad U1-4(13.025mm,14.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-4(13.025mm,14.75mm) on TOP_PWR And Pad U1-5(13.025mm,14.25mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-1(46.7mm,17.925mm) on TOP_PWR And Pad U14-2(46.05mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-1(46.7mm,17.925mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-1(46.7mm,17.925mm) on TOP_PWR And Via (46.05mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-10(41.825mm,15.65mm) on TOP_PWR And Pad U14-11(41.825mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-10(41.825mm,15.65mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-10(41.825mm,15.65mm) on TOP_PWR And Pad U14-9(41.825mm,16.3mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-10(41.825mm,15.65mm) on TOP_PWR And Via (41.825mm,15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-10(41.825mm,15.65mm) on TOP_PWR And Via (41.825mm,16.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-11(41.825mm,15mm) on TOP_PWR And Pad U14-12(41.825mm,14.35mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-11(41.825mm,15mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-11(41.825mm,15mm) on TOP_PWR And Via (41.825mm,14.35mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-12(41.825mm,14.35mm) on TOP_PWR And Pad U14-13(41.825mm,13.7mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-12(41.825mm,14.35mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-12(41.825mm,14.35mm) on TOP_PWR And Via (41.825mm,13.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-12(41.825mm,14.35mm) on TOP_PWR And Via (41.825mm,15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-13(41.825mm,13.7mm) on TOP_PWR And Pad U14-14(41.825mm,13.05mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-13(41.825mm,13.7mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-13(41.825mm,13.7mm) on TOP_PWR And Via (41.825mm,13.05mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-13(41.825mm,13.7mm) on TOP_PWR And Via (41.825mm,14.35mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-14(41.825mm,13.05mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-14(41.825mm,13.05mm) on TOP_PWR And Via (41.825mm,13.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-15(42.8mm,12.075mm) on TOP_PWR And Pad U14-16(43.45mm,12.075mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-15(42.8mm,12.075mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-16(43.45mm,12.075mm) on TOP_PWR And Pad U14-17(44.1mm,12.075mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-16(43.45mm,12.075mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-16(43.45mm,12.075mm) on TOP_PWR And Via (44.1mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-17(44.1mm,12.075mm) on TOP_PWR And Pad U14-18(44.75mm,12.075mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-17(44.1mm,12.075mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-17(44.1mm,12.075mm) on TOP_PWR And Via (44.75mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-18(44.75mm,12.075mm) on TOP_PWR And Pad U14-19(45.4mm,12.075mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-18(44.75mm,12.075mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-18(44.75mm,12.075mm) on TOP_PWR And Via (44.1mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-18(44.75mm,12.075mm) on TOP_PWR And Via (45.4mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-19(45.4mm,12.075mm) on TOP_PWR And Pad U14-20(46.05mm,12.075mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-19(45.4mm,12.075mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-19(45.4mm,12.075mm) on TOP_PWR And Via (44.75mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-19(45.4mm,12.075mm) on TOP_PWR And Via (46.05mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-2(46.05mm,17.925mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-2(46.05mm,17.925mm) on TOP_PWR And Pad U14-3(45.4mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-2(46.05mm,17.925mm) on TOP_PWR And Via (45.4mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-2(46.05mm,17.925mm) on TOP_PWR And Via (46.7mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-20(46.05mm,12.075mm) on TOP_PWR And Pad U14-21(46.7mm,12.075mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-20(46.05mm,12.075mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-20(46.05mm,12.075mm) on TOP_PWR And Via (45.4mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-20(46.05mm,12.075mm) on TOP_PWR And Via (46.7mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-21(46.7mm,12.075mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-21(46.7mm,12.075mm) on TOP_PWR And Via (46.05mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-22(47.675mm,13.05mm) on TOP_PWR And Pad U14-23(47.675mm,13.7mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-22(47.675mm,13.05mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-23(47.675mm,13.7mm) on TOP_PWR And Pad U14-24(47.675mm,14.35mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-23(47.675mm,13.7mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-23(47.675mm,13.7mm) on TOP_PWR And Via (47.675mm,13.05mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-24(47.675mm,14.35mm) on TOP_PWR And Pad U14-25(47.675mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-24(47.675mm,14.35mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-24(47.675mm,14.35mm) on TOP_PWR And Via (47.675mm,15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-25(47.675mm,15mm) on TOP_PWR And Pad U14-26(47.675mm,15.65mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-25(47.675mm,15mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-26(47.675mm,15.65mm) on TOP_PWR And Pad U14-27(47.675mm,16.3mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-26(47.675mm,15.65mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-26(47.675mm,15.65mm) on TOP_PWR And Via (47.675mm,15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-27(47.675mm,16.3mm) on TOP_PWR And Pad U14-28(47.675mm,16.95mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-27(47.675mm,16.3mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-28(47.675mm,16.95mm) on TOP_PWR And Pad U14-29(44.75mm,15mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Pad U14-28(47.675mm,16.95mm) on TOP_PWR And Via (47.675mm,17.625mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-29(44.75mm,15mm) on TOP_PWR And Pad U14-3(45.4mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-29(44.75mm,15mm) on TOP_PWR And Pad U14-4(44.75mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-29(44.75mm,15mm) on TOP_PWR And Pad U14-5(44.1mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-29(44.75mm,15mm) on TOP_PWR And Pad U14-6(43.45mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-29(44.75mm,15mm) on TOP_PWR And Pad U14-7(42.8mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-29(44.75mm,15mm) on TOP_PWR And Pad U14-8(41.825mm,16.95mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U14-29(44.75mm,15mm) on TOP_PWR And Pad U14-9(41.825mm,16.3mm) on TOP_PWR [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-3(45.4mm,17.925mm) on TOP_PWR And Pad U14-4(44.75mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-3(45.4mm,17.925mm) on TOP_PWR And Via (46.05mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-4(44.75mm,17.925mm) on TOP_PWR And Pad U14-5(44.1mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-4(44.75mm,17.925mm) on TOP_PWR And Via (44.1mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-4(44.75mm,17.925mm) on TOP_PWR And Via (45.4mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-5(44.1mm,17.925mm) on TOP_PWR And Pad U14-6(43.45mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-6(43.45mm,17.925mm) on TOP_PWR And Pad U14-7(42.8mm,17.925mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-6(43.45mm,17.925mm) on TOP_PWR And Via (44.1mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-8(41.825mm,16.95mm) on TOP_PWR And Pad U14-9(41.825mm,16.3mm) on TOP_PWR [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-8(41.825mm,16.95mm) on TOP_PWR And Via (41.825mm,16.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U14-9(41.825mm,16.3mm) on TOP_PWR And Via (41.825mm,16.95mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-5(13.025mm,14.25mm) on TOP_PWR And Pad U1-6(13.025mm,13.75mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-7(13.75mm,13.025mm) on TOP_PWR And Pad U1-8(14.25mm,13.025mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-8(14.25mm,13.025mm) on TOP_PWR And Pad U1-9(14.75mm,13.025mm) on TOP_PWR [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-1(20.025mm,28.7mm) on TOP_PWR And Via (19.375mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-10(16.125mm,22.8mm) on TOP_PWR And Via (15.475mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-10(16.125mm,22.8mm) on TOP_PWR And Via (16.775mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-11(16.775mm,22.8mm) on TOP_PWR And Via (16.125mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-11(16.775mm,22.8mm) on TOP_PWR And Via (17.425mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-12(17.425mm,22.8mm) on TOP_PWR And Via (16.775mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-13(18.075mm,22.8mm) on TOP_PWR And Via (17.425mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-14(18.725mm,22.8mm) on TOP_PWR And Via (19.375mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-15(19.375mm,22.8mm) on TOP_PWR And Via (20.025mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-16(20.025mm,22.8mm) on TOP_PWR And Via (19.375mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-3(18.725mm,28.7mm) on TOP_PWR And Via (18.075mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-3(18.725mm,28.7mm) on TOP_PWR And Via (19.375mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-4(18.075mm,28.7mm) on TOP_PWR And Via (17.425mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-5(17.425mm,28.7mm) on TOP_PWR And Via (18.075mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-6(16.775mm,28.7mm) on TOP_PWR And Via (16.125mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-6(16.775mm,28.7mm) on TOP_PWR And Via (17.425mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-8(15.475mm,28.7mm) on TOP_PWR And Via (16.125mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U3-9(15.475mm,22.8mm) on TOP_PWR And Via (16.125mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-1(15.475mm,1.3mm) on TOP_PWR And Via (16.125mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-10(19.375mm,7.2mm) on TOP_PWR And Via (18.725mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-10(19.375mm,7.2mm) on TOP_PWR And Via (20.025mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-11(18.725mm,7.2mm) on TOP_PWR And Via (18.075mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-11(18.725mm,7.2mm) on TOP_PWR And Via (19.375mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-12(18.075mm,7.2mm) on TOP_PWR And Via (18.725mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-13(17.425mm,7.2mm) on TOP_PWR And Via (18.075mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-14(16.775mm,7.2mm) on TOP_PWR And Via (16.125mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-15(16.125mm,7.2mm) on TOP_PWR And Via (15.475mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-16(15.475mm,7.2mm) on TOP_PWR And Via (16.125mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-2(16.125mm,1.3mm) on TOP_PWR And Via (15.475mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-3(16.775mm,1.3mm) on TOP_PWR And Via (16.125mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-3(16.775mm,1.3mm) on TOP_PWR And Via (17.425mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-4(17.425mm,1.3mm) on TOP_PWR And Via (18.075mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-5(18.075mm,1.3mm) on TOP_PWR And Via (17.425mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-6(18.725mm,1.3mm) on TOP_PWR And Via (18.075mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-6(18.725mm,1.3mm) on TOP_PWR And Via (19.375mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-8(20.025mm,1.3mm) on TOP_PWR And Via (19.375mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U4-8(20.025mm,1.3mm) on TOP_PWR And Via (20.75mm,1.15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U4-9(20.025mm,7.2mm) on TOP_PWR And Via (19.375mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-1(46.275mm,28.7mm) on TOP_PWR And Via (45.625mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-10(42.375mm,22.8mm) on TOP_PWR And Via (41.725mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-10(42.375mm,22.8mm) on TOP_PWR And Via (43.025mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-11(43.025mm,22.8mm) on TOP_PWR And Via (42.375mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-11(43.025mm,22.8mm) on TOP_PWR And Via (43.675mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-12(43.675mm,22.8mm) on TOP_PWR And Via (43.025mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-13(44.325mm,22.8mm) on TOP_PWR And Via (43.675mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-14(44.975mm,22.8mm) on TOP_PWR And Via (45.625mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-15(45.625mm,22.8mm) on TOP_PWR And Via (46.275mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-16(46.275mm,22.8mm) on TOP_PWR And Via (45.625mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-2(45.625mm,28.7mm) on TOP_PWR And Via (46.275mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-3(44.975mm,28.7mm) on TOP_PWR And Via (44.325mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-3(44.975mm,28.7mm) on TOP_PWR And Via (45.625mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-4(44.325mm,28.7mm) on TOP_PWR And Via (43.675mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-5(43.675mm,28.7mm) on TOP_PWR And Via (44.325mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-6(43.025mm,28.7mm) on TOP_PWR And Via (42.375mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-6(43.025mm,28.7mm) on TOP_PWR And Via (43.675mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-8(41.725mm,28.7mm) on TOP_PWR And Via (42.375mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U5-9(41.725mm,22.8mm) on TOP_PWR And Via (42.375mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad U6-1(41.725mm,1.3mm) on TOP_PWR And Via (40.95mm,1.95mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad U6-1(41.725mm,1.3mm) on TOP_PWR And Via (41.05mm,0.631mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-1(41.725mm,1.3mm) on TOP_PWR And Via (42.375mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-10(45.625mm,7.2mm) on TOP_PWR And Via (44.975mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-10(45.625mm,7.2mm) on TOP_PWR And Via (46.275mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-11(44.975mm,7.2mm) on TOP_PWR And Via (44.325mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-11(44.975mm,7.2mm) on TOP_PWR And Via (45.625mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-12(44.325mm,7.2mm) on TOP_PWR And Via (44.975mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-13(43.675mm,7.2mm) on TOP_PWR And Via (44.325mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-14(43.025mm,7.2mm) on TOP_PWR And Via (42.375mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-15(42.375mm,7.2mm) on TOP_PWR And Via (41.725mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-16(41.725mm,7.2mm) on TOP_PWR And Via (42.375mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-2(42.375mm,1.3mm) on TOP_PWR And Via (43.025mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-3(43.025mm,1.3mm) on TOP_PWR And Via (42.375mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-3(43.025mm,1.3mm) on TOP_PWR And Via (43.675mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-4(43.675mm,1.3mm) on TOP_PWR And Via (43.025mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-4(43.675mm,1.3mm) on TOP_PWR And Via (44.325mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-5(44.325mm,1.3mm) on TOP_PWR And Via (43.675mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-5(44.325mm,1.3mm) on TOP_PWR And Via (44.975mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-6(44.975mm,1.3mm) on TOP_PWR And Via (44.325mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-6(44.975mm,1.3mm) on TOP_PWR And Via (45.625mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-7(45.625mm,1.3mm) on TOP_PWR And Via (44.975mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-8(46.275mm,1.3mm) on TOP_PWR And Via (45.625mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U6-8(46.275mm,1.3mm) on TOP_PWR And Via (46.95mm,0.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad U6-9(46.275mm,7.2mm) on TOP_PWR And Via (45.625mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-A1(7.525mm,17.975mm) on Multi-Layer And Pad USB-C-A4(7.525mm,17.125mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-A12(7.525mm,12.025mm) on Multi-Layer And Pad USB-C-A9(7.525mm,12.875mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-A4(7.525mm,17.125mm) on Multi-Layer And Pad USB-C-A5(7.525mm,16.275mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-A5(7.525mm,16.275mm) on Multi-Layer And Pad USB-C-A6(7.525mm,15.425mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-A6(7.525mm,15.425mm) on Multi-Layer And Pad USB-C-A7(7.525mm,14.575mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-A7(7.525mm,14.575mm) on Multi-Layer And Pad USB-C-A8(7.525mm,13.725mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-A8(7.525mm,13.725mm) on Multi-Layer And Pad USB-C-A9(7.525mm,12.875mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-B1(6.175mm,12.025mm) on Multi-Layer And Pad USB-C-B4(6.175mm,12.875mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-B12(6.175mm,17.975mm) on Multi-Layer And Pad USB-C-B9(6.175mm,17.125mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-B4(6.175mm,12.875mm) on Multi-Layer And Pad USB-C-B5(6.175mm,13.725mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-B5(6.175mm,13.725mm) on Multi-Layer And Pad USB-C-B6(6.175mm,14.575mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-B6(6.175mm,14.575mm) on Multi-Layer And Pad USB-C-B7(6.175mm,15.425mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-B7(6.175mm,15.425mm) on Multi-Layer And Pad USB-C-B8(6.175mm,16.275mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad USB-C-B8(6.175mm,16.275mm) on Multi-Layer And Pad USB-C-B9(6.175mm,17.125mm) on Multi-Layer [Top Solder] Mask Sliver [0.2mm] / [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (15.475mm,1.3mm) from TOP_PWR to SIGNAL And Via (16.125mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (15.475mm,22.8mm) from TOP_PWR to SIGNAL And Via (16.125mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (15.475mm,7.2mm) from TOP_PWR to SIGNAL And Via (16.125mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (16.125mm,22.8mm) from TOP_PWR to SIGNAL And Via (16.775mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (16.775mm,22.8mm) from TOP_PWR to SIGNAL And Via (17.425mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Via (16.975mm,12.5mm) from TOP_PWR to SIGNAL And Via (17.7mm,12.5mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.217mm] / [Bottom Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (17.425mm,1.3mm) from TOP_PWR to SIGNAL And Via (18.075mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (17.425mm,28.7mm) from TOP_PWR to SIGNAL And Via (18.075mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Via (17mm,17.75mm) from TOP_PWR to SIGNAL And Via (17mm,18.392mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.134mm] / [Bottom Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (18.075mm,7.2mm) from TOP_PWR to SIGNAL And Via (18.725mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (18.725mm,7.2mm) from TOP_PWR to SIGNAL And Via (19.375mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Via (18.95mm,11.85mm) from TOP_PWR to SIGNAL And Via (19mm,12.55mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.194mm] / [Bottom Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (19.375mm,22.8mm) from TOP_PWR to SIGNAL And Via (20.025mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (19.375mm,7.2mm) from TOP_PWR to SIGNAL And Via (20.025mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Via (20.35mm,15.95mm) from TOP_PWR to SIGNAL And Via (21mm,15.65mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.208mm] / [Bottom Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Via (24.9mm,9.85mm) from TOP_PWR to SIGNAL And Via (25.5mm,10.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.187mm] / [Bottom Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (27mm,16.25mm) from TOP_PWR to SIGNAL And Via (27mm,17mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (30.5mm,2.4mm) from TOP_PWR to SIGNAL And Via (31.1mm,2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (40.75mm,3.442mm) from TOP_PWR to SIGNAL And Via (40.95mm,2.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.212mm] / [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (41.725mm,22.8mm) from TOP_PWR to SIGNAL And Via (42.375mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (41.725mm,7.2mm) from TOP_PWR to SIGNAL And Via (42.375mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (41.825mm,13.05mm) from TOP_PWR to SIGNAL And Via (41.825mm,13.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (41.825mm,13.7mm) from TOP_PWR to SIGNAL And Via (41.825mm,14.35mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (41.825mm,14.35mm) from TOP_PWR to SIGNAL And Via (41.825mm,15mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (41.825mm,16.3mm) from TOP_PWR to SIGNAL And Via (41.825mm,16.95mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (42.375mm,1.3mm) from TOP_PWR to SIGNAL And Via (43.025mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (42.375mm,22.8mm) from TOP_PWR to SIGNAL And Via (43.025mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (43.025mm,1.3mm) from TOP_PWR to SIGNAL And Via (43.675mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (43.025mm,22.8mm) from TOP_PWR to SIGNAL And Via (43.675mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (43.675mm,1.3mm) from TOP_PWR to SIGNAL And Via (44.325mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (43.675mm,28.7mm) from TOP_PWR to SIGNAL And Via (44.325mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (44.1mm,12.075mm) from TOP_PWR to SIGNAL And Via (44.75mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (44.325mm,1.3mm) from TOP_PWR to SIGNAL And Via (44.975mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (44.325mm,7.2mm) from TOP_PWR to SIGNAL And Via (44.975mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (44.75mm,12.075mm) from TOP_PWR to SIGNAL And Via (45.4mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (44.975mm,1.3mm) from TOP_PWR to SIGNAL And Via (45.625mm,1.3mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (44.975mm,7.2mm) from TOP_PWR to SIGNAL And Via (45.625mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (45.4mm,12.075mm) from TOP_PWR to SIGNAL And Via (46.05mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (45.4mm,17.925mm) from TOP_PWR to SIGNAL And Via (46.05mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (45.625mm,22.8mm) from TOP_PWR to SIGNAL And Via (46.275mm,22.8mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (45.625mm,28.7mm) from TOP_PWR to SIGNAL And Via (46.275mm,28.7mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (45.625mm,7.2mm) from TOP_PWR to SIGNAL And Via (46.275mm,7.2mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (46.05mm,12.075mm) from TOP_PWR to SIGNAL And Via (46.7mm,12.075mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (46.05mm,17.925mm) from TOP_PWR to SIGNAL And Via (46.7mm,17.925mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (49.55mm,20.05mm) from TOP_PWR to SIGNAL And Via (50.176mm,19.726mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52.75mm,1.75mm) from TOP_PWR to SIGNAL And Via (52.75mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52.75mm,1.75mm) from TOP_PWR to SIGNAL And Via (52.75mm,2.5mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52.75mm,1.75mm) from TOP_PWR to SIGNAL And Via (52mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52.75mm,1.75mm) from TOP_PWR to SIGNAL And Via (53.5mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52.75mm,1mm) from TOP_PWR to SIGNAL And Via (52mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52.75mm,1mm) from TOP_PWR to SIGNAL And Via (53.5mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52.75mm,2.5mm) from TOP_PWR to SIGNAL And Via (52mm,2.5mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52mm,1.75mm) from TOP_PWR to SIGNAL And Via (52mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (52mm,1.75mm) from TOP_PWR to SIGNAL And Via (52mm,2.5mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (53.5mm,1.75mm) from TOP_PWR to SIGNAL And Via (53.5mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (53.5mm,1.75mm) from TOP_PWR to SIGNAL And Via (54.25mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (53.5mm,1mm) from TOP_PWR to SIGNAL And Via (54.25mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (54.25mm,1.75mm) from TOP_PWR to SIGNAL And Via (54.25mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (54.25mm,1.75mm) from TOP_PWR to SIGNAL And Via (55mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (54.25mm,1mm) from TOP_PWR to SIGNAL And Via (55mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (55.75mm,1.75mm) from TOP_PWR to SIGNAL And Via (55.75mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (55.75mm,1.75mm) from TOP_PWR to SIGNAL And Via (55mm,1.75mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (55.75mm,1mm) from TOP_PWR to SIGNAL And Via (55mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Via (55mm,1.75mm) from TOP_PWR to SIGNAL And Via (55mm,1mm) from TOP_PWR to SIGNAL [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
Rule Violations :392

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (20.725mm,22.185mm) on Top Overlay And Pad U3-16(20.025mm,22.8mm) on TOP_PWR [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Arc (32.65mm,8.8mm) on Bottom Overlay And Pad R27-1(31.65mm,7.95mm) on SIGNAL [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (32.65mm,8.8mm) on Bottom Overlay And Pad R27-2(31.65mm,9.85mm) on SIGNAL [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Arc (35.55mm,1.4mm) on Top Overlay And Pad SYS_LED-1(34.915mm,1.45mm) on TOP_PWR [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Arc (49.8mm,10.15mm) on Top Overlay And Pad MOTOR4-VCC(48.63mm,9.1mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Arc (51.646mm,27.95mm) on Top Overlay And Pad C16-1(50.5mm,28.7mm) on TOP_PWR [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Arc (52.2mm,19.85mm) on Top Overlay And Pad MOTOR3-GND(51.76mm,20.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (52.7mm,8mm) on Bottom Overlay And Pad MOTOR4-C2(51.76mm,7.8mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Arc (56.897mm,14.922mm) on Top Overlay And Pad Q5-2(56.897mm,14.5mm) on TOP_PWR [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (58.475mm,11.875mm) on Top Overlay And Pad Q3-S1(57.495mm,11.9mm) on TOP_PWR [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Arc (58.475mm,19.975mm) on Top Overlay And Pad Q4-S1(57.495mm,20mm) on TOP_PWR [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 3V3-1(37.45mm,1.1mm) on TOP_PWR And Track (38.35mm,0.6mm)(38.35mm,1.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 3V3-1(37.45mm,1.1mm) on TOP_PWR And Track (38.35mm,0.6mm)(38.65mm,0.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 3V3-1(37.45mm,1.1mm) on TOP_PWR And Track (38.35mm,1.6mm)(38.65mm,1.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 3V3-2(39.55mm,1.1mm) on TOP_PWR And Track (38.35mm,0.6mm)(38.65mm,0.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 3V3-2(39.55mm,1.1mm) on TOP_PWR And Track (38.35mm,1.6mm)(38.65mm,1.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 5V-1(37.45mm,2.75mm) on TOP_PWR And Track (38.35mm,2.25mm)(38.35mm,3.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 5V-1(37.45mm,2.75mm) on TOP_PWR And Track (38.35mm,2.25mm)(38.65mm,2.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 5V-1(37.45mm,2.75mm) on TOP_PWR And Track (38.35mm,3.25mm)(38.65mm,3.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 5V-2(39.55mm,2.75mm) on TOP_PWR And Track (38.35mm,2.25mm)(38.65mm,2.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad 5V-2(39.55mm,2.75mm) on TOP_PWR And Track (38.35mm,3.25mm)(38.65mm,3.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BAT2-2(50.55mm,16mm) on SIGNAL And Text "BAT2" (49.296mm,16.419mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C11-2(18.925mm,9.75mm) on SIGNAL And Text "C11" (19.621mm,9.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C12-1(20.1mm,9.75mm) on TOP_PWR And Text "C12" (19.105mm,8.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C12-2(17.4mm,9.75mm) on TOP_PWR And Text "C12" (19.105mm,8.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C15-1(41.9mm,20.25mm) on TOP_PWR And Text "C15" (42.895mm,21.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C15-2(44.6mm,20.25mm) on TOP_PWR And Text "C15" (42.895mm,21.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C18-1(41.9mm,9.7mm) on TOP_PWR And Text "C18" (42.895mm,10.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C18-2(44.6mm,9.7mm) on TOP_PWR And Text "C18" (42.895mm,10.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad C3-1(14.275mm,11.75mm) on TOP_PWR And Text "C3" (13.704mm,11.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C31-1(31.65mm,20.9mm) on SIGNAL And Text "C31" (32.542mm,21.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad C32-2(23mm,25.876mm) on SIGNAL And Text "C32" (23.727mm,26.696mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C4-1(11.5mm,11.3mm) on TOP_PWR And Text "C4" (11.077mm,9.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-1(11.5mm,11.3mm) on TOP_PWR And Track (10.575mm,10.9mm)(10.575mm,13.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(11.5mm,12.7mm) on TOP_PWR And Track (10.575mm,10.9mm)(10.575mm,13.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C5-2(9.5mm,11.25mm) on TOP_PWR And Text "C5" (9.027mm,10.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C9-1(20.1mm,20.25mm) on TOP_PWR And Text "C9" (19.067mm,19.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad C9-2(17.4mm,20.25mm) on TOP_PWR And Text "C9" (19.067mm,19.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad ESP32_BOOT-1(6.3mm,3mm) on TOP_PWR And Text "ESP32_BOOT" (5.57mm,1.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad ESP32_SLEEP-1(26.3mm,2mm) on TOP_PWR And Text "ESP32_SLEEP" (25.57mm,0.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad ESP32-15(25.285mm,4.75mm) on TOP_PWR And Text "ESP32_SLEEP" (25.57mm,0.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ESP32-20(31.635mm,4.75mm) on TOP_PWR And Text "SYS_LED" (32.23mm,0.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad ESP32-8(22.5mm,13.37mm) on TOP_PWR And Track (20.928mm,12.9mm)(21.15mm,12.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad ESP32-8(22.5mm,13.37mm) on TOP_PWR And Track (21.15mm,12.487mm)(21.15mm,12.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ESP32-9(22.5mm,12.1mm) on TOP_PWR And Track (21.15mm,12.487mm)(21.15mm,12.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad F2-1(55.25mm,7.955mm) on TOP_PWR And Text "MOTOR4" (51.258mm,9.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad MOTOR1-C1(13.37mm,23.8mm) on Multi-Layer And Track (10.44mm,23.625mm)(12.34mm,23.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad MOTOR2-C1(13.37mm,7.8mm) on Multi-Layer And Track (10.44mm,7.625mm)(12.34mm,7.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad MOTOR2-GND(10.24mm,9.1mm) on Multi-Layer And Text "C5" (9.027mm,10.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad MOTOR3-C1(48.63mm,22.2mm) on Multi-Layer And Track (49.66mm,22.375mm)(51.56mm,22.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad MOTOR4-C1(48.63mm,6.2mm) on Multi-Layer And Track (49.66mm,6.375mm)(51.56mm,6.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad Q1-3(20.148mm,17.5mm) on TOP_PWR And Text "Q1" (20.361mm,17.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad Q2-1(19.85mm,11.853mm) on TOP_PWR And Track (16.9mm,11.25mm)(20.6mm,11.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad Q4-D12(60.005mm,19.05mm) on TOP_PWR And Text "Q4" (58.596mm,19.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad R2-2(17mm,15.95mm) on SIGNAL And Text "R2" (17.323mm,16.946mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(26.75mm,13.5mm) on SIGNAL And Track (26.125mm,12.4mm)(26.125mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(26.75mm,13.5mm) on SIGNAL And Track (27.375mm,12.4mm)(27.375mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(6.7mm,27.5mm) on TOP_PWR And Track (6.075mm,26.4mm)(6.075mm,26.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(6.7mm,27.5mm) on TOP_PWR And Track (7.325mm,26.4mm)(7.325mm,26.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(6.7mm,25.5mm) on TOP_PWR And Track (6.075mm,26.4mm)(6.075mm,26.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(6.7mm,25.5mm) on TOP_PWR And Track (7.325mm,26.4mm)(7.325mm,26.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(26.75mm,11.5mm) on SIGNAL And Track (26.125mm,12.4mm)(26.125mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(26.75mm,11.5mm) on SIGNAL And Track (27.375mm,12.4mm)(27.375mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(25mm,13.5mm) on SIGNAL And Track (24.375mm,12.4mm)(24.375mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(25mm,13.5mm) on SIGNAL And Track (25.625mm,12.4mm)(25.625mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(25mm,11.5mm) on SIGNAL And Track (24.375mm,12.4mm)(24.375mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(25mm,11.5mm) on SIGNAL And Track (25.625mm,12.4mm)(25.625mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(36.25mm,25.1mm) on TOP_PWR And Track (35.675mm,25.9mm)(35.675mm,26.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(36.25mm,25.1mm) on TOP_PWR And Track (36.825mm,25.9mm)(36.825mm,26.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(36.25mm,26.9mm) on TOP_PWR And Track (35.675mm,25.9mm)(35.675mm,26.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(36.25mm,26.9mm) on TOP_PWR And Track (36.825mm,25.9mm)(36.825mm,26.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(36.25mm,27mm) on SIGNAL And Track (35.625mm,25.9mm)(35.625mm,26.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(36.25mm,27mm) on SIGNAL And Track (36.875mm,25.9mm)(36.875mm,26.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(36.25mm,25mm) on SIGNAL And Track (35.625mm,25.9mm)(35.625mm,26.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(36.25mm,25mm) on SIGNAL And Track (36.875mm,25.9mm)(36.875mm,26.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(58mm,8mm) on TOP_PWR And Track (58.9mm,7.375mm)(59.1mm,7.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(58mm,8mm) on TOP_PWR And Track (58.9mm,8.625mm)(59.1mm,8.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(60mm,8mm) on TOP_PWR And Track (58.9mm,7.375mm)(59.1mm,7.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(60mm,8mm) on TOP_PWR And Track (58.9mm,8.625mm)(59.1mm,8.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(58mm,6mm) on TOP_PWR And Track (58.9mm,5.375mm)(59.1mm,5.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(58mm,6mm) on TOP_PWR And Track (58.9mm,6.625mm)(59.1mm,6.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(60mm,6mm) on TOP_PWR And Track (58.9mm,5.375mm)(59.1mm,5.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(60mm,6mm) on TOP_PWR And Track (58.9mm,6.625mm)(59.1mm,6.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(58mm,24mm) on TOP_PWR And Track (58.9mm,23.375mm)(59.1mm,23.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(58mm,24mm) on TOP_PWR And Track (58.9mm,24.625mm)(59.1mm,24.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(60mm,24mm) on TOP_PWR And Track (58.9mm,23.375mm)(59.1mm,23.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(60mm,24mm) on TOP_PWR And Track (58.9mm,24.625mm)(59.1mm,24.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(28.5mm,13.5mm) on SIGNAL And Track (27.875mm,12.4mm)(27.875mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(28.5mm,13.5mm) on SIGNAL And Track (29.125mm,12.4mm)(29.125mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(58mm,22mm) on TOP_PWR And Track (58.9mm,21.375mm)(59.1mm,21.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(58mm,22mm) on TOP_PWR And Track (58.9mm,22.625mm)(59.1mm,22.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(60mm,22mm) on TOP_PWR And Track (58.9mm,21.375mm)(59.1mm,21.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(60mm,22mm) on TOP_PWR And Track (58.9mm,22.625mm)(59.1mm,22.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(28.5mm,11.5mm) on SIGNAL And Track (27.875mm,12.4mm)(27.875mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(28.5mm,11.5mm) on SIGNAL And Track (29.125mm,12.4mm)(29.125mm,12.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad R42-1(34.025mm,22.75mm) on SIGNAL And Track (30.771mm,23.65mm)(33.229mm,23.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R43-1(58.35mm,13.5mm) on TOP_PWR And Track (57.95mm,12.55mm)(59.55mm,12.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(58.35mm,13.5mm) on TOP_PWR And Track (59.25mm,12.875mm)(59.45mm,12.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(58.35mm,13.5mm) on TOP_PWR And Track (59.25mm,14.125mm)(59.45mm,14.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R43-2(60.35mm,13.5mm) on TOP_PWR And Track (57.95mm,12.55mm)(59.55mm,12.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(60.35mm,13.5mm) on TOP_PWR And Track (59.25mm,12.875mm)(59.45mm,12.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(60.35mm,13.5mm) on TOP_PWR And Track (59.25mm,14.125mm)(59.45mm,14.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R44-1(58.35mm,16.5mm) on TOP_PWR And Track (57.95mm,17.45mm)(59.55mm,17.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(58.35mm,16.5mm) on TOP_PWR And Track (59.25mm,15.875mm)(59.45mm,15.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(58.35mm,16.5mm) on TOP_PWR And Track (59.25mm,17.125mm)(59.45mm,17.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad R44-2(60.35mm,16.5mm) on TOP_PWR And Track (57.95mm,17.45mm)(59.55mm,17.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(60.35mm,16.5mm) on TOP_PWR And Track (59.25mm,15.875mm)(59.45mm,15.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(60.35mm,16.5mm) on TOP_PWR And Track (59.25mm,17.125mm)(59.45mm,17.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(59.9mm,14.15mm) on SIGNAL And Track (58.9mm,13.575mm)(59.1mm,13.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(59.9mm,14.15mm) on SIGNAL And Track (58.9mm,14.725mm)(59.1mm,14.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(58.1mm,14.15mm) on SIGNAL And Track (58.9mm,13.575mm)(59.1mm,13.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(58.1mm,14.15mm) on SIGNAL And Track (58.9mm,14.725mm)(59.1mm,14.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(58.1mm,15.85mm) on SIGNAL And Track (58.9mm,15.275mm)(59.1mm,15.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(58.1mm,15.85mm) on SIGNAL And Track (58.9mm,16.425mm)(59.1mm,16.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(59.9mm,15.85mm) on SIGNAL And Track (58.9mm,15.275mm)(59.1mm,15.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(59.9mm,15.85mm) on SIGNAL And Track (58.9mm,16.425mm)(59.1mm,16.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-1(13mm,18.4mm) on TOP_PWR And Track (11.9mm,17.775mm)(12.1mm,17.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-1(13mm,18.4mm) on TOP_PWR And Track (11.9mm,19.025mm)(12.1mm,19.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-2(11mm,18.4mm) on TOP_PWR And Track (11.9mm,17.775mm)(12.1mm,17.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-2(11mm,18.4mm) on TOP_PWR And Track (11.9mm,19.025mm)(12.1mm,19.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(28.5mm,7.2mm) on SIGNAL And Track (27.975mm,7.9mm)(27.975mm,8.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(28.5mm,7.2mm) on SIGNAL And Track (29.025mm,7.9mm)(29.025mm,8.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(28.5mm,8.8mm) on SIGNAL And Track (27.975mm,7.9mm)(27.975mm,8.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(28.5mm,8.8mm) on SIGNAL And Track (29.025mm,7.9mm)(29.025mm,8.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(26.75mm,8.2mm) on SIGNAL And Track (26.225mm,8.9mm)(26.225mm,9.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(26.75mm,8.2mm) on SIGNAL And Track (27.275mm,8.9mm)(27.275mm,9.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(26.75mm,9.8mm) on SIGNAL And Track (26.225mm,8.9mm)(26.225mm,9.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(26.75mm,9.8mm) on SIGNAL And Track (27.275mm,8.9mm)(27.275mm,9.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R8-1(54.3mm,24mm) on TOP_PWR And Text "MOTOR3" (53.578mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad R8-2(56.2mm,24mm) on TOP_PWR And Text "R8" (56.677mm,25.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad RX-1(22.45mm,1.1mm) on TOP_PWR And Text "RX" (21.604mm,0.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad RX-1(22.45mm,1.1mm) on TOP_PWR And Track (23.35mm,0.6mm)(23.35mm,1.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad RX-1(22.45mm,1.1mm) on TOP_PWR And Track (23.35mm,0.6mm)(23.65mm,0.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad RX-1(22.45mm,1.1mm) on TOP_PWR And Track (23.35mm,1.6mm)(23.65mm,1.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad RX-2(24.55mm,1.1mm) on TOP_PWR And Text "ESP32_SLEEP" (25.57mm,0.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad RX-2(24.55mm,1.1mm) on TOP_PWR And Track (23.35mm,0.6mm)(23.65mm,0.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad RX-2(24.55mm,1.1mm) on TOP_PWR And Track (23.35mm,1.6mm)(23.65mm,1.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SERVO-1(33.54mm,27mm) on Multi-Layer And Track (30.771mm,25.85mm)(33.229mm,25.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SERVO-2(31mm,27mm) on Multi-Layer And Track (30.771mm,25.85mm)(33.229mm,25.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad TX-1(22.45mm,2.75mm) on TOP_PWR And Text "TX" (21.604mm,2.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TX-1(22.45mm,2.75mm) on TOP_PWR And Track (23.35mm,2.25mm)(23.35mm,3.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TX-1(22.45mm,2.75mm) on TOP_PWR And Track (23.35mm,2.25mm)(23.65mm,2.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TX-1(22.45mm,2.75mm) on TOP_PWR And Track (23.35mm,3.25mm)(23.65mm,3.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad TX-2(24.55mm,2.75mm) on TOP_PWR And Text "ESP32_SLEEP" (25.57mm,0.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TX-2(24.55mm,2.75mm) on TOP_PWR And Track (23.35mm,2.25mm)(23.65mm,2.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad TX-2(24.55mm,2.75mm) on TOP_PWR And Track (23.35mm,3.25mm)(23.65mm,3.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U1-10(15.25mm,13.025mm) on TOP_PWR And Track (15.05mm,12.475mm)(15.35mm,12.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U1-11(15.75mm,13.025mm) on TOP_PWR And Track (15.05mm,12.475mm)(15.35mm,12.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U11-4(24mm,8.15mm) on SIGNAL And Track (21.271mm,9.55mm)(23.729mm,9.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U12-1(24.8mm,24.4mm) on SIGNAL And Track (24.1mm,23.921mm)(24.1mm,26.379mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U13-4(55.801mm,26.05mm) on TOP_PWR And Text "R8" (56.677mm,25.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U13-4(55.801mm,26.05mm) on TOP_PWR And Text "U13" (56.646mm,27.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad U13-5(55.801mm,27.95mm) on TOP_PWR And Text "U13" (56.646mm,27.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U14-15(42.8mm,12.075mm) on TOP_PWR And Track (41.4mm,11.2mm)(45.1mm,11.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U14-16(43.45mm,12.075mm) on TOP_PWR And Track (41.4mm,11.2mm)(45.1mm,11.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U14-17(44.1mm,12.075mm) on TOP_PWR And Track (41.4mm,11.2mm)(45.1mm,11.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U14-18(44.75mm,12.075mm) on TOP_PWR And Track (41.4mm,11.2mm)(45.1mm,11.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U14-3(45.4mm,17.925mm) on TOP_PWR And Track (41.4mm,18.75mm)(45.1mm,18.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U14-3(45.4mm,17.925mm) on TOP_PWR And Track (45.1mm,18.75mm)(45.1mm,18.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U14-4(44.75mm,17.925mm) on TOP_PWR And Track (41.4mm,18.75mm)(45.1mm,18.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U14-5(44.1mm,17.925mm) on TOP_PWR And Track (41.4mm,18.75mm)(45.1mm,18.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U14-6(43.45mm,17.925mm) on TOP_PWR And Track (41.4mm,18.75mm)(45.1mm,18.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U14-7(42.8mm,17.925mm) on TOP_PWR And Track (41.4mm,18.75mm)(45.1mm,18.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad U1-9(14.75mm,13.025mm) on TOP_PWR And Track (15.05mm,12.475mm)(15.35mm,12.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-11(16.775mm,22.8mm) on TOP_PWR And Track (16.9mm,21.69mm)(16.9mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-11(16.775mm,22.8mm) on TOP_PWR And Track (16.9mm,21.75mm)(20.6mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-12(17.425mm,22.8mm) on TOP_PWR And Track (16.9mm,21.75mm)(20.6mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-13(18.075mm,22.8mm) on TOP_PWR And Track (16.9mm,21.75mm)(20.6mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-14(18.725mm,22.8mm) on TOP_PWR And Track (16.9mm,21.75mm)(20.6mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-15(19.375mm,22.8mm) on TOP_PWR And Track (16.9mm,21.75mm)(20.6mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U3-16(20.025mm,22.8mm) on TOP_PWR And Track (16.9mm,21.75mm)(20.6mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U4-10(19.375mm,7.2mm) on TOP_PWR And Track (16.9mm,8.25mm)(20.6mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U4-11(18.725mm,7.2mm) on TOP_PWR And Track (16.9mm,8.25mm)(20.6mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U4-12(18.075mm,7.2mm) on TOP_PWR And Track (16.9mm,8.25mm)(20.6mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U4-13(17.425mm,7.2mm) on TOP_PWR And Track (16.9mm,8.25mm)(20.6mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U4-14(16.775mm,7.2mm) on TOP_PWR And Track (16.9mm,8.25mm)(16.9mm,8.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U4-14(16.775mm,7.2mm) on TOP_PWR And Track (16.9mm,8.25mm)(20.6mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U4-9(20.025mm,7.2mm) on TOP_PWR And Track (16.9mm,8.25mm)(20.6mm,8.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U5-10(42.375mm,22.8mm) on TOP_PWR And Track (41.4mm,21.75mm)(45.1mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U5-11(43.025mm,22.8mm) on TOP_PWR And Track (41.4mm,21.75mm)(45.1mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U5-12(43.675mm,22.8mm) on TOP_PWR And Track (41.4mm,21.75mm)(45.1mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U5-13(44.325mm,22.8mm) on TOP_PWR And Track (41.4mm,21.75mm)(45.1mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U5-14(44.975mm,22.8mm) on TOP_PWR And Track (41.4mm,21.75mm)(45.1mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U5-14(44.975mm,22.8mm) on TOP_PWR And Track (45.1mm,21.69mm)(45.1mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U5-9(41.725mm,22.8mm) on TOP_PWR And Track (41.4mm,21.75mm)(45.1mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-11(44.975mm,7.2mm) on TOP_PWR And Track (41.4mm,8.2mm)(45.1mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-11(44.975mm,7.2mm) on TOP_PWR And Track (45.1mm,8.2mm)(45.1mm,8.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-12(44.325mm,7.2mm) on TOP_PWR And Track (41.4mm,8.2mm)(45.1mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-13(43.675mm,7.2mm) on TOP_PWR And Track (41.4mm,8.2mm)(45.1mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-14(43.025mm,7.2mm) on TOP_PWR And Track (41.4mm,8.2mm)(45.1mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-15(42.375mm,7.2mm) on TOP_PWR And Track (41.4mm,8.2mm)(45.1mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad U6-16(41.725mm,7.2mm) on TOP_PWR And Track (41.4mm,8.2mm)(41.4mm,8.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U6-16(41.725mm,7.2mm) on TOP_PWR And Track (41.4mm,8.2mm)(45.1mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad USB-C-1(6.545mm,19.325mm) on Multi-Layer And Text "C2" (7.577mm,19.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad USB-C-1(6.545mm,19.325mm) on Multi-Layer And Track (4.9mm,20.125mm)(7.1mm,20.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB-C-4(3.165mm,10.675mm) on Multi-Layer And Text "Rusb2" (3.565mm,11.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :196

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Arc (58.475mm,11.875mm) on Top Overlay And Text "Q3" (59.004mm,10.527mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (7.925mm,23.6mm) on Top Overlay And Text "MOTOR1" (8.731mm,21.291mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "C11" (19.621mm,9.2mm) on Bottom Overlay And Text "C22" (20.854mm,11.327mm) on Bottom Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "F1" (2.881mm,20.742mm) on Top Overlay And Track (2.125mm,20.385mm)(2.875mm,20.385mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "F1" (2.881mm,20.742mm) on Top Overlay And Track (2.125mm,22.115mm)(2.875mm,22.115mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.133mm < 0.254mm) Between Text "Q1" (20.361mm,17.946mm) on Top Overlay And Track (16.9mm,18.75mm)(20.6mm,18.75mm) on Top Overlay Silk Text to Silk Clearance [0.133mm]
   Violation between Silk To Silk Clearance Constraint: (0.133mm < 0.254mm) Between Text "Q1" (20.361mm,17.946mm) on Top Overlay And Track (20.6mm,18.75mm)(20.6mm,18.81mm) on Top Overlay Silk Text to Silk Clearance [0.133mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "R6" (29.698mm,10.071mm) on Bottom Overlay And Text "R7" (28.523mm,10.046mm) on Bottom Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "SERVO" (29.312mm,24.678mm) on Top Overlay And Track (27.04mm,25.655mm)(34.96mm,25.655mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "U2" (9.027mm,16.196mm) on Top Overlay And Track (8.975mm,15.8mm)(10.025mm,15.8mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "U3" (20.671mm,26.173mm) on Top Overlay And Track (20.3mm,23.9mm)(20.3mm,27.6mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 599
Waived Violations : 0
Time Elapsed        : 00:00:02